-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

-- DATE "11/26/2023 15:52:17"

-- 
-- Device: Altera EP4CE6F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	display IS
    PORT (
	clk : IN std_logic;
	avg : IN std_logic;
	act : IN std_logic_vector(2 DOWNTO 0);
	at : IN std_logic_vector(9 DOWNTO 0);
	t : IN std_logic_vector(9 DOWNTO 0);
	mc : IN std_logic_vector(9 DOWNTO 0);
	ds : BUFFER std_logic_vector(5 DOWNTO 0);
	dd : BUFFER std_logic_vector(7 DOWNTO 0)
	);
END display;

-- Design Ports Information
-- ds[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[3]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[4]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ds[5]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dd[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dd[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dd[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dd[3]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dd[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dd[5]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dd[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dd[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- act[2]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- act[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- act[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avg	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[9]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[8]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[6]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[5]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[2]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[6]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[1]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[9]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[8]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[5]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[4]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[3]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[2]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mc[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- at[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF display IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_avg : std_logic;
SIGNAL ww_act : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_at : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_t : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_mc : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ds : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_dd : std_logic_vector(7 DOWNTO 0);
SIGNAL \Mux10~7clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ds[0]~output_o\ : std_logic;
SIGNAL \ds[1]~output_o\ : std_logic;
SIGNAL \ds[2]~output_o\ : std_logic;
SIGNAL \ds[3]~output_o\ : std_logic;
SIGNAL \ds[4]~output_o\ : std_logic;
SIGNAL \ds[5]~output_o\ : std_logic;
SIGNAL \dd[0]~output_o\ : std_logic;
SIGNAL \dd[1]~output_o\ : std_logic;
SIGNAL \dd[2]~output_o\ : std_logic;
SIGNAL \dd[3]~output_o\ : std_logic;
SIGNAL \dd[4]~output_o\ : std_logic;
SIGNAL \dd[5]~output_o\ : std_logic;
SIGNAL \dd[6]~output_o\ : std_logic;
SIGNAL \dd[7]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \Mux63~3_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \ds[5]~reg0_q\ : std_logic;
SIGNAL \ds[4]~reg0_q\ : std_logic;
SIGNAL \ds[3]~reg0_q\ : std_logic;
SIGNAL \ds[2]~reg0_q\ : std_logic;
SIGNAL \ds[1]~reg0_q\ : std_logic;
SIGNAL \ds[0]~reg0_q\ : std_logic;
SIGNAL \act[0]~input_o\ : std_logic;
SIGNAL \act[2]~input_o\ : std_logic;
SIGNAL \Mux62~4_combout\ : std_logic;
SIGNAL \act[1]~input_o\ : std_logic;
SIGNAL \Mux40~2_combout\ : std_logic;
SIGNAL \Mux73~0_combout\ : std_logic;
SIGNAL \Mux73~1_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mux10~5_combout\ : std_logic;
SIGNAL \Mux71~13_combout\ : std_logic;
SIGNAL \Mux10~6_combout\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \Mux71~17_combout\ : std_logic;
SIGNAL \Mux10~8_combout\ : std_logic;
SIGNAL \Mux10~7_combout\ : std_logic;
SIGNAL \Mux10~7clkctrl_outclk\ : std_logic;
SIGNAL \Mux77~1_combout\ : std_logic;
SIGNAL \at[0]~input_o\ : std_logic;
SIGNAL \at[9]~input_o\ : std_logic;
SIGNAL \at[8]~input_o\ : std_logic;
SIGNAL \at[7]~input_o\ : std_logic;
SIGNAL \at[6]~input_o\ : std_logic;
SIGNAL \at[5]~input_o\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[66]~89_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[66]~88_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[65]~91_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[65]~90_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[64]~93_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[64]~92_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[63]~95_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[63]~94_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[62]~97_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[62]~96_combout\ : std_logic;
SIGNAL \at[4]~input_o\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[61]~99_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[61]~98_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[77]~100_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[76]~101_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[74]~103_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[73]~104_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[72]~106_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[72]~105_combout\ : std_logic;
SIGNAL \at[3]~input_o\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[71]~107_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[60]~109_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[60]~108_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[71]~110_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[88]~111_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[87]~112_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[86]~113_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[85]~114_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[84]~115_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[83]~116_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[82]~117_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\ : std_logic;
SIGNAL \at[2]~input_o\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[81]~118_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[70]~119_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[70]~120_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[81]~121_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[99]~122_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[98]~123_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[97]~124_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[97]~141_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[16]~80_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[18]~78_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[18]~54_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[17]~55_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[17]~79_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[16]~56_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[96]~142_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[96]~125_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[15]~57_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[22]~59_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[21]~84_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[21]~60_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[95]~143_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[95]~126_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[20]~61_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[23]~58_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[27]~63_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[26]~64_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[26]~88_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[94]~144_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[94]~127_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[25]~65_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[31]~92_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[93]~145_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[93]~128_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[30]~93_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[38]~94_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[38]~70_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[37]~71_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[37]~95_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[36]~72_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[92]~153_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[92]~129_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[35]~73_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[43]~98_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[43]~74_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[42]~75_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[41]~76_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[41]~100_combout\ : std_logic;
SIGNAL \at[1]~input_o\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[80]~132_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[80]~131_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[91]~133_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[91]~130_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[40]~77_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux88~5_combout\ : std_logic;
SIGNAL \Mux77~4_combout\ : std_logic;
SIGNAL \mc[9]~input_o\ : std_logic;
SIGNAL \mc[8]~input_o\ : std_logic;
SIGNAL \mc[7]~input_o\ : std_logic;
SIGNAL \mc[6]~input_o\ : std_logic;
SIGNAL \mc[5]~input_o\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~88_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~89_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[65]~91_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[65]~90_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~93_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~92_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~95_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~94_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[62]~97_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[62]~96_combout\ : std_logic;
SIGNAL \mc[4]~input_o\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~98_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~99_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~100_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[76]~101_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~103_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~104_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~106_combout\ : std_logic;
SIGNAL \mc[3]~input_o\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~107_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~109_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~108_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~110_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~111_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~112_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~113_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~114_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~115_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~116_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~117_combout\ : std_logic;
SIGNAL \mc[2]~input_o\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~118_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~120_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~119_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~121_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~122_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~123_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~124_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~54_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~56_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~142_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[23]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~60_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[95]~143_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[95]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~88_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~144_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~92_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~145_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~72_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[35]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[41]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[41]~100_combout\ : std_logic;
SIGNAL \mc[1]~input_o\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~132_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~131_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~133_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux77~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[53]~57_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[53]~56_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[52]~59_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[52]~58_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[51]~60_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[51]~61_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[50]~63_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[50]~62_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[49]~65_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[49]~64_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[54]~55_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[54]~54_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[62]~66_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[62]~88_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[61]~67_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[61]~89_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[60]~90_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[59]~69_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[59]~91_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[48]~73_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[48]~74_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[57]~75_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[70]~76_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[70]~85_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[69]~86_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[69]~77_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[68]~78_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[68]~87_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[67]~92_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[67]~79_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[66]~80_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[66]~93_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[56]~82_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[56]~83_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[65]~84_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[65]~81_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mux88~0_combout\ : std_logic;
SIGNAL \t[0]~input_o\ : std_logic;
SIGNAL \Mux77~15_combout\ : std_logic;
SIGNAL \Mux77~5_combout\ : std_logic;
SIGNAL \t[7]~input_o\ : std_logic;
SIGNAL \t[6]~input_o\ : std_logic;
SIGNAL \t[5]~input_o\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \t[9]~input_o\ : std_logic;
SIGNAL \t[8]~input_o\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[54]~55_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[54]~54_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[53]~57_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[53]~56_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[52]~58_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[52]~59_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[51]~61_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[51]~60_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[50]~63_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[50]~62_combout\ : std_logic;
SIGNAL \t[4]~input_o\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[49]~64_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[49]~65_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[61]~89_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[61]~67_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[60]~90_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[60]~68_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[59]~69_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[59]~91_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \t[3]~input_o\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[48]~74_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[48]~73_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[57]~75_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[62]~66_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[62]~88_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[70]~76_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[70]~85_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[69]~86_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[69]~77_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[68]~87_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[68]~78_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[67]~92_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[67]~79_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[66]~93_combout\ : std_logic;
SIGNAL \t[2]~input_o\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[65]~81_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[56]~82_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[56]~83_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[65]~84_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[66]~88_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[66]~89_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[65]~91_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[65]~90_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[64]~92_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[64]~93_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[63]~95_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[63]~94_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[62]~96_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[61]~99_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[72]~106_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[71]~107_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[60]~109_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[60]~108_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[71]~110_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[88]~111_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[87]~112_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[86]~113_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[85]~114_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[84]~115_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[83]~116_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[82]~117_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[70]~120_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[70]~119_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[81]~121_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[81]~118_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[99]~122_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[98]~123_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[97]~141_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[97]~124_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~78_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~54_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~79_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~55_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~80_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~56_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[96]~142_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[96]~125_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~57_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~58_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~59_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~60_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~84_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[95]~143_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[95]~126_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~61_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[94]~144_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~63_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~88_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~64_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[94]~127_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~65_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[31]~92_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[93]~145_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[30]~93_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[93]~128_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[37]~95_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[38]~94_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[38]~70_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[37]~71_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[36]~72_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[92]~129_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[92]~153_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[35]~73_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[43]~98_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[43]~74_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[42]~75_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[41]~76_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[41]~100_combout\ : std_logic;
SIGNAL \t[1]~input_o\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[80]~132_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[80]~131_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[91]~133_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[91]~130_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[40]~77_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux88~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[59]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[59]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Mux88~2_combout\ : std_logic;
SIGNAL \mc[0]~input_o\ : std_logic;
SIGNAL \Mux88~3_combout\ : std_logic;
SIGNAL \Mux77~10_combout\ : std_logic;
SIGNAL \Mux77~11_combout\ : std_logic;
SIGNAL \Mux88~4_combout\ : std_logic;
SIGNAL \Mux88~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[33]~92_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[33]~93_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[32]~95_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[32]~94_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[31]~96_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[31]~97_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[30]~99_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[44]~100_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[43]~101_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[42]~102_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[41]~104_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[41]~103_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[40]~106_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[40]~105_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[55]~107_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[54]~108_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[53]~109_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[52]~110_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[51]~112_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[51]~111_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[50]~114_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[50]~113_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[66]~115_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[65]~116_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[64]~117_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[63]~118_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[62]~119_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[61]~121_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[61]~120_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[60]~123_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[60]~122_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[71]~130_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[71]~131_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[70]~132_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[70]~133_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[77]~124_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[76]~125_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[75]~126_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[74]~127_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[73]~128_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[72]~129_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[80]~140_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[80]~141_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mux80~5_combout\ : std_logic;
SIGNAL \Mux80~6_combout\ : std_logic;
SIGNAL \Mux80~0_combout\ : std_logic;
SIGNAL \Mux80~1_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[33]~92_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[33]~93_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[32]~94_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[32]~95_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[31]~96_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[31]~97_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[30]~99_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[44]~100_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[43]~101_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[42]~102_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[41]~103_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[41]~104_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[40]~105_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[40]~106_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[55]~107_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[54]~108_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[53]~109_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[52]~110_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[51]~111_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[51]~112_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[50]~114_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[50]~113_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[66]~115_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[65]~116_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[64]~117_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[63]~118_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[62]~119_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[61]~120_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[61]~121_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[60]~122_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[60]~123_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[77]~124_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[76]~125_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[75]~126_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[74]~127_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[73]~128_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[72]~129_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[71]~130_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[71]~131_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[70]~132_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[70]~133_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[80]~140_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[80]~141_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[93]~150_combout\ : std_logic;
SIGNAL \Mux80~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[33]~92_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[32]~95_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[31]~96_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[31]~97_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[30]~99_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[44]~100_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[43]~101_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[42]~102_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[41]~104_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[41]~103_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[40]~106_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[40]~105_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[55]~107_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~108_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[53]~109_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~110_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~111_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~112_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~113_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~114_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[66]~115_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[65]~116_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[64]~117_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[63]~118_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[62]~119_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[61]~121_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[61]~120_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[60]~122_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[60]~123_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[77]~124_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[76]~125_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[75]~126_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[74]~127_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[73]~128_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[72]~129_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[71]~130_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[71]~131_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[70]~133_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[70]~132_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[80]~141_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[80]~140_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[93]~149_combout\ : std_logic;
SIGNAL \Mux80~3_combout\ : std_logic;
SIGNAL \Mux80~4_combout\ : std_logic;
SIGNAL \Mux80~7_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux78~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux78~2_combout\ : std_logic;
SIGNAL \Mux78~3_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux78~0_combout\ : std_logic;
SIGNAL \Mux78~1_combout\ : std_logic;
SIGNAL \Mux78~4_combout\ : std_logic;
SIGNAL \Mux78~5_combout\ : std_logic;
SIGNAL \Mux78~7_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[96]~145_combout\ : std_logic;
SIGNAL \Mux77~6_combout\ : std_logic;
SIGNAL \Mux77~7_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mux77~9_combout\ : std_logic;
SIGNAL \Mux77~12_combout\ : std_logic;
SIGNAL \Mux77~13_combout\ : std_logic;
SIGNAL \Mux77~2_combout\ : std_logic;
SIGNAL \Mux77~3_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mux77~0_combout\ : std_logic;
SIGNAL \Mux77~14_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mux75~3_combout\ : std_logic;
SIGNAL \Mux75~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mux75~1_combout\ : std_logic;
SIGNAL \Mux75~2_combout\ : std_logic;
SIGNAL \Mux75~5_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mux75~0_combout\ : std_logic;
SIGNAL \Mux75~6_combout\ : std_logic;
SIGNAL \Mux79~1_combout\ : std_logic;
SIGNAL \Mux79~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[94]~146_combout\ : std_logic;
SIGNAL \Mux79~3_combout\ : std_logic;
SIGNAL \Mux79~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[94]~145_combout\ : std_logic;
SIGNAL \Mux79~5_combout\ : std_logic;
SIGNAL \Mux79~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mux79~0_combout\ : std_logic;
SIGNAL \Mux79~7_combout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mux74~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[99]~147_combout\ : std_logic;
SIGNAL \Mux74~1_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~146_combout\ : std_logic;
SIGNAL \Mux74~2_combout\ : std_logic;
SIGNAL \Mux74~3_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mux76~3_combout\ : std_logic;
SIGNAL \Mux76~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mux76~1_combout\ : std_logic;
SIGNAL \Mux76~2_combout\ : std_logic;
SIGNAL \Mux76~5_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mux76~0_combout\ : std_logic;
SIGNAL \Mux76~6_combout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \Equal2~2_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[91]~149_combout\ : std_logic;
SIGNAL \Mux82~2_combout\ : std_logic;
SIGNAL \Mux82~3_combout\ : std_logic;
SIGNAL \Mux82~4_combout\ : std_logic;
SIGNAL \Mux82~5_combout\ : std_logic;
SIGNAL \Mux82~6_combout\ : std_logic;
SIGNAL \Mux82~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mux82~1_combout\ : std_logic;
SIGNAL \Mux82~7_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[92]~147_combout\ : std_logic;
SIGNAL \Mux81~1_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[92]~148_combout\ : std_logic;
SIGNAL \Mux81~2_combout\ : std_logic;
SIGNAL \Mux81~3_combout\ : std_logic;
SIGNAL \Mux81~0_combout\ : std_logic;
SIGNAL \Mux81~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mux81~5_combout\ : std_logic;
SIGNAL \Mux81~6_combout\ : std_logic;
SIGNAL \Mux81~7_combout\ : std_logic;
SIGNAL \WideNor0~0_combout\ : std_logic;
SIGNAL \Mux71~0_combout\ : std_logic;
SIGNAL \Mux72~2_combout\ : std_logic;
SIGNAL \Mux65~1_combout\ : std_logic;
SIGNAL \Mux65~0_combout\ : std_logic;
SIGNAL \Mux65~2_combout\ : std_logic;
SIGNAL \Mux72~6_combout\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \Mux60~1_combout\ : std_logic;
SIGNAL \Mux60~2_combout\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \Mux72~4_combout\ : std_logic;
SIGNAL \Mux72~5_combout\ : std_logic;
SIGNAL \Mux72~7_combout\ : std_logic;
SIGNAL \avg~input_o\ : std_logic;
SIGNAL \Mux63~2_combout\ : std_logic;
SIGNAL \Mux72~0_combout\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Mux36~2_combout\ : std_logic;
SIGNAL \Mux36~1_combout\ : std_logic;
SIGNAL \Mux36~3_combout\ : std_logic;
SIGNAL \Mux72~1_combout\ : std_logic;
SIGNAL \Mux72~3_combout\ : std_logic;
SIGNAL \Mux72~8_combout\ : std_logic;
SIGNAL \Mux71~1_combout\ : std_logic;
SIGNAL \Mux62~6_combout\ : std_logic;
SIGNAL \Mux62~7_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \Mux71~4_combout\ : std_logic;
SIGNAL \Mux71~3_combout\ : std_logic;
SIGNAL \Mux36~6_combout\ : std_logic;
SIGNAL \Mux71~5_combout\ : std_logic;
SIGNAL \Mux36~5_combout\ : std_logic;
SIGNAL \Mux71~2_combout\ : std_logic;
SIGNAL \Mux36~4_combout\ : std_logic;
SIGNAL \Mux71~6_combout\ : std_logic;
SIGNAL \Mux71~7_combout\ : std_logic;
SIGNAL \Mux71~8_combout\ : std_logic;
SIGNAL \Mux41~2_combout\ : std_logic;
SIGNAL \Mux41~3_combout\ : std_logic;
SIGNAL \Mux71~9_combout\ : std_logic;
SIGNAL \Mux71~14_combout\ : std_logic;
SIGNAL \Mux71~11_combout\ : std_logic;
SIGNAL \Mux71~12_combout\ : std_logic;
SIGNAL \Mux71~15_combout\ : std_logic;
SIGNAL \Mux71~16_combout\ : std_logic;
SIGNAL \Mux66~3_combout\ : std_logic;
SIGNAL \Equal2~3_combout\ : std_logic;
SIGNAL \Mux66~2_combout\ : std_logic;
SIGNAL \Mux71~10_combout\ : std_logic;
SIGNAL \Mux71~18_combout\ : std_logic;
SIGNAL \Mux71~19_combout\ : std_logic;
SIGNAL \Mux36~8_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \Mux70~4_combout\ : std_logic;
SIGNAL \Mux36~7_combout\ : std_logic;
SIGNAL \Mux70~5_combout\ : std_logic;
SIGNAL \Mux70~6_combout\ : std_logic;
SIGNAL \Mux40~3_combout\ : std_logic;
SIGNAL \Mux40~4_combout\ : std_logic;
SIGNAL \Mux70~7_combout\ : std_logic;
SIGNAL \Mux70~9_combout\ : std_logic;
SIGNAL \Mux70~8_combout\ : std_logic;
SIGNAL \Mux70~10_combout\ : std_logic;
SIGNAL \Mux69~2_combout\ : std_logic;
SIGNAL \Mux69~3_combout\ : std_logic;
SIGNAL \Mux69~4_combout\ : std_logic;
SIGNAL \Mux69~5_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux62~5_combout\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \Mux69~0_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \Mux69~1_combout\ : std_logic;
SIGNAL \Mux69~6_combout\ : std_logic;
SIGNAL \Mux69~7_combout\ : std_logic;
SIGNAL \Mux63~4_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux73~8_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Mux73~5_combout\ : std_logic;
SIGNAL \Mux73~6_combout\ : std_logic;
SIGNAL \Mux73~7_combout\ : std_logic;
SIGNAL \Mux68~0_combout\ : std_logic;
SIGNAL \Mux73~2_combout\ : std_logic;
SIGNAL \Mux73~3_combout\ : std_logic;
SIGNAL \Mux73~4_combout\ : std_logic;
SIGNAL \Mux68~1_combout\ : std_logic;
SIGNAL \Mux67~0_combout\ : std_logic;
SIGNAL \Mux67~5_combout\ : std_logic;
SIGNAL \Mux67~6_combout\ : std_logic;
SIGNAL \Mux67~7_combout\ : std_logic;
SIGNAL \Mux67~8_combout\ : std_logic;
SIGNAL \Mux67~9_combout\ : std_logic;
SIGNAL \Mux67~1_combout\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \Mux37~1_combout\ : std_logic;
SIGNAL \Mux67~2_combout\ : std_logic;
SIGNAL \Mux67~3_combout\ : std_logic;
SIGNAL \Mux67~4_combout\ : std_logic;
SIGNAL \Mux67~10_combout\ : std_logic;
SIGNAL \Mux66~4_combout\ : std_logic;
SIGNAL \Mux66~5_combout\ : std_logic;
SIGNAL \Mux66~6_combout\ : std_logic;
SIGNAL \Mux66~7_combout\ : std_logic;
SIGNAL \Mux66~8_combout\ : std_logic;
SIGNAL \Mux66~9_combout\ : std_logic;
SIGNAL n : std_logic_vector(9 DOWNTO 0);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_avg <= avg;
ww_act <= act;
ww_at <= at;
ww_t <= t;
ww_mc <= mc;
ds <= ww_ds;
dd <= ww_dd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mux10~7clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Mux10~7_combout\);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X23_Y0_N9
\ds[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ds[0]~reg0_q\,
	devoe => ww_devoe,
	o => \ds[0]~output_o\);

-- Location: IOOBUF_X21_Y0_N9
\ds[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ds[1]~reg0_q\,
	devoe => ww_devoe,
	o => \ds[1]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\ds[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ds[2]~reg0_q\,
	devoe => ww_devoe,
	o => \ds[2]~output_o\);

-- Location: IOOBUF_X21_Y0_N16
\ds[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ds[3]~reg0_q\,
	devoe => ww_devoe,
	o => \ds[3]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\ds[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ds[4]~reg0_q\,
	devoe => ww_devoe,
	o => \ds[4]~output_o\);

-- Location: IOOBUF_X21_Y0_N23
\ds[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ds[5]~reg0_q\,
	devoe => ww_devoe,
	o => \ds[5]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\dd[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux73~1_combout\,
	devoe => ww_devoe,
	o => \dd[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\dd[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux72~8_combout\,
	devoe => ww_devoe,
	o => \dd[1]~output_o\);

-- Location: IOOBUF_X25_Y0_N23
\dd[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux71~19_combout\,
	devoe => ww_devoe,
	o => \dd[2]~output_o\);

-- Location: IOOBUF_X28_Y0_N2
\dd[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux70~10_combout\,
	devoe => ww_devoe,
	o => \dd[3]~output_o\);

-- Location: IOOBUF_X13_Y0_N16
\dd[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux69~7_combout\,
	devoe => ww_devoe,
	o => \dd[4]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\dd[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux68~1_combout\,
	devoe => ww_devoe,
	o => \dd[5]~output_o\);

-- Location: IOOBUF_X13_Y0_N2
\dd[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux67~10_combout\,
	devoe => ww_devoe,
	o => \dd[6]~output_o\);

-- Location: IOOBUF_X21_Y0_N2
\dd[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux66~9_combout\,
	devoe => ww_devoe,
	o => \dd[7]~output_o\);

-- Location: IOIBUF_X18_Y0_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: LCCOMB_X19_Y7_N0
\Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~3_combout\ = (!\ds[4]~reg0_q\ & (!\ds[5]~reg0_q\ & !\ds[3]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ds[4]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux63~3_combout\);

-- Location: LCCOMB_X19_Y7_N4
\Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (!\ds[2]~reg0_q\ & (!\ds[1]~reg0_q\ & \Mux63~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datac => \ds[1]~reg0_q\,
	datad => \Mux63~3_combout\,
	combout => \Mux29~1_combout\);

-- Location: FF_X19_Y7_N5
\ds[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ds[5]~reg0_q\);

-- Location: FF_X19_Y7_N27
\ds[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ds[5]~reg0_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ds[4]~reg0_q\);

-- Location: FF_X19_Y7_N13
\ds[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ds[4]~reg0_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ds[3]~reg0_q\);

-- Location: FF_X18_Y7_N27
\ds[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ds[3]~reg0_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ds[2]~reg0_q\);

-- Location: FF_X18_Y7_N5
\ds[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ds[2]~reg0_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ds[1]~reg0_q\);

-- Location: FF_X18_Y7_N17
\ds[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \ds[1]~reg0_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ds[0]~reg0_q\);

-- Location: IOIBUF_X18_Y0_N22
\act[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_act(0),
	o => \act[0]~input_o\);

-- Location: IOIBUF_X18_Y0_N8
\act[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_act(2),
	o => \act[2]~input_o\);

-- Location: LCCOMB_X18_Y7_N4
\Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~4_combout\ = (!\ds[2]~reg0_q\ & !\ds[1]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datac => \ds[1]~reg0_q\,
	combout => \Mux62~4_combout\);

-- Location: IOIBUF_X7_Y0_N1
\act[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_act(1),
	o => \act[1]~input_o\);

-- Location: LCCOMB_X17_Y7_N28
\Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~2_combout\ = (!\ds[5]~reg0_q\ & !\ds[4]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ds[5]~reg0_q\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux40~2_combout\);

-- Location: LCCOMB_X18_Y7_N20
\Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~0_combout\ = (\act[2]~input_o\ & (\Mux62~4_combout\ & (!\act[1]~input_o\ & \Mux40~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux62~4_combout\,
	datac => \act[1]~input_o\,
	datad => \Mux40~2_combout\,
	combout => \Mux73~0_combout\);

-- Location: LCCOMB_X18_Y3_N12
\Mux73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~1_combout\ = (\Mux73~0_combout\ & ((\act[0]~input_o\ & (!\ds[0]~reg0_q\ & \ds[3]~reg0_q\)) # (!\act[0]~input_o\ & (\ds[0]~reg0_q\ & !\ds[3]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[0]~input_o\,
	datab => \ds[0]~reg0_q\,
	datac => \Mux73~0_combout\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux73~1_combout\);

-- Location: LCCOMB_X21_Y4_N16
\Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = ((\ds[1]~reg0_q\ & ((\ds[2]~reg0_q\) # (\ds[0]~reg0_q\))) # (!\ds[1]~reg0_q\ & (\ds[2]~reg0_q\ $ (!\ds[0]~reg0_q\)))) # (!\Mux63~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[0]~reg0_q\,
	datad => \Mux63~3_combout\,
	combout => \Mux29~0_combout\);

-- Location: LCCOMB_X18_Y7_N14
\Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~5_combout\ = (\ds[2]~reg0_q\ & (!\ds[1]~reg0_q\ & (!\ds[3]~reg0_q\ & !\ds[0]~reg0_q\))) # (!\ds[2]~reg0_q\ & ((\ds[1]~reg0_q\ & (!\ds[3]~reg0_q\ & !\ds[0]~reg0_q\)) # (!\ds[1]~reg0_q\ & (\ds[3]~reg0_q\ $ (\ds[0]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datab => \ds[1]~reg0_q\,
	datac => \ds[3]~reg0_q\,
	datad => \ds[0]~reg0_q\,
	combout => \Mux10~5_combout\);

-- Location: LCCOMB_X18_Y7_N12
\Mux71~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~13_combout\ = (\act[2]~input_o\ & (!\act[1]~input_o\ & \act[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datac => \act[1]~input_o\,
	datad => \act[0]~input_o\,
	combout => \Mux71~13_combout\);

-- Location: LCCOMB_X18_Y7_N10
\Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~6_combout\ = (\Mux71~13_combout\ & ((\ds[5]~reg0_q\ & (!\ds[4]~reg0_q\ & !\Mux10~5_combout\)) # (!\ds[5]~reg0_q\ & (\ds[4]~reg0_q\ $ (\Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \ds[4]~reg0_q\,
	datac => \Mux10~5_combout\,
	datad => \Mux71~13_combout\,
	combout => \Mux10~6_combout\);

-- Location: LCCOMB_X18_Y7_N28
\Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = (\ds[3]~reg0_q\) # ((\ds[2]~reg0_q\ & ((\ds[1]~reg0_q\) # (\ds[0]~reg0_q\))) # (!\ds[2]~reg0_q\ & (\ds[1]~reg0_q\ & \ds[0]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datab => \ds[3]~reg0_q\,
	datac => \ds[1]~reg0_q\,
	datad => \ds[0]~reg0_q\,
	combout => \Mux10~4_combout\);

-- Location: LCCOMB_X18_Y7_N22
\Mux71~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~17_combout\ = \act[1]~input_o\ $ (\act[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \act[1]~input_o\,
	datad => \act[0]~input_o\,
	combout => \Mux71~17_combout\);

-- Location: LCCOMB_X18_Y7_N18
\Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~8_combout\ = (!\ds[5]~reg0_q\ & (!\act[2]~input_o\ & (\Mux71~17_combout\ & !\ds[4]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \act[2]~input_o\,
	datac => \Mux71~17_combout\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux10~8_combout\);

-- Location: LCCOMB_X18_Y7_N0
\Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~7_combout\ = (\Mux10~6_combout\ & (((\Mux10~5_combout\)) # (!\Mux10~4_combout\))) # (!\Mux10~6_combout\ & (!\Mux10~4_combout\ & (\Mux10~5_combout\ & \Mux10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~6_combout\,
	datab => \Mux10~4_combout\,
	datac => \Mux10~5_combout\,
	datad => \Mux10~8_combout\,
	combout => \Mux10~7_combout\);

-- Location: CLKCTRL_G0
\Mux10~7clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Mux10~7clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Mux10~7clkctrl_outclk\);

-- Location: LCCOMB_X18_Y7_N2
\Mux77~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~1_combout\ = ((\act[2]~input_o\ & ((!\Mux63~3_combout\))) # (!\act[2]~input_o\ & (\act[1]~input_o\))) # (!\Mux62~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux62~4_combout\,
	datac => \act[1]~input_o\,
	datad => \Mux63~3_combout\,
	combout => \Mux77~1_combout\);

-- Location: IOIBUF_X13_Y0_N22
\at[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(0),
	o => \at[0]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\at[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(9),
	o => \at[9]~input_o\);

-- Location: IOIBUF_X7_Y0_N8
\at[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(8),
	o => \at[8]~input_o\);

-- Location: IOIBUF_X9_Y0_N8
\at[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(7),
	o => \at[7]~input_o\);

-- Location: IOIBUF_X9_Y0_N1
\at[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(6),
	o => \at[6]~input_o\);

-- Location: IOIBUF_X9_Y0_N15
\at[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(5),
	o => \at[5]~input_o\);

-- Location: LCCOMB_X11_Y8_N4
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \at[5]~input_o\ $ (VCC)
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\at[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \at[5]~input_o\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X11_Y8_N6
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\at[6]~input_o\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\at[6]~input_o\ & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\at[6]~input_o\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \at[6]~input_o\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X11_Y8_N8
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\at[7]~input_o\ & ((GND) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\at[7]~input_o\ & 
-- (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\at[7]~input_o\) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \at[7]~input_o\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X11_Y8_N10
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\at[8]~input_o\ & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\at[8]~input_o\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\at[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \at[8]~input_o\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X11_Y8_N12
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\at[9]~input_o\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\at[9]~input_o\ & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ 
-- & VCC))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\at[9]~input_o\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \at[9]~input_o\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X11_Y8_N14
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X10_Y8_N10
\Mod4|auto_generated|divider|divider|StageOut[66]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[66]~89_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[66]~89_combout\);

-- Location: LCCOMB_X10_Y8_N8
\Mod4|auto_generated|divider|divider|StageOut[66]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[66]~88_combout\ = (\at[9]~input_o\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \at[9]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[66]~88_combout\);

-- Location: LCCOMB_X10_Y7_N0
\Mod4|auto_generated|divider|divider|StageOut[65]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[65]~91_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[65]~91_combout\);

-- Location: LCCOMB_X11_Y8_N24
\Mod4|auto_generated|divider|divider|StageOut[65]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[65]~90_combout\ = (\at[8]~input_o\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[8]~input_o\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[65]~90_combout\);

-- Location: LCCOMB_X10_Y7_N30
\Mod4|auto_generated|divider|divider|StageOut[64]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[64]~93_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[64]~93_combout\);

-- Location: LCCOMB_X11_Y8_N18
\Mod4|auto_generated|divider|divider|StageOut[64]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[64]~92_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[7]~input_o\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[64]~92_combout\);

-- Location: LCCOMB_X10_Y8_N28
\Mod4|auto_generated|divider|divider|StageOut[63]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[63]~95_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[63]~95_combout\);

-- Location: LCCOMB_X11_Y8_N0
\Mod4|auto_generated|divider|divider|StageOut[63]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[63]~94_combout\ = (\at[6]~input_o\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[6]~input_o\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[63]~94_combout\);

-- Location: LCCOMB_X11_Y8_N2
\Mod4|auto_generated|divider|divider|StageOut[62]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[62]~97_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[62]~97_combout\);

-- Location: LCCOMB_X10_Y8_N2
\Mod4|auto_generated|divider|divider|StageOut[62]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[62]~96_combout\ = (\at[5]~input_o\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \at[5]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[62]~96_combout\);

-- Location: IOIBUF_X0_Y4_N15
\at[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(4),
	o => \at[4]~input_o\);

-- Location: LCCOMB_X10_Y8_N26
\Mod4|auto_generated|divider|divider|StageOut[61]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[61]~99_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[4]~input_o\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[61]~99_combout\);

-- Location: LCCOMB_X10_Y8_N0
\Mod4|auto_generated|divider|divider|StageOut[61]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[61]~98_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[4]~input_o\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[61]~98_combout\);

-- Location: LCCOMB_X10_Y8_N12
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[61]~99_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[61]~98_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[61]~99_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[61]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[61]~99_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[61]~98_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X10_Y8_N14
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[62]~97_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[62]~96_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[62]~97_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[62]~96_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[62]~97_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[62]~96_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[62]~97_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[62]~96_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X10_Y8_N16
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[63]~95_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[63]~94_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[63]~95_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[63]~94_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[63]~95_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[63]~94_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[63]~95_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[63]~94_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X10_Y8_N18
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[64]~93_combout\ & (((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Mod4|auto_generated|divider|divider|StageOut[64]~93_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[64]~92_combout\ & (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Mod4|auto_generated|divider|divider|StageOut[64]~92_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Mod4|auto_generated|divider|divider|StageOut[64]~93_combout\ & !\Mod4|auto_generated|divider|divider|StageOut[64]~92_combout\)) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[64]~93_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[64]~92_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X10_Y8_N20
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Mod4|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[65]~90_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Mod4|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[65]~90_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Mod4|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[65]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[65]~91_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[65]~90_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X10_Y8_N22
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Mod4|auto_generated|divider|divider|StageOut[66]~89_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[66]~88_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Mod4|auto_generated|divider|divider|StageOut[66]~89_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[66]~88_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[66]~89_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[66]~88_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[66]~89_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[66]~88_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X10_Y8_N24
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X10_Y8_N4
\Mod4|auto_generated|divider|divider|StageOut[77]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\at[9]~input_o\)) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \at[9]~input_o\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\);

-- Location: LCCOMB_X11_Y7_N20
\Mod4|auto_generated|divider|divider|StageOut[77]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[77]~100_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[77]~100_combout\);

-- Location: LCCOMB_X10_Y7_N16
\Mod4|auto_generated|divider|divider|StageOut[76]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[76]~101_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[76]~101_combout\);

-- Location: LCCOMB_X10_Y7_N22
\Mod4|auto_generated|divider|divider|StageOut[76]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\at[8]~input_o\))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \at[8]~input_o\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\);

-- Location: LCCOMB_X11_Y7_N22
\Mod4|auto_generated|divider|divider|StageOut[75]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\);

-- Location: LCCOMB_X10_Y7_N24
\Mod4|auto_generated|divider|divider|StageOut[75]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\at[7]~input_o\)) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[7]~input_o\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\);

-- Location: LCCOMB_X11_Y8_N16
\Mod4|auto_generated|divider|divider|StageOut[74]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[74]~103_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[74]~103_combout\);

-- Location: LCCOMB_X11_Y8_N20
\Mod4|auto_generated|divider|divider|StageOut[74]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\at[6]~input_o\)) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[6]~input_o\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\);

-- Location: LCCOMB_X11_Y8_N22
\Mod4|auto_generated|divider|divider|StageOut[73]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[73]~104_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[73]~104_combout\);

-- Location: LCCOMB_X11_Y8_N26
\Mod4|auto_generated|divider|divider|StageOut[73]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\at[5]~input_o\)) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[5]~input_o\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\);

-- Location: LCCOMB_X10_Y8_N6
\Mod4|auto_generated|divider|divider|StageOut[72]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[72]~106_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[72]~106_combout\);

-- Location: LCCOMB_X10_Y7_N18
\Mod4|auto_generated|divider|divider|StageOut[72]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[72]~105_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \at[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[4]~input_o\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[72]~105_combout\);

-- Location: IOIBUF_X11_Y0_N8
\at[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(3),
	o => \at[3]~input_o\);

-- Location: LCCOMB_X10_Y7_N8
\Mod4|auto_generated|divider|divider|StageOut[71]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[71]~107_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \at[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[3]~input_o\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[71]~107_combout\);

-- Location: LCCOMB_X10_Y7_N4
\Mod4|auto_generated|divider|divider|StageOut[60]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[60]~109_combout\ = (\at[3]~input_o\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[3]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[60]~109_combout\);

-- Location: LCCOMB_X10_Y7_N2
\Mod4|auto_generated|divider|divider|StageOut[60]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[60]~108_combout\ = (\at[3]~input_o\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[3]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[60]~108_combout\);

-- Location: LCCOMB_X10_Y7_N12
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[60]~109_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[60]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|StageOut[60]~109_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[60]~108_combout\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X10_Y7_N6
\Mod4|auto_generated|divider|divider|StageOut[71]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[71]~110_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[71]~110_combout\);

-- Location: LCCOMB_X11_Y7_N2
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[71]~107_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[71]~110_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[71]~107_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[71]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[71]~107_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[71]~110_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X11_Y7_N4
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[72]~106_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[72]~105_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[72]~106_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[72]~105_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[72]~106_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[72]~105_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[72]~106_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[72]~105_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X11_Y7_N6
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[73]~104_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[73]~104_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[73]~104_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[73]~104_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X11_Y7_N8
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[74]~103_combout\ & (((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Mod4|auto_generated|divider|divider|StageOut[74]~103_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\ & (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Mod4|auto_generated|divider|divider|StageOut[74]~103_combout\ & !\Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\)) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[74]~103_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X11_Y7_N10
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X11_Y7_N12
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\Mod4|auto_generated|divider|divider|StageOut[76]~101_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\Mod4|auto_generated|divider|divider|StageOut[76]~101_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[76]~101_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[76]~101_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X11_Y7_N14
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[77]~100_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[77]~100_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[77]~100_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[77]~100_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X11_Y7_N16
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X11_Y7_N0
\Mod4|auto_generated|divider|divider|StageOut[88]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[77]~146_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\);

-- Location: LCCOMB_X11_Y7_N28
\Mod4|auto_generated|divider|divider|StageOut[88]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[88]~111_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[88]~111_combout\);

-- Location: LCCOMB_X11_Y7_N26
\Mod4|auto_generated|divider|divider|StageOut[87]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[87]~112_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[87]~112_combout\);

-- Location: LCCOMB_X10_Y7_N20
\Mod4|auto_generated|divider|divider|StageOut[87]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[76]~147_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\);

-- Location: LCCOMB_X13_Y7_N30
\Mod4|auto_generated|divider|divider|StageOut[86]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[86]~113_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[86]~113_combout\);

-- Location: LCCOMB_X11_Y7_N18
\Mod4|auto_generated|divider|divider|StageOut[86]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[75]~148_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\);

-- Location: LCCOMB_X11_Y8_N28
\Mod4|auto_generated|divider|divider|StageOut[85]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[74]~149_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\);

-- Location: LCCOMB_X12_Y7_N4
\Mod4|auto_generated|divider|divider|StageOut[85]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[85]~114_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[85]~114_combout\);

-- Location: LCCOMB_X12_Y7_N30
\Mod4|auto_generated|divider|divider|StageOut[84]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[84]~115_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[84]~115_combout\);

-- Location: LCCOMB_X11_Y8_N30
\Mod4|auto_generated|divider|divider|StageOut[84]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\);

-- Location: LCCOMB_X10_Y8_N30
\Mod4|auto_generated|divider|divider|StageOut[83]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\at[4]~input_o\))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \at[4]~input_o\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\);

-- Location: LCCOMB_X12_Y7_N28
\Mod4|auto_generated|divider|divider|StageOut[83]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[83]~116_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[83]~116_combout\);

-- Location: LCCOMB_X12_Y7_N6
\Mod4|auto_generated|divider|divider|StageOut[82]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[82]~117_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[82]~117_combout\);

-- Location: LCCOMB_X10_Y7_N10
\Mod4|auto_generated|divider|divider|StageOut[82]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\at[3]~input_o\))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[3]~input_o\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\);

-- Location: IOIBUF_X11_Y0_N15
\at[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(2),
	o => \at[2]~input_o\);

-- Location: LCCOMB_X13_Y7_N4
\Mod4|auto_generated|divider|divider|StageOut[81]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[81]~118_combout\ = (\at[2]~input_o\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[2]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[81]~118_combout\);

-- Location: LCCOMB_X10_Y7_N28
\Mod4|auto_generated|divider|divider|StageOut[70]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[70]~119_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \at[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[2]~input_o\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[70]~119_combout\);

-- Location: LCCOMB_X10_Y7_N14
\Mod4|auto_generated|divider|divider|StageOut[70]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[70]~120_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \at[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[2]~input_o\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[70]~120_combout\);

-- Location: LCCOMB_X10_Y7_N26
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[70]~119_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[70]~120_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[70]~119_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[70]~120_combout\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X13_Y7_N14
\Mod4|auto_generated|divider|divider|StageOut[81]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[81]~121_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[81]~121_combout\);

-- Location: LCCOMB_X12_Y7_N8
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[81]~118_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[81]~121_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[81]~118_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[81]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[81]~118_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[81]~121_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X12_Y7_N10
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[82]~117_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[82]~117_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[82]~117_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[82]~117_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X12_Y7_N12
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[83]~116_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[83]~116_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[83]~116_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[83]~116_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X12_Y7_N14
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[84]~115_combout\ & (((!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Mod4|auto_generated|divider|divider|StageOut[84]~115_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\ & (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Mod4|auto_generated|divider|divider|StageOut[84]~115_combout\ & !\Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\)) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[84]~115_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X12_Y7_N16
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[85]~114_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[85]~114_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[85]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[85]~114_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X12_Y7_N18
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\Mod4|auto_generated|divider|divider|StageOut[86]~113_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\Mod4|auto_generated|divider|divider|StageOut[86]~113_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[86]~113_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[86]~113_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X12_Y7_N20
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\Mod4|auto_generated|divider|divider|StageOut[87]~112_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\Mod4|auto_generated|divider|divider|StageOut[87]~112_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[87]~112_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[87]~112_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X12_Y7_N22
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[88]~111_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[88]~111_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[88]~111_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[88]~111_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X12_Y7_N24
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X14_Y8_N2
\Mod4|auto_generated|divider|divider|StageOut[99]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[99]~122_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[99]~122_combout\);

-- Location: LCCOMB_X14_Y8_N22
\Mod4|auto_generated|divider|divider|StageOut[99]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[88]~134_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\);

-- Location: LCCOMB_X13_Y9_N20
\Mod4|auto_generated|divider|divider|StageOut[98]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[98]~123_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[98]~123_combout\);

-- Location: LCCOMB_X12_Y7_N2
\Mod4|auto_generated|divider|divider|StageOut[98]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[87]~135_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\);

-- Location: LCCOMB_X13_Y9_N30
\Mod4|auto_generated|divider|divider|StageOut[97]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[97]~124_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[97]~124_combout\);

-- Location: LCCOMB_X11_Y7_N24
\Mod4|auto_generated|divider|divider|StageOut[97]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[97]~141_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[86]~136_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[97]~141_combout\);

-- Location: LCCOMB_X13_Y8_N6
\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[97]~124_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[97]~141_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[97]~124_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[97]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[97]~124_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[97]~141_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X13_Y8_N8
\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[98]~123_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[98]~123_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[98]~123_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[98]~123_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X13_Y8_N10
\Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[99]~122_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[99]~122_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[99]~122_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[99]~122_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X13_Y8_N12
\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X13_Y8_N2
\Div5|auto_generated|divider|divider|StageOut[16]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[16]~80_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[97]~141_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[97]~141_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[16]~80_combout\);

-- Location: LCCOMB_X14_Y8_N4
\Div5|auto_generated|divider|divider|StageOut[18]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[18]~78_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[99]~139_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[18]~78_combout\);

-- Location: LCCOMB_X13_Y8_N4
\Div5|auto_generated|divider|divider|StageOut[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[18]~54_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[18]~54_combout\);

-- Location: LCCOMB_X13_Y8_N26
\Div5|auto_generated|divider|divider|StageOut[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[17]~55_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[17]~55_combout\);

-- Location: LCCOMB_X13_Y8_N0
\Div5|auto_generated|divider|divider|StageOut[17]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[17]~79_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[98]~140_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[17]~79_combout\);

-- Location: LCCOMB_X13_Y8_N28
\Div5|auto_generated|divider|divider|StageOut[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[16]~56_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[16]~56_combout\);

-- Location: LCCOMB_X14_Y8_N10
\Mod4|auto_generated|divider|divider|StageOut[96]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[96]~142_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[96]~142_combout\);

-- Location: LCCOMB_X14_Y8_N20
\Div5|auto_generated|divider|divider|StageOut[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[15]~81_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[96]~142_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[96]~142_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X14_Y8_N12
\Mod4|auto_generated|divider|divider|StageOut[96]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[96]~125_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[96]~125_combout\);

-- Location: LCCOMB_X14_Y8_N28
\Div5|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[96]~125_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[96]~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[96]~125_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[96]~142_combout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X14_Y8_N18
\Div5|auto_generated|divider|divider|StageOut[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[15]~57_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[15]~57_combout\);

-- Location: LCCOMB_X13_Y8_N14
\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[15]~81_combout\) # (\Div5|auto_generated|divider|divider|StageOut[15]~57_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[15]~81_combout\) # (\Div5|auto_generated|divider|divider|StageOut[15]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[15]~57_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X13_Y8_N16
\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[16]~56_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[16]~80_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[16]~56_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[16]~80_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[16]~56_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[16]~80_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[16]~56_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X13_Y8_N18
\Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[17]~55_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[17]~79_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[17]~55_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[17]~79_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[17]~55_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[17]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[17]~55_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[17]~79_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X13_Y8_N20
\Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[18]~78_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[18]~54_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[18]~78_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[18]~54_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y8_N22
\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y8_N30
\Div5|auto_generated|divider|divider|StageOut[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[16]~80_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X12_Y8_N8
\Div5|auto_generated|divider|divider|StageOut[22]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[22]~59_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[22]~59_combout\);

-- Location: LCCOMB_X14_Y8_N6
\Div5|auto_generated|divider|divider|StageOut[21]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[21]~84_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[15]~81_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[21]~84_combout\);

-- Location: LCCOMB_X12_Y8_N2
\Div5|auto_generated|divider|divider|StageOut[21]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[21]~60_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[21]~60_combout\);

-- Location: LCCOMB_X12_Y7_N0
\Mod4|auto_generated|divider|divider|StageOut[95]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[95]~143_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[84]~138_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[95]~143_combout\);

-- Location: LCCOMB_X12_Y8_N12
\Div5|auto_generated|divider|divider|StageOut[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[20]~85_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[95]~143_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[95]~143_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X12_Y8_N0
\Mod4|auto_generated|divider|divider|StageOut[95]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[95]~126_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[95]~126_combout\);

-- Location: LCCOMB_X12_Y8_N28
\Div5|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[95]~143_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[95]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[95]~143_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[95]~126_combout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X12_Y8_N26
\Div5|auto_generated|divider|divider|StageOut[20]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[20]~61_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[20]~61_combout\);

-- Location: LCCOMB_X12_Y8_N14
\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\Div5|auto_generated|divider|divider|StageOut[20]~61_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\Div5|auto_generated|divider|divider|StageOut[20]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[20]~61_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y8_N16
\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[21]~84_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[21]~60_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[21]~84_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[21]~60_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[21]~84_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[21]~60_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[21]~84_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[21]~60_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y8_N18
\Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[22]~59_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[22]~59_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[22]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[22]~59_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y8_N10
\Div5|auto_generated|divider|divider|StageOut[23]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[23]~58_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[23]~58_combout\);

-- Location: LCCOMB_X13_Y8_N24
\Div5|auto_generated|divider|divider|StageOut[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[23]~82_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[17]~79_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|StageOut[17]~79_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X12_Y8_N20
\Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[23]~58_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[23]~82_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[23]~58_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y8_N22
\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y8_N24
\Div5|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X12_Y8_N30
\Div5|auto_generated|divider|divider|StageOut[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[28]~86_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X12_Y8_N4
\Div5|auto_generated|divider|divider|StageOut[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[27]~87_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[21]~84_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div5|auto_generated|divider|divider|StageOut[21]~84_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X13_Y6_N18
\Div5|auto_generated|divider|divider|StageOut[27]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[27]~63_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[27]~63_combout\);

-- Location: LCCOMB_X13_Y6_N4
\Div5|auto_generated|divider|divider|StageOut[26]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[26]~64_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[26]~64_combout\);

-- Location: LCCOMB_X12_Y8_N6
\Div5|auto_generated|divider|divider|StageOut[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[26]~88_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[20]~85_combout\) # 
-- ((\Div5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[26]~88_combout\);

-- Location: LCCOMB_X12_Y7_N26
\Mod4|auto_generated|divider|divider|StageOut[94]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[94]~144_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[83]~151_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[94]~144_combout\);

-- Location: LCCOMB_X13_Y6_N22
\Div5|auto_generated|divider|divider|StageOut[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[25]~89_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[94]~144_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[94]~144_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X13_Y6_N26
\Mod4|auto_generated|divider|divider|StageOut[94]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[94]~127_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[94]~127_combout\);

-- Location: LCCOMB_X13_Y6_N20
\Div5|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[94]~144_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[94]~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[94]~144_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[94]~127_combout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X13_Y6_N2
\Div5|auto_generated|divider|divider|StageOut[25]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[25]~65_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[25]~65_combout\);

-- Location: LCCOMB_X13_Y6_N8
\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\Div5|auto_generated|divider|divider|StageOut[25]~65_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\Div5|auto_generated|divider|divider|StageOut[25]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[25]~65_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X13_Y6_N10
\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[26]~64_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[26]~88_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[26]~64_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[26]~88_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[26]~64_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[26]~88_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[26]~64_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X13_Y6_N12
\Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[27]~63_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[27]~63_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[27]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[27]~63_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X13_Y6_N14
\Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[28]~86_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y6_N16
\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y6_N6
\Div5|auto_generated|divider|divider|StageOut[32]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[26]~88_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X14_Y6_N10
\Div5|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[33]~66_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X13_Y6_N28
\Div5|auto_generated|divider|divider|StageOut[33]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[33]~90_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div5|auto_generated|divider|divider|StageOut[27]~87_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X14_Y6_N12
\Div5|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[32]~67_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X14_Y6_N30
\Div5|auto_generated|divider|divider|StageOut[31]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[31]~68_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X13_Y6_N24
\Div5|auto_generated|divider|divider|StageOut[31]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[31]~92_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[25]~89_combout\) # 
-- ((\Div5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[31]~92_combout\);

-- Location: LCCOMB_X11_Y7_N30
\Mod4|auto_generated|divider|divider|StageOut[93]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[93]~145_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[82]~152_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[93]~145_combout\);

-- Location: LCCOMB_X14_Y8_N8
\Mod4|auto_generated|divider|divider|StageOut[93]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[93]~128_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[93]~128_combout\);

-- Location: LCCOMB_X14_Y6_N16
\Div5|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[93]~145_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[93]~128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[93]~128_combout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X14_Y6_N28
\Div5|auto_generated|divider|divider|StageOut[30]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[30]~69_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X14_Y6_N4
\Div5|auto_generated|divider|divider|StageOut[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[30]~93_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[93]~145_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[30]~93_combout\);

-- Location: LCCOMB_X14_Y6_N18
\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[30]~69_combout\) # (\Div5|auto_generated|divider|divider|StageOut[30]~93_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[30]~69_combout\) # (\Div5|auto_generated|divider|divider|StageOut[30]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X14_Y6_N20
\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[31]~92_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[31]~92_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[31]~92_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X14_Y6_N22
\Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[32]~91_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[32]~91_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[32]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X14_Y6_N24
\Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[33]~90_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y6_N26
\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y6_N2
\Div5|auto_generated|divider|divider|StageOut[38]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[38]~94_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[38]~94_combout\);

-- Location: LCCOMB_X13_Y6_N0
\Div5|auto_generated|divider|divider|StageOut[38]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[38]~70_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[38]~70_combout\);

-- Location: LCCOMB_X14_Y6_N14
\Div5|auto_generated|divider|divider|StageOut[37]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[37]~71_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[37]~71_combout\);

-- Location: LCCOMB_X14_Y6_N0
\Div5|auto_generated|divider|divider|StageOut[37]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[37]~95_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[31]~92_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[37]~95_combout\);

-- Location: LCCOMB_X14_Y7_N30
\Div5|auto_generated|divider|divider|StageOut[36]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[36]~72_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[36]~72_combout\);

-- Location: LCCOMB_X14_Y6_N8
\Div5|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[36]~96_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[30]~93_combout\) # 
-- ((!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X13_Y7_N28
\Mod4|auto_generated|divider|divider|StageOut[92]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[92]~153_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\at[2]~input_o\))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \at[2]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[92]~153_combout\);

-- Location: LCCOMB_X13_Y7_N16
\Div5|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[35]~97_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[92]~153_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[92]~153_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X13_Y7_N20
\Mod4|auto_generated|divider|divider|StageOut[92]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[92]~129_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[92]~129_combout\);

-- Location: LCCOMB_X13_Y7_N12
\Div5|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[92]~129_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[92]~153_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[92]~129_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[92]~153_combout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X13_Y7_N22
\Div5|auto_generated|divider|divider|StageOut[35]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[35]~73_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[35]~73_combout\);

-- Location: LCCOMB_X14_Y7_N0
\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[35]~97_combout\) # (\Div5|auto_generated|divider|divider|StageOut[35]~73_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[35]~97_combout\) # (\Div5|auto_generated|divider|divider|StageOut[35]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[35]~73_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X14_Y7_N2
\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[36]~72_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[36]~96_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[36]~72_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[36]~96_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[36]~72_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[36]~96_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[36]~72_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X14_Y7_N4
\Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[37]~71_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[37]~95_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[37]~71_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[37]~95_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[37]~71_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[37]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[37]~71_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[37]~95_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X14_Y7_N6
\Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[38]~94_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[38]~70_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[38]~94_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[38]~70_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y7_N8
\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y6_N6
\Div5|auto_generated|divider|divider|StageOut[43]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[43]~98_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[37]~95_combout\) # 
-- ((\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|StageOut[37]~95_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[43]~98_combout\);

-- Location: LCCOMB_X14_Y7_N16
\Div5|auto_generated|divider|divider|StageOut[43]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[43]~74_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[43]~74_combout\);

-- Location: LCCOMB_X14_Y7_N10
\Div5|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X14_Y7_N14
\Div5|auto_generated|divider|divider|StageOut[42]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[42]~75_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[42]~75_combout\);

-- Location: LCCOMB_X14_Y7_N12
\Div5|auto_generated|divider|divider|StageOut[41]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[41]~76_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[41]~76_combout\);

-- Location: LCCOMB_X13_Y7_N6
\Div5|auto_generated|divider|divider|StageOut[41]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[41]~100_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[35]~97_combout\) # 
-- ((\Div5|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & !\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|StageOut[35]~97_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[41]~100_combout\);

-- Location: IOIBUF_X11_Y0_N1
\at[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_at(1),
	o => \at[1]~input_o\);

-- Location: LCCOMB_X13_Y7_N8
\Mod4|auto_generated|divider|divider|StageOut[80]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[80]~132_combout\ = (\at[1]~input_o\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[1]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[80]~132_combout\);

-- Location: LCCOMB_X13_Y7_N10
\Mod4|auto_generated|divider|divider|StageOut[80]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[80]~131_combout\ = (\at[1]~input_o\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[1]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[80]~131_combout\);

-- Location: LCCOMB_X13_Y7_N18
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[80]~132_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[80]~131_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|StageOut[80]~132_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[80]~131_combout\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X13_Y7_N2
\Div5|auto_generated|divider|divider|StageOut[40]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[40]~101_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\at[1]~input_o\)) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[1]~input_o\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X13_Y7_N26
\Mod4|auto_generated|divider|divider|StageOut[91]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[91]~133_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[91]~133_combout\);

-- Location: LCCOMB_X13_Y7_N0
\Mod4|auto_generated|divider|divider|StageOut[91]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[91]~130_combout\ = (\at[1]~input_o\ & \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[1]~input_o\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[91]~130_combout\);

-- Location: LCCOMB_X13_Y7_N24
\Div5|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[91]~133_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[91]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|StageOut[91]~133_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[91]~130_combout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X14_Y7_N28
\Div5|auto_generated|divider|divider|StageOut[40]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[40]~77_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[40]~77_combout\);

-- Location: LCCOMB_X14_Y7_N18
\Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\Div5|auto_generated|divider|divider|StageOut[40]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[40]~77_combout\,
	datad => VCC,
	cout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\);

-- Location: LCCOMB_X14_Y7_N20
\Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[41]~76_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[41]~100_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[41]~76_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[41]~100_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\);

-- Location: LCCOMB_X14_Y7_N22
\Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ & ((\Div5|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[42]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[42]~75_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\);

-- Location: LCCOMB_X14_Y7_N24
\Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[43]~98_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[43]~74_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[43]~98_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[43]~74_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y7_N26
\Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y7_N0
\Mux88~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux88~5_combout\ = (\Mux77~1_combout\ & ((!\Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Mux77~1_combout\ & (\at[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[0]~input_o\,
	datac => \Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mux77~1_combout\,
	combout => \Mux88~5_combout\);

-- Location: LCCOMB_X18_Y7_N30
\Mux77~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~4_combout\ = (!\ds[2]~reg0_q\ & ((\act[2]~input_o\ & (\Mux63~3_combout\)) # (!\act[2]~input_o\ & ((!\act[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux63~3_combout\,
	datac => \act[1]~input_o\,
	datad => \ds[2]~reg0_q\,
	combout => \Mux77~4_combout\);

-- Location: IOIBUF_X34_Y12_N15
\mc[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(9),
	o => \mc[9]~input_o\);

-- Location: IOIBUF_X34_Y8_N8
\mc[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(8),
	o => \mc[8]~input_o\);

-- Location: IOIBUF_X34_Y12_N8
\mc[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(7),
	o => \mc[7]~input_o\);

-- Location: IOIBUF_X34_Y12_N1
\mc[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(6),
	o => \mc[6]~input_o\);

-- Location: IOIBUF_X34_Y7_N8
\mc[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(5),
	o => \mc[5]~input_o\);

-- Location: LCCOMB_X29_Y8_N18
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \mc[5]~input_o\ $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\mc[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[5]~input_o\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X29_Y8_N20
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\mc[6]~input_o\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\mc[6]~input_o\ & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\mc[6]~input_o\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mc[6]~input_o\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X29_Y8_N22
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\mc[7]~input_o\ & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\mc[7]~input_o\ & 
-- (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\mc[7]~input_o\) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mc[7]~input_o\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X29_Y8_N24
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\mc[8]~input_o\ & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\mc[8]~input_o\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\mc[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mc[8]~input_o\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X29_Y8_N26
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\mc[9]~input_o\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\mc[9]~input_o\ & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ 
-- & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\mc[9]~input_o\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mc[9]~input_o\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X29_Y8_N28
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X29_Y8_N4
\Mod0|auto_generated|divider|divider|StageOut[66]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~88_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[9]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~88_combout\);

-- Location: LCCOMB_X29_Y8_N14
\Mod0|auto_generated|divider|divider|StageOut[66]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~89_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~89_combout\);

-- Location: LCCOMB_X28_Y8_N10
\Mod0|auto_generated|divider|divider|StageOut[65]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[65]~91_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[65]~91_combout\);

-- Location: LCCOMB_X28_Y8_N4
\Mod0|auto_generated|divider|divider|StageOut[65]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[65]~90_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \mc[8]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[65]~90_combout\);

-- Location: LCCOMB_X28_Y8_N6
\Mod0|auto_generated|divider|divider|StageOut[64]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~93_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~93_combout\);

-- Location: LCCOMB_X28_Y8_N16
\Mod0|auto_generated|divider|divider|StageOut[64]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~92_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[7]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~92_combout\);

-- Location: LCCOMB_X29_Y8_N6
\Mod0|auto_generated|divider|divider|StageOut[63]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~95_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~95_combout\);

-- Location: LCCOMB_X29_Y8_N16
\Mod0|auto_generated|divider|divider|StageOut[63]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~94_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \mc[6]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~94_combout\);

-- Location: LCCOMB_X28_Y8_N12
\Mod0|auto_generated|divider|divider|StageOut[62]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[62]~97_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[62]~97_combout\);

-- Location: LCCOMB_X29_Y8_N0
\Mod0|auto_generated|divider|divider|StageOut[62]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[62]~96_combout\ = (\mc[5]~input_o\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[5]~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[62]~96_combout\);

-- Location: IOIBUF_X34_Y7_N22
\mc[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(4),
	o => \mc[4]~input_o\);

-- Location: LCCOMB_X29_Y8_N30
\Mod0|auto_generated|divider|divider|StageOut[61]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~98_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \mc[4]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~98_combout\);

-- Location: LCCOMB_X29_Y8_N8
\Mod0|auto_generated|divider|divider|StageOut[61]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~99_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \mc[4]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~99_combout\);

-- Location: LCCOMB_X28_Y8_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[61]~98_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[61]~99_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[61]~98_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[61]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[61]~98_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[61]~99_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X28_Y8_N20
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[62]~97_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[62]~96_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[62]~97_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[62]~96_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[62]~97_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[62]~96_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[62]~97_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[62]~96_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X28_Y8_N22
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[63]~95_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[63]~94_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[63]~95_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[63]~94_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[63]~95_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[63]~94_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[63]~95_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[63]~94_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X28_Y8_N24
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[64]~93_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[64]~93_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[64]~92_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[64]~92_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[64]~93_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[64]~92_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[64]~93_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[64]~92_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X28_Y8_N26
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Mod0|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[65]~90_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[65]~90_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[65]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[65]~91_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[65]~90_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X28_Y8_N28
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[66]~88_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[66]~89_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[66]~88_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[66]~89_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[66]~88_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[66]~89_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[66]~88_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~89_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X28_Y8_N30
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X26_Y8_N0
\Mod0|auto_generated|divider|divider|StageOut[77]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~100_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~100_combout\);

-- Location: LCCOMB_X29_Y8_N2
\Mod0|auto_generated|divider|divider|StageOut[77]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\mc[9]~input_o\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \mc[9]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\);

-- Location: LCCOMB_X28_Y8_N2
\Mod0|auto_generated|divider|divider|StageOut[76]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\mc[8]~input_o\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[8]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\);

-- Location: LCCOMB_X26_Y8_N2
\Mod0|auto_generated|divider|divider|StageOut[76]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[76]~101_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[76]~101_combout\);

-- Location: LCCOMB_X28_Y8_N0
\Mod0|auto_generated|divider|divider|StageOut[75]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\mc[7]~input_o\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[7]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\);

-- Location: LCCOMB_X28_Y9_N28
\Mod0|auto_generated|divider|divider|StageOut[75]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\);

-- Location: LCCOMB_X26_Y8_N24
\Mod0|auto_generated|divider|divider|StageOut[74]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~103_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~103_combout\);

-- Location: LCCOMB_X29_Y8_N12
\Mod0|auto_generated|divider|divider|StageOut[74]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\mc[6]~input_o\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \mc[6]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\);

-- Location: LCCOMB_X29_Y8_N10
\Mod0|auto_generated|divider|divider|StageOut[73]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\mc[5]~input_o\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[5]~input_o\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\);

-- Location: LCCOMB_X26_Y8_N26
\Mod0|auto_generated|divider|divider|StageOut[73]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~104_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~104_combout\);

-- Location: LCCOMB_X23_Y7_N26
\Mod0|auto_generated|divider|divider|StageOut[72]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \mc[4]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\);

-- Location: LCCOMB_X23_Y7_N4
\Mod0|auto_generated|divider|divider|StageOut[72]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~106_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~106_combout\);

-- Location: IOIBUF_X25_Y0_N8
\mc[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(3),
	o => \mc[3]~input_o\);

-- Location: LCCOMB_X24_Y8_N14
\Mod0|auto_generated|divider|divider|StageOut[71]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~107_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \mc[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \mc[3]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~107_combout\);

-- Location: LCCOMB_X24_Y8_N30
\Mod0|auto_generated|divider|divider|StageOut[60]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~109_combout\ = (\mc[3]~input_o\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mc[3]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~109_combout\);

-- Location: LCCOMB_X24_Y8_N28
\Mod0|auto_generated|divider|divider|StageOut[60]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~108_combout\ = (\mc[3]~input_o\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mc[3]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~108_combout\);

-- Location: LCCOMB_X24_Y8_N0
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[60]~109_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[60]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[60]~109_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[60]~108_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X25_Y8_N6
\Mod0|auto_generated|divider|divider|StageOut[71]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~110_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~110_combout\);

-- Location: LCCOMB_X26_Y8_N8
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[71]~107_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[71]~110_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[71]~107_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[71]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[71]~107_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[71]~110_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X26_Y8_N10
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~106_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[72]~106_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[72]~106_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~106_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X26_Y8_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~104_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[73]~104_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[73]~104_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~104_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X26_Y8_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[74]~103_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[74]~103_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[74]~103_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~103_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X26_Y8_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X26_Y8_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[76]~101_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[76]~101_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[76]~101_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[76]~101_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X26_Y8_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[77]~100_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[77]~100_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[77]~100_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[77]~100_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X26_Y8_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X26_Y8_N6
\Mod0|auto_generated|divider|divider|StageOut[88]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[77]~146_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\);

-- Location: LCCOMB_X22_Y8_N10
\Mod0|auto_generated|divider|divider|StageOut[88]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~111_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~111_combout\);

-- Location: LCCOMB_X23_Y8_N12
\Mod0|auto_generated|divider|divider|StageOut[87]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~112_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~112_combout\);

-- Location: LCCOMB_X28_Y8_N14
\Mod0|auto_generated|divider|divider|StageOut[87]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[76]~147_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\);

-- Location: LCCOMB_X28_Y8_N8
\Mod0|auto_generated|divider|divider|StageOut[86]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~148_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\);

-- Location: LCCOMB_X23_Y8_N2
\Mod0|auto_generated|divider|divider|StageOut[86]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~113_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~113_combout\);

-- Location: LCCOMB_X22_Y8_N16
\Mod0|auto_generated|divider|divider|StageOut[85]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~114_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~114_combout\);

-- Location: LCCOMB_X26_Y8_N28
\Mod0|auto_generated|divider|divider|StageOut[85]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[74]~149_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\);

-- Location: LCCOMB_X26_Y8_N30
\Mod0|auto_generated|divider|divider|StageOut[84]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\);

-- Location: LCCOMB_X26_Y8_N4
\Mod0|auto_generated|divider|divider|StageOut[84]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~115_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~115_combout\);

-- Location: LCCOMB_X23_Y7_N6
\Mod0|auto_generated|divider|divider|StageOut[83]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\mc[4]~input_o\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \mc[4]~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\);

-- Location: LCCOMB_X23_Y8_N0
\Mod0|auto_generated|divider|divider|StageOut[83]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~116_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~116_combout\);

-- Location: LCCOMB_X24_Y8_N20
\Mod0|auto_generated|divider|divider|StageOut[82]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\mc[3]~input_o\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \mc[3]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\);

-- Location: LCCOMB_X24_Y8_N24
\Mod0|auto_generated|divider|divider|StageOut[82]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~117_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~117_combout\);

-- Location: IOIBUF_X25_Y0_N15
\mc[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(2),
	o => \mc[2]~input_o\);

-- Location: LCCOMB_X24_Y8_N2
\Mod0|auto_generated|divider|divider|StageOut[81]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~118_combout\ = (\mc[2]~input_o\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[2]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~118_combout\);

-- Location: LCCOMB_X23_Y7_N0
\Mod0|auto_generated|divider|divider|StageOut[70]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~120_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \mc[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \mc[2]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~120_combout\);

-- Location: LCCOMB_X23_Y7_N10
\Mod0|auto_generated|divider|divider|StageOut[70]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~119_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \mc[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \mc[2]~input_o\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~119_combout\);

-- Location: LCCOMB_X23_Y7_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[70]~120_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[70]~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~120_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[70]~119_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X23_Y7_N14
\Mod0|auto_generated|divider|divider|StageOut[81]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~121_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~121_combout\);

-- Location: LCCOMB_X23_Y8_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[81]~118_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[81]~121_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[81]~118_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[81]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~118_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~121_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X23_Y8_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~117_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[82]~117_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[82]~117_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~117_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X23_Y8_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[83]~116_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[83]~116_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[83]~116_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[83]~116_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X23_Y8_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[84]~115_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[84]~115_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[84]~115_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~115_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X23_Y8_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Mod0|auto_generated|divider|divider|StageOut[85]~114_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[85]~114_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[85]~114_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[85]~114_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X23_Y8_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~113_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[86]~113_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[86]~113_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~113_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X23_Y8_N26
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[87]~112_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~112_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[87]~112_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~112_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X23_Y8_N28
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[88]~111_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[88]~111_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[88]~111_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~111_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X23_Y8_N30
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X22_Y8_N2
\Mod0|auto_generated|divider|divider|StageOut[99]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\);

-- Location: LCCOMB_X22_Y8_N18
\Mod0|auto_generated|divider|divider|StageOut[99]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~122_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~122_combout\);

-- Location: LCCOMB_X22_Y8_N20
\Mod0|auto_generated|divider|divider|StageOut[98]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~123_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~123_combout\);

-- Location: LCCOMB_X23_Y8_N10
\Mod0|auto_generated|divider|divider|StageOut[98]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[87]~135_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\);

-- Location: LCCOMB_X21_Y8_N12
\Mod0|auto_generated|divider|divider|StageOut[97]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~124_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~124_combout\);

-- Location: LCCOMB_X23_Y8_N4
\Mod0|auto_generated|divider|divider|StageOut[97]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[86]~136_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\);

-- Location: LCCOMB_X21_Y8_N4
\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[97]~124_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[97]~124_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[97]~124_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X21_Y8_N6
\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[98]~123_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[98]~123_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[98]~123_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~123_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X21_Y8_N8
\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~122_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~122_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~122_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X21_Y8_N10
\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X22_Y8_N26
\Div1|auto_generated|divider|divider|StageOut[17]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~79_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~140_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~79_combout\);

-- Location: LCCOMB_X22_Y8_N4
\Div1|auto_generated|divider|divider|StageOut[18]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~78_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~139_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~78_combout\);

-- Location: LCCOMB_X21_Y8_N2
\Div1|auto_generated|divider|divider|StageOut[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~54_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~54_combout\);

-- Location: LCCOMB_X21_Y8_N28
\Div1|auto_generated|divider|divider|StageOut[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~55_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~55_combout\);

-- Location: LCCOMB_X21_Y8_N30
\Div1|auto_generated|divider|divider|StageOut[16]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~80_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[97]~141_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~80_combout\);

-- Location: LCCOMB_X21_Y8_N24
\Div1|auto_generated|divider|divider|StageOut[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~56_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~56_combout\);

-- Location: LCCOMB_X22_Y8_N0
\Mod0|auto_generated|divider|divider|StageOut[96]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~142_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~142_combout\);

-- Location: LCCOMB_X22_Y8_N30
\Div1|auto_generated|divider|divider|StageOut[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~81_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[96]~142_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~142_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X22_Y8_N22
\Mod0|auto_generated|divider|divider|StageOut[96]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~125_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~125_combout\);

-- Location: LCCOMB_X22_Y8_N24
\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[96]~125_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[96]~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[96]~125_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[96]~142_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X22_Y8_N12
\Div1|auto_generated|divider|divider|StageOut[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~57_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~57_combout\);

-- Location: LCCOMB_X21_Y8_N14
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[15]~81_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~57_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[15]~81_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[15]~57_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X21_Y8_N16
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[16]~80_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[16]~56_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~80_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[16]~56_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~80_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~56_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[16]~56_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y8_N18
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[17]~55_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~79_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[17]~55_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~79_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~55_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[17]~55_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[17]~79_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X21_Y8_N20
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~78_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[18]~54_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[18]~78_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[18]~54_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y8_N22
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y8_N0
\Div1|auto_generated|divider|divider|StageOut[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[23]~82_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~79_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[17]~79_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X25_Y8_N8
\Div1|auto_generated|divider|divider|StageOut[23]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[23]~58_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[23]~58_combout\);

-- Location: LCCOMB_X21_Y8_N26
\Div1|auto_generated|divider|divider|StageOut[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[16]~80_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X25_Y8_N2
\Div1|auto_generated|divider|divider|StageOut[22]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~59_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~59_combout\);

-- Location: LCCOMB_X22_Y8_N28
\Div1|auto_generated|divider|divider|StageOut[21]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~84_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[15]~81_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~84_combout\);

-- Location: LCCOMB_X25_Y7_N0
\Div1|auto_generated|divider|divider|StageOut[21]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~60_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~60_combout\);

-- Location: LCCOMB_X25_Y8_N24
\Mod0|auto_generated|divider|divider|StageOut[95]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[95]~143_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~138_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[95]~143_combout\);

-- Location: LCCOMB_X25_Y8_N26
\Div1|auto_generated|divider|divider|StageOut[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~85_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[95]~143_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[95]~143_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X25_Y8_N28
\Mod0|auto_generated|divider|divider|StageOut[95]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[95]~126_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[95]~126_combout\);

-- Location: LCCOMB_X25_Y8_N0
\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[95]~143_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[95]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[95]~143_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[95]~126_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X25_Y8_N10
\Div1|auto_generated|divider|divider|StageOut[20]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~61_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~61_combout\);

-- Location: LCCOMB_X25_Y8_N12
\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\Div1|auto_generated|divider|divider|StageOut[20]~61_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\Div1|auto_generated|divider|divider|StageOut[20]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[20]~61_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X25_Y8_N14
\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[21]~84_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[21]~60_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[21]~84_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[21]~60_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[21]~84_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[21]~60_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[21]~84_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[21]~60_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X25_Y8_N16
\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[22]~59_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[22]~59_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[22]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[22]~59_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X25_Y8_N18
\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[23]~82_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[23]~58_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[23]~58_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X25_Y8_N20
\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X25_Y8_N30
\Div1|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X25_Y8_N4
\Div1|auto_generated|divider|divider|StageOut[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~86_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X25_Y7_N30
\Div1|auto_generated|divider|divider|StageOut[27]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~63_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~63_combout\);

-- Location: LCCOMB_X25_Y7_N28
\Div1|auto_generated|divider|divider|StageOut[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~87_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[21]~84_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[21]~84_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X25_Y7_N20
\Div1|auto_generated|divider|divider|StageOut[26]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~64_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~64_combout\);

-- Location: LCCOMB_X25_Y8_N22
\Div1|auto_generated|divider|divider|StageOut[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~88_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[20]~85_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~88_combout\);

-- Location: LCCOMB_X23_Y8_N6
\Mod0|auto_generated|divider|divider|StageOut[94]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~144_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~151_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~144_combout\);

-- Location: LCCOMB_X23_Y7_N28
\Mod0|auto_generated|divider|divider|StageOut[94]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~127_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~127_combout\);

-- Location: LCCOMB_X23_Y7_N22
\Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[94]~144_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[94]~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[94]~144_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[94]~127_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X25_Y7_N4
\Div1|auto_generated|divider|divider|StageOut[25]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~65_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~65_combout\);

-- Location: LCCOMB_X23_Y7_N18
\Div1|auto_generated|divider|divider|StageOut[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~89_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[94]~144_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[94]~144_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X25_Y7_N6
\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[25]~65_combout\) # (\Div1|auto_generated|divider|divider|StageOut[25]~89_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[25]~65_combout\) # (\Div1|auto_generated|divider|divider|StageOut[25]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[25]~65_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X25_Y7_N8
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[26]~64_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~88_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[26]~64_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[26]~88_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[26]~64_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[26]~88_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[26]~64_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X25_Y7_N10
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[27]~63_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~87_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[27]~63_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~87_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[27]~63_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[27]~63_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X25_Y7_N12
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[28]~86_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X25_Y7_N14
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X25_Y7_N18
\Div1|auto_generated|divider|divider|StageOut[33]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~90_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[27]~87_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X25_Y7_N26
\Div1|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~66_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X22_Y10_N10
\Div1|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X25_Y7_N24
\Div1|auto_generated|divider|divider|StageOut[32]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[26]~88_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X22_Y10_N24
\Div1|auto_generated|divider|divider|StageOut[31]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~68_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X25_Y7_N22
\Div1|auto_generated|divider|divider|StageOut[31]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~92_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[25]~89_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[25]~89_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~92_combout\);

-- Location: LCCOMB_X24_Y8_N6
\Mod0|auto_generated|divider|divider|StageOut[93]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~145_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[82]~152_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~145_combout\);

-- Location: LCCOMB_X22_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[93]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~128_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~128_combout\);

-- Location: LCCOMB_X22_Y10_N0
\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[93]~145_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[93]~128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[93]~128_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y10_N12
\Div1|auto_generated|divider|divider|StageOut[30]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~69_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X22_Y10_N4
\Div1|auto_generated|divider|divider|StageOut[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~93_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[93]~145_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~93_combout\);

-- Location: LCCOMB_X22_Y10_N14
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[30]~69_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~93_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[30]~69_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X22_Y10_N16
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[31]~92_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[31]~92_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~92_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X22_Y10_N18
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~91_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~91_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X22_Y10_N20
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[33]~90_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y10_N22
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y10_N28
\Div1|auto_generated|divider|divider|StageOut[38]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~94_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~94_combout\);

-- Location: LCCOMB_X22_Y10_N26
\Div1|auto_generated|divider|divider|StageOut[38]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~70_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~70_combout\);

-- Location: LCCOMB_X22_Y7_N0
\Div1|auto_generated|divider|divider|StageOut[37]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~71_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~71_combout\);

-- Location: LCCOMB_X22_Y10_N2
\Div1|auto_generated|divider|divider|StageOut[37]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~95_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[31]~92_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~95_combout\);

-- Location: LCCOMB_X22_Y10_N8
\Div1|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~96_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[30]~93_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X22_Y11_N2
\Div1|auto_generated|divider|divider|StageOut[36]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~72_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~72_combout\);

-- Location: LCCOMB_X23_Y7_N16
\Mod0|auto_generated|divider|divider|StageOut[92]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~153_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\mc[2]~input_o\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \mc[2]~input_o\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~153_combout\);

-- Location: LCCOMB_X23_Y7_N20
\Div1|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[35]~97_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~153_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[92]~153_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X23_Y7_N30
\Mod0|auto_generated|divider|divider|StageOut[92]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~129_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~129_combout\);

-- Location: LCCOMB_X23_Y7_N24
\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[92]~129_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[92]~153_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[92]~129_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[92]~153_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X23_Y7_N8
\Div1|auto_generated|divider|divider|StageOut[35]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[35]~73_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[35]~73_combout\);

-- Location: LCCOMB_X22_Y7_N22
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[35]~97_combout\) # (\Div1|auto_generated|divider|divider|StageOut[35]~73_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[35]~97_combout\) # (\Div1|auto_generated|divider|divider|StageOut[35]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[35]~73_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X22_Y7_N24
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[36]~72_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[36]~96_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[36]~72_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[36]~96_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[36]~72_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[36]~72_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X22_Y7_N26
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[37]~71_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~95_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[37]~71_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~95_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~71_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~71_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[37]~95_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X22_Y7_N28
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[38]~94_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[38]~70_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[38]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~70_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y7_N30
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y7_N4
\Div1|auto_generated|divider|divider|StageOut[43]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~98_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~95_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[37]~95_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~98_combout\);

-- Location: LCCOMB_X22_Y7_N2
\Div1|auto_generated|divider|divider|StageOut[43]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\);

-- Location: LCCOMB_X22_Y10_N6
\Div1|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[36]~96_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X22_Y7_N20
\Div1|auto_generated|divider|divider|StageOut[42]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~75_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~75_combout\);

-- Location: LCCOMB_X22_Y7_N6
\Div1|auto_generated|divider|divider|StageOut[41]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[41]~76_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[41]~76_combout\);

-- Location: LCCOMB_X22_Y7_N8
\Div1|auto_generated|divider|divider|StageOut[41]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[41]~100_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[35]~97_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[41]~100_combout\);

-- Location: IOIBUF_X25_Y0_N1
\mc[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(1),
	o => \mc[1]~input_o\);

-- Location: LCCOMB_X24_Y8_N8
\Mod0|auto_generated|divider|divider|StageOut[80]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~132_combout\ = (\mc[1]~input_o\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mc[1]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~132_combout\);

-- Location: LCCOMB_X24_Y8_N10
\Mod0|auto_generated|divider|divider|StageOut[80]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~131_combout\ = (\mc[1]~input_o\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mc[1]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~131_combout\);

-- Location: LCCOMB_X24_Y8_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[80]~132_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[80]~131_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[80]~132_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[80]~131_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X24_Y8_N22
\Mod0|auto_generated|divider|divider|StageOut[91]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~133_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~133_combout\);

-- Location: LCCOMB_X24_Y8_N16
\Mod0|auto_generated|divider|divider|StageOut[91]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~130_combout\ = (\mc[1]~input_o\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mc[1]~input_o\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~130_combout\);

-- Location: LCCOMB_X24_Y8_N12
\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[91]~133_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[91]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[91]~133_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[91]~130_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y8_N4
\Div1|auto_generated|divider|divider|StageOut[40]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~77_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~77_combout\);

-- Location: LCCOMB_X23_Y8_N8
\Div1|auto_generated|divider|divider|StageOut[40]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~101_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\mc[1]~input_o\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[1]~input_o\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X22_Y7_N10
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[40]~77_combout\) # (\Div1|auto_generated|divider|divider|StageOut[40]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[40]~77_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\);

-- Location: LCCOMB_X22_Y7_N12
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[41]~76_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[41]~100_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[41]~76_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[41]~100_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\);

-- Location: LCCOMB_X22_Y7_N14
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[42]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[42]~75_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\);

-- Location: LCCOMB_X22_Y7_N16
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[43]~98_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[43]~98_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y7_N18
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y7_N24
\Mux77~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~8_combout\ = (!\act[2]~input_o\ & (!\ds[2]~reg0_q\ & \act[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \ds[2]~reg0_q\,
	datac => \act[1]~input_o\,
	combout => \Mux77~8_combout\);

-- Location: LCCOMB_X9_Y4_N0
\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \at[5]~input_o\ $ (VCC)
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\at[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[5]~input_o\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X9_Y4_N2
\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\at[6]~input_o\ & (\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\at[6]~input_o\ & (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\at[6]~input_o\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \at[6]~input_o\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X9_Y4_N4
\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\at[7]~input_o\ & ((GND) # (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\at[7]~input_o\ & 
-- (\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\at[7]~input_o\) # (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \at[7]~input_o\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X9_Y4_N6
\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\at[8]~input_o\ & (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\at[8]~input_o\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\at[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \at[8]~input_o\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X9_Y4_N8
\Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\at[9]~input_o\ & (\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\at[9]~input_o\ & (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ 
-- & VCC))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\at[9]~input_o\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \at[9]~input_o\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X9_Y4_N10
\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X8_Y4_N6
\Div4|auto_generated|divider|divider|StageOut[53]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[53]~57_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[53]~57_combout\);

-- Location: LCCOMB_X9_Y4_N14
\Div4|auto_generated|divider|divider|StageOut[53]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[53]~56_combout\ = (\at[8]~input_o\ & \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[8]~input_o\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[53]~56_combout\);

-- Location: LCCOMB_X9_Y4_N30
\Div4|auto_generated|divider|divider|StageOut[52]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[52]~59_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[52]~59_combout\);

-- Location: LCCOMB_X9_Y4_N28
\Div4|auto_generated|divider|divider|StageOut[52]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[52]~58_combout\ = (\at[7]~input_o\ & \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[7]~input_o\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[52]~58_combout\);

-- Location: LCCOMB_X8_Y4_N8
\Div4|auto_generated|divider|divider|StageOut[51]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[51]~60_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[6]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[51]~60_combout\);

-- Location: LCCOMB_X9_Y4_N12
\Div4|auto_generated|divider|divider|StageOut[51]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[51]~61_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[51]~61_combout\);

-- Location: LCCOMB_X9_Y4_N26
\Div4|auto_generated|divider|divider|StageOut[50]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[50]~63_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[50]~63_combout\);

-- Location: LCCOMB_X8_Y4_N14
\Div4|auto_generated|divider|divider|StageOut[50]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[50]~62_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[5]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[50]~62_combout\);

-- Location: LCCOMB_X8_Y4_N10
\Div4|auto_generated|divider|divider|StageOut[49]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[49]~65_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[4]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[49]~65_combout\);

-- Location: LCCOMB_X8_Y4_N4
\Div4|auto_generated|divider|divider|StageOut[49]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[49]~64_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[4]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[49]~64_combout\);

-- Location: LCCOMB_X8_Y4_N18
\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[49]~65_combout\) # (\Div4|auto_generated|divider|divider|StageOut[49]~64_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[49]~65_combout\) # (\Div4|auto_generated|divider|divider|StageOut[49]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[49]~65_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[49]~64_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X8_Y4_N20
\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[50]~63_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[50]~62_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[50]~63_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[50]~62_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[50]~63_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[50]~62_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[50]~63_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[50]~62_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X8_Y4_N22
\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[51]~60_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[51]~61_combout\))))) # (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[51]~60_combout\) # 
-- ((\Div4|auto_generated|divider|divider|StageOut[51]~61_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[51]~60_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[51]~61_combout\) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[51]~60_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[51]~61_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X8_Y4_N24
\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Div4|auto_generated|divider|divider|StageOut[52]~59_combout\ & (((!\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Div4|auto_generated|divider|divider|StageOut[52]~59_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[52]~58_combout\ & (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Div4|auto_generated|divider|divider|StageOut[52]~58_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[52]~59_combout\ & !\Div4|auto_generated|divider|divider|StageOut[52]~58_combout\)) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[52]~59_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[52]~58_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X8_Y4_N26
\Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Div4|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[53]~56_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Div4|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[53]~56_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Div4|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[53]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[53]~57_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[53]~56_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X9_Y4_N20
\Div4|auto_generated|divider|divider|StageOut[54]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[54]~55_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[54]~55_combout\);

-- Location: LCCOMB_X8_Y4_N16
\Div4|auto_generated|divider|divider|StageOut[54]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[54]~54_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[9]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[54]~54_combout\);

-- Location: LCCOMB_X8_Y4_N28
\Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[54]~55_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[54]~54_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[54]~55_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X8_Y4_N30
\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X8_Y4_N12
\Div4|auto_generated|divider|divider|StageOut[62]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[62]~66_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[62]~66_combout\);

-- Location: LCCOMB_X9_Y4_N16
\Div4|auto_generated|divider|divider|StageOut[62]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[62]~88_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\at[8]~input_o\))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \at[8]~input_o\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[62]~88_combout\);

-- Location: LCCOMB_X8_Y5_N26
\Div4|auto_generated|divider|divider|StageOut[61]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[61]~67_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[61]~67_combout\);

-- Location: LCCOMB_X9_Y4_N22
\Div4|auto_generated|divider|divider|StageOut[61]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[61]~89_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\at[7]~input_o\)) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[7]~input_o\,
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[61]~89_combout\);

-- Location: LCCOMB_X9_Y4_N24
\Div4|auto_generated|divider|divider|StageOut[60]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[60]~90_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\at[6]~input_o\)) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \at[6]~input_o\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[60]~90_combout\);

-- Location: LCCOMB_X8_Y5_N28
\Div4|auto_generated|divider|divider|StageOut[60]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[60]~68_combout\);

-- Location: LCCOMB_X8_Y4_N2
\Div4|auto_generated|divider|divider|StageOut[59]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[59]~69_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[59]~69_combout\);

-- Location: LCCOMB_X9_Y4_N18
\Div4|auto_generated|divider|divider|StageOut[59]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[59]~91_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\at[5]~input_o\))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[5]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[59]~91_combout\);

-- Location: LCCOMB_X8_Y4_N0
\Div4|auto_generated|divider|divider|StageOut[58]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[58]~71_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X9_Y5_N28
\Div4|auto_generated|divider|divider|StageOut[58]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[58]~70_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \at[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[4]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: LCCOMB_X8_Y5_N4
\Div4|auto_generated|divider|divider|StageOut[48]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[48]~73_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[3]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[48]~73_combout\);

-- Location: LCCOMB_X8_Y5_N0
\Div4|auto_generated|divider|divider|StageOut[48]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[48]~74_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \at[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \at[3]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[48]~74_combout\);

-- Location: LCCOMB_X8_Y5_N24
\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Div4|auto_generated|divider|divider|StageOut[48]~73_combout\) # (\Div4|auto_generated|divider|divider|StageOut[48]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|StageOut[48]~73_combout\,
	datad => \Div4|auto_generated|divider|divider|StageOut[48]~74_combout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X9_Y5_N2
\Div4|auto_generated|divider|divider|StageOut[57]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[57]~75_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[57]~75_combout\);

-- Location: LCCOMB_X8_Y5_N2
\Div4|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[57]~72_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \at[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[3]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X8_Y5_N10
\Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[57]~75_combout\) # (\Div4|auto_generated|divider|divider|StageOut[57]~72_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[57]~75_combout\) # (\Div4|auto_generated|divider|divider|StageOut[57]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[57]~75_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X8_Y5_N12
\Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[58]~71_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[58]~70_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[58]~71_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[58]~70_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[58]~71_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[58]~70_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X8_Y5_N14
\Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[59]~69_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[59]~91_combout\))))) # (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[59]~69_combout\) # 
-- ((\Div4|auto_generated|divider|divider|StageOut[59]~91_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[59]~69_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X8_Y5_N16
\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Div4|auto_generated|divider|divider|StageOut[60]~90_combout\ & (((!\Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Div4|auto_generated|divider|divider|StageOut[60]~90_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ & (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[60]~90_combout\ & !\Div4|auto_generated|divider|divider|StageOut[60]~68_combout\)) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[60]~90_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[60]~68_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X8_Y5_N18
\Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Div4|auto_generated|divider|divider|StageOut[61]~67_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[61]~89_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Div4|auto_generated|divider|divider|StageOut[61]~67_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[61]~89_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Div4|auto_generated|divider|divider|StageOut[61]~67_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[61]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[61]~67_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[61]~89_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X8_Y5_N20
\Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[62]~66_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[62]~88_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[62]~66_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[62]~88_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X8_Y5_N22
\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X9_Y5_N30
\Div4|auto_generated|divider|divider|StageOut[70]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[70]~76_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[70]~76_combout\);

-- Location: LCCOMB_X8_Y5_N6
\Div4|auto_generated|divider|divider|StageOut[70]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[70]~85_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- ((\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[61]~89_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[70]~85_combout\);

-- Location: LCCOMB_X8_Y5_N8
\Div4|auto_generated|divider|divider|StageOut[69]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[69]~86_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[60]~90_combout\) # 
-- ((\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[60]~90_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[69]~86_combout\);

-- Location: LCCOMB_X9_Y5_N24
\Div4|auto_generated|divider|divider|StageOut[69]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[69]~77_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[69]~77_combout\);

-- Location: LCCOMB_X9_Y5_N22
\Div4|auto_generated|divider|divider|StageOut[68]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[68]~78_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[68]~78_combout\);

-- Location: LCCOMB_X8_Y5_N30
\Div4|auto_generated|divider|divider|StageOut[68]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[68]~87_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- ((\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[68]~87_combout\);

-- Location: LCCOMB_X9_Y5_N0
\Div4|auto_generated|divider|divider|StageOut[67]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[67]~92_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\at[4]~input_o\))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[4]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[67]~92_combout\);

-- Location: LCCOMB_X9_Y5_N20
\Div4|auto_generated|divider|divider|StageOut[67]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[67]~79_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[67]~79_combout\);

-- Location: LCCOMB_X9_Y5_N26
\Div4|auto_generated|divider|divider|StageOut[66]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[66]~80_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[66]~80_combout\);

-- Location: LCCOMB_X9_Y5_N18
\Div4|auto_generated|divider|divider|StageOut[66]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[66]~93_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\at[3]~input_o\)) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[3]~input_o\,
	datab => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[66]~93_combout\);

-- Location: LCCOMB_X10_Y5_N12
\Div4|auto_generated|divider|divider|StageOut[56]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[56]~82_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \at[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[2]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[56]~82_combout\);

-- Location: LCCOMB_X10_Y5_N18
\Div4|auto_generated|divider|divider|StageOut[56]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[56]~83_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \at[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \at[2]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[56]~83_combout\);

-- Location: LCCOMB_X10_Y5_N28
\Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\Div4|auto_generated|divider|divider|StageOut[56]~82_combout\) # (\Div4|auto_generated|divider|divider|StageOut[56]~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[56]~82_combout\,
	datad => \Div4|auto_generated|divider|divider|StageOut[56]~83_combout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X10_Y5_N4
\Div4|auto_generated|divider|divider|StageOut[65]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[65]~84_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[65]~84_combout\);

-- Location: LCCOMB_X10_Y5_N22
\Div4|auto_generated|divider|divider|StageOut[65]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[65]~81_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \at[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \at[2]~input_o\,
	combout => \Div4|auto_generated|divider|divider|StageOut[65]~81_combout\);

-- Location: LCCOMB_X9_Y5_N4
\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[65]~84_combout\) # (\Div4|auto_generated|divider|divider|StageOut[65]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[65]~84_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[65]~81_combout\,
	datad => VCC,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\);

-- Location: LCCOMB_X9_Y5_N6
\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[66]~80_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[66]~93_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[66]~80_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[66]~93_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\);

-- Location: LCCOMB_X9_Y5_N8
\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[67]~92_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[67]~79_combout\) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[67]~92_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[67]~79_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\);

-- Location: LCCOMB_X9_Y5_N10
\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[68]~78_combout\ & !\Div4|auto_generated|divider|divider|StageOut[68]~87_combout\)) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[68]~78_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[68]~87_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\);

-- Location: LCCOMB_X9_Y5_N12
\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ & ((\Div4|auto_generated|divider|divider|StageOut[69]~86_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[69]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[69]~86_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[69]~77_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X9_Y5_N14
\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[70]~76_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[70]~85_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[70]~76_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[70]~85_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X9_Y5_N16
\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X16_Y7_N26
\Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux88~0_combout\ = (\Mux77~8_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Mux77~8_combout\ & ((!\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mux77~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Mux88~0_combout\);

-- Location: IOIBUF_X16_Y0_N22
\t[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(0),
	o => \t[0]~input_o\);

-- Location: LCCOMB_X19_Y7_N16
\Mux77~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~15_combout\ = (\ds[5]~reg0_q\) # (!\act[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datac => \ds[5]~reg0_q\,
	combout => \Mux77~15_combout\);

-- Location: LCCOMB_X19_Y7_N10
\Mux77~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~5_combout\ = (\act[2]~input_o\ & ((\ds[4]~reg0_q\) # (\ds[5]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \ds[4]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	combout => \Mux77~5_combout\);

-- Location: IOIBUF_X16_Y24_N8
\t[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(7),
	o => \t[7]~input_o\);

-- Location: IOIBUF_X16_Y24_N1
\t[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(6),
	o => \t[6]~input_o\);

-- Location: IOIBUF_X21_Y24_N1
\t[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(5),
	o => \t[5]~input_o\);

-- Location: LCCOMB_X16_Y20_N8
\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \t[5]~input_o\ $ (VCC)
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\t[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t[5]~input_o\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X16_Y20_N10
\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\t[6]~input_o\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\t[6]~input_o\ & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\t[6]~input_o\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t[6]~input_o\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X16_Y20_N12
\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\t[7]~input_o\ & ((GND) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\t[7]~input_o\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ 
-- $ (GND)))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\t[7]~input_o\) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t[7]~input_o\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: IOIBUF_X16_Y24_N22
\t[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(9),
	o => \t[9]~input_o\);

-- Location: IOIBUF_X16_Y24_N15
\t[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(8),
	o => \t[8]~input_o\);

-- Location: LCCOMB_X16_Y20_N14
\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\t[8]~input_o\ & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\t[8]~input_o\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\t[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t[8]~input_o\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X16_Y20_N16
\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\t[9]~input_o\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\t[9]~input_o\ & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- VCC))
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\t[9]~input_o\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t[9]~input_o\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X16_Y20_N18
\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X16_Y20_N6
\Div2|auto_generated|divider|divider|StageOut[54]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[54]~55_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[54]~55_combout\);

-- Location: LCCOMB_X16_Y20_N4
\Div2|auto_generated|divider|divider|StageOut[54]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[54]~54_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[9]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[54]~54_combout\);

-- Location: LCCOMB_X16_Y20_N28
\Div2|auto_generated|divider|divider|StageOut[53]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[53]~57_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[53]~57_combout\);

-- Location: LCCOMB_X17_Y20_N8
\Div2|auto_generated|divider|divider|StageOut[53]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[53]~56_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[8]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[53]~56_combout\);

-- Location: LCCOMB_X17_Y20_N10
\Div2|auto_generated|divider|divider|StageOut[52]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[52]~58_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \t[7]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[52]~58_combout\);

-- Location: LCCOMB_X17_Y20_N0
\Div2|auto_generated|divider|divider|StageOut[52]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[52]~59_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[52]~59_combout\);

-- Location: LCCOMB_X16_Y20_N26
\Div2|auto_generated|divider|divider|StageOut[51]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[51]~61_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[51]~61_combout\);

-- Location: LCCOMB_X17_Y20_N2
\Div2|auto_generated|divider|divider|StageOut[51]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[51]~60_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \t[6]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[51]~60_combout\);

-- Location: LCCOMB_X16_Y20_N2
\Div2|auto_generated|divider|divider|StageOut[50]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[50]~63_combout\ = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[50]~63_combout\);

-- Location: LCCOMB_X16_Y20_N24
\Div2|auto_generated|divider|divider|StageOut[50]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[50]~62_combout\ = (\t[5]~input_o\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[5]~input_o\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[50]~62_combout\);

-- Location: IOIBUF_X21_Y24_N8
\t[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(4),
	o => \t[4]~input_o\);

-- Location: LCCOMB_X16_Y20_N0
\Div2|auto_generated|divider|divider|StageOut[49]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[49]~64_combout\ = (\t[4]~input_o\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[4]~input_o\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[49]~64_combout\);

-- Location: LCCOMB_X16_Y20_N22
\Div2|auto_generated|divider|divider|StageOut[49]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[49]~65_combout\ = (\t[4]~input_o\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[4]~input_o\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[49]~65_combout\);

-- Location: LCCOMB_X17_Y20_N18
\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[49]~64_combout\) # (\Div2|auto_generated|divider|divider|StageOut[49]~65_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[49]~64_combout\) # (\Div2|auto_generated|divider|divider|StageOut[49]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[49]~64_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[49]~65_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X17_Y20_N20
\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[50]~63_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[50]~62_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[50]~63_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[50]~62_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[50]~63_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[50]~62_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[50]~63_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[50]~62_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X17_Y20_N22
\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[51]~61_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[51]~60_combout\))))) # (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[51]~61_combout\) # 
-- ((\Div2|auto_generated|divider|divider|StageOut[51]~60_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[51]~61_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[51]~60_combout\) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[51]~61_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[51]~60_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X17_Y20_N24
\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Div2|auto_generated|divider|divider|StageOut[52]~58_combout\ & (((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Div2|auto_generated|divider|divider|StageOut[52]~58_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[52]~59_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Div2|auto_generated|divider|divider|StageOut[52]~59_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[52]~58_combout\ & !\Div2|auto_generated|divider|divider|StageOut[52]~59_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[52]~58_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[52]~59_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X17_Y20_N26
\Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Div2|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[53]~56_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Div2|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[53]~56_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Div2|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[53]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[53]~57_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[53]~56_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X17_Y20_N28
\Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[54]~55_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[54]~54_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[54]~55_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X17_Y20_N30
\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y20_N14
\Div2|auto_generated|divider|divider|StageOut[61]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[61]~89_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\t[7]~input_o\))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \t[7]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[61]~89_combout\);

-- Location: LCCOMB_X18_Y20_N18
\Div2|auto_generated|divider|divider|StageOut[61]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[61]~67_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[61]~67_combout\);

-- Location: LCCOMB_X17_Y20_N16
\Div2|auto_generated|divider|divider|StageOut[60]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[60]~90_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\t[6]~input_o\))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \t[6]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[60]~90_combout\);

-- Location: LCCOMB_X18_Y20_N20
\Div2|auto_generated|divider|divider|StageOut[60]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[60]~68_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[60]~68_combout\);

-- Location: LCCOMB_X19_Y20_N4
\Div2|auto_generated|divider|divider|StageOut[59]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[59]~69_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[59]~69_combout\);

-- Location: LCCOMB_X16_Y20_N20
\Div2|auto_generated|divider|divider|StageOut[59]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[59]~91_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\t[5]~input_o\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \t[5]~input_o\,
	datac => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[59]~91_combout\);

-- Location: LCCOMB_X18_Y20_N26
\Div2|auto_generated|divider|divider|StageOut[58]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[58]~71_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X17_Y20_N6
\Div2|auto_generated|divider|divider|StageOut[58]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[58]~70_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \t[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \t[4]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: IOIBUF_X18_Y24_N22
\t[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(3),
	o => \t[3]~input_o\);

-- Location: LCCOMB_X17_Y23_N28
\Div2|auto_generated|divider|divider|StageOut[48]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[48]~74_combout\ = (\t[3]~input_o\ & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[3]~input_o\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[48]~74_combout\);

-- Location: LCCOMB_X17_Y23_N18
\Div2|auto_generated|divider|divider|StageOut[48]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[48]~73_combout\ = (\t[3]~input_o\ & \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[3]~input_o\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[48]~73_combout\);

-- Location: LCCOMB_X17_Y23_N0
\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Div2|auto_generated|divider|divider|StageOut[48]~74_combout\) # (\Div2|auto_generated|divider|divider|StageOut[48]~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|StageOut[48]~74_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[48]~73_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X18_Y20_N30
\Div2|auto_generated|divider|divider|StageOut[57]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[57]~75_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[57]~75_combout\);

-- Location: LCCOMB_X18_Y20_N24
\Div2|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \t[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \t[3]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X18_Y20_N0
\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[57]~75_combout\) # (\Div2|auto_generated|divider|divider|StageOut[57]~72_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[57]~75_combout\) # (\Div2|auto_generated|divider|divider|StageOut[57]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[57]~75_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X18_Y20_N2
\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[58]~71_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[58]~70_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[58]~71_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[58]~70_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[58]~71_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[58]~70_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X18_Y20_N4
\Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[59]~69_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[59]~91_combout\))))) # (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[59]~69_combout\) # 
-- ((\Div2|auto_generated|divider|divider|StageOut[59]~91_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[59]~69_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X18_Y20_N6
\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Div2|auto_generated|divider|divider|StageOut[60]~90_combout\ & (((!\Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Div2|auto_generated|divider|divider|StageOut[60]~90_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[60]~68_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Div2|auto_generated|divider|divider|StageOut[60]~68_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[60]~90_combout\ & !\Div2|auto_generated|divider|divider|StageOut[60]~68_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[60]~90_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[60]~68_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X18_Y20_N8
\Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Div2|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[61]~67_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Div2|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[61]~67_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Div2|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[61]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[61]~89_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[61]~67_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X17_Y20_N12
\Div2|auto_generated|divider|divider|StageOut[62]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[62]~66_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[62]~66_combout\);

-- Location: LCCOMB_X17_Y20_N4
\Div2|auto_generated|divider|divider|StageOut[62]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[62]~88_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\t[8]~input_o\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[8]~input_o\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[62]~88_combout\);

-- Location: LCCOMB_X18_Y20_N10
\Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[62]~66_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[62]~88_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[62]~66_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[62]~88_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X18_Y20_N12
\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X19_Y20_N10
\Div2|auto_generated|divider|divider|StageOut[70]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[70]~76_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[70]~76_combout\);

-- Location: LCCOMB_X18_Y20_N28
\Div2|auto_generated|divider|divider|StageOut[70]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[70]~85_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[61]~89_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[70]~85_combout\);

-- Location: LCCOMB_X18_Y20_N14
\Div2|auto_generated|divider|divider|StageOut[69]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[69]~86_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[60]~90_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[60]~90_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[69]~86_combout\);

-- Location: LCCOMB_X19_Y20_N0
\Div2|auto_generated|divider|divider|StageOut[69]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[69]~77_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[69]~77_combout\);

-- Location: LCCOMB_X19_Y20_N30
\Div2|auto_generated|divider|divider|StageOut[68]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[68]~87_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[68]~87_combout\);

-- Location: LCCOMB_X19_Y20_N2
\Div2|auto_generated|divider|divider|StageOut[68]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[68]~78_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[68]~78_combout\);

-- Location: LCCOMB_X18_Y20_N16
\Div2|auto_generated|divider|divider|StageOut[67]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[67]~92_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\t[4]~input_o\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \t[4]~input_o\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[67]~92_combout\);

-- Location: LCCOMB_X19_Y20_N8
\Div2|auto_generated|divider|divider|StageOut[67]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[67]~79_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[67]~79_combout\);

-- Location: LCCOMB_X19_Y20_N6
\Div2|auto_generated|divider|divider|StageOut[66]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[66]~80_combout\);

-- Location: LCCOMB_X18_Y20_N22
\Div2|auto_generated|divider|divider|StageOut[66]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[66]~93_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\t[3]~input_o\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t[3]~input_o\,
	datab => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[66]~93_combout\);

-- Location: IOIBUF_X21_Y24_N15
\t[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(2),
	o => \t[2]~input_o\);

-- Location: LCCOMB_X19_Y20_N12
\Div2|auto_generated|divider|divider|StageOut[65]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[65]~81_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \t[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \t[2]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[65]~81_combout\);

-- Location: LCCOMB_X14_Y20_N18
\Div2|auto_generated|divider|divider|StageOut[56]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[56]~82_combout\ = (\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \t[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \t[2]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[56]~82_combout\);

-- Location: LCCOMB_X14_Y20_N28
\Div2|auto_generated|divider|divider|StageOut[56]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[56]~83_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \t[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \t[2]~input_o\,
	combout => \Div2|auto_generated|divider|divider|StageOut[56]~83_combout\);

-- Location: LCCOMB_X14_Y20_N16
\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\Div2|auto_generated|divider|divider|StageOut[56]~82_combout\) # (\Div2|auto_generated|divider|divider|StageOut[56]~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|StageOut[56]~82_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[56]~83_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X19_Y20_N14
\Div2|auto_generated|divider|divider|StageOut[65]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[65]~84_combout\ = (\Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ & !\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[65]~84_combout\);

-- Location: LCCOMB_X19_Y20_N16
\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[65]~81_combout\) # (\Div2|auto_generated|divider|divider|StageOut[65]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[65]~81_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[65]~84_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\);

-- Location: LCCOMB_X19_Y20_N18
\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[66]~80_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[66]~93_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[66]~80_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[66]~93_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\);

-- Location: LCCOMB_X19_Y20_N20
\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[67]~92_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[67]~79_combout\) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[67]~92_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[67]~79_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\);

-- Location: LCCOMB_X19_Y20_N22
\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[68]~87_combout\ & !\Div2|auto_generated|divider|divider|StageOut[68]~78_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[68]~87_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[68]~78_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\);

-- Location: LCCOMB_X19_Y20_N24
\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[69]~86_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[69]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[69]~86_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[69]~77_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X19_Y20_N26
\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[70]~76_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[70]~85_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[70]~76_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[70]~85_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X19_Y20_N28
\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X16_Y19_N0
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \t[5]~input_o\ $ (VCC)
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\t[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t[5]~input_o\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X16_Y19_N2
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\t[6]~input_o\ & (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\t[6]~input_o\ & (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\t[6]~input_o\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t[6]~input_o\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X16_Y19_N4
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\t[7]~input_o\ & ((GND) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\t[7]~input_o\ & (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ 
-- $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\t[7]~input_o\) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t[7]~input_o\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X16_Y19_N6
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\t[8]~input_o\ & (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\t[8]~input_o\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\t[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t[8]~input_o\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X16_Y19_N8
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\t[9]~input_o\ & (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\t[9]~input_o\ & (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- VCC))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\t[9]~input_o\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t[9]~input_o\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X16_Y19_N10
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X16_Y19_N16
\Mod2|auto_generated|divider|divider|StageOut[66]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[66]~88_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[9]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[66]~88_combout\);

-- Location: LCCOMB_X16_Y19_N22
\Mod2|auto_generated|divider|divider|StageOut[66]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[66]~89_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[66]~89_combout\);

-- Location: LCCOMB_X17_Y19_N30
\Mod2|auto_generated|divider|divider|StageOut[65]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[65]~91_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[65]~91_combout\);

-- Location: LCCOMB_X17_Y19_N20
\Mod2|auto_generated|divider|divider|StageOut[65]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[65]~90_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[8]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[65]~90_combout\);

-- Location: LCCOMB_X16_Y19_N12
\Mod2|auto_generated|divider|divider|StageOut[64]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[64]~92_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \t[7]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[64]~92_combout\);

-- Location: LCCOMB_X16_Y19_N30
\Mod2|auto_generated|divider|divider|StageOut[64]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[64]~93_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[64]~93_combout\);

-- Location: LCCOMB_X16_Y19_N14
\Mod2|auto_generated|divider|divider|StageOut[63]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[63]~95_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[63]~95_combout\);

-- Location: LCCOMB_X16_Y19_N20
\Mod2|auto_generated|divider|divider|StageOut[63]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[63]~94_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[6]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[63]~94_combout\);

-- Location: LCCOMB_X17_Y19_N24
\Mod2|auto_generated|divider|divider|StageOut[62]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\);

-- Location: LCCOMB_X17_Y19_N0
\Mod2|auto_generated|divider|divider|StageOut[62]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[62]~96_combout\ = (\t[5]~input_o\ & \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[5]~input_o\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[62]~96_combout\);

-- Location: LCCOMB_X17_Y19_N22
\Mod2|auto_generated|divider|divider|StageOut[61]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\ = (\t[4]~input_o\ & \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[4]~input_o\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\);

-- Location: LCCOMB_X16_Y17_N0
\Mod2|auto_generated|divider|divider|StageOut[61]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[61]~99_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[4]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[61]~99_combout\);

-- Location: LCCOMB_X17_Y19_N6
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[61]~99_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[61]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[61]~98_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[61]~99_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X17_Y19_N8
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[62]~96_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[62]~96_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[62]~96_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[62]~97_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[62]~96_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X17_Y19_N10
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[63]~95_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[63]~94_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[63]~95_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[63]~94_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[63]~95_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[63]~94_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[63]~95_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[63]~94_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X17_Y19_N12
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[64]~92_combout\ & (((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[64]~92_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[64]~93_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[64]~93_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Mod2|auto_generated|divider|divider|StageOut[64]~92_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[64]~93_combout\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[64]~92_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[64]~93_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X17_Y19_N14
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Mod2|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[65]~90_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[65]~90_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[65]~91_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[65]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[65]~91_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[65]~90_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X17_Y19_N16
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[66]~88_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[66]~89_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[66]~88_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[66]~89_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[66]~88_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[66]~89_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[66]~88_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[66]~89_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X17_Y19_N18
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y17_N8
\Mod2|auto_generated|divider|divider|StageOut[77]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\);

-- Location: LCCOMB_X16_Y19_N24
\Mod2|auto_generated|divider|divider|StageOut[77]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\t[9]~input_o\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \t[9]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\);

-- Location: LCCOMB_X17_Y19_N28
\Mod2|auto_generated|divider|divider|StageOut[76]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\t[8]~input_o\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \t[8]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\);

-- Location: LCCOMB_X17_Y19_N4
\Mod2|auto_generated|divider|divider|StageOut[76]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\);

-- Location: LCCOMB_X16_Y17_N2
\Mod2|auto_generated|divider|divider|StageOut[75]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\);

-- Location: LCCOMB_X16_Y19_N18
\Mod2|auto_generated|divider|divider|StageOut[75]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\t[7]~input_o\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \t[7]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\);

-- Location: LCCOMB_X16_Y19_N28
\Mod2|auto_generated|divider|divider|StageOut[74]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\t[6]~input_o\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \t[6]~input_o\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\);

-- Location: LCCOMB_X17_Y17_N2
\Mod2|auto_generated|divider|divider|StageOut[74]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\);

-- Location: LCCOMB_X17_Y18_N20
\Mod2|auto_generated|divider|divider|StageOut[73]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\);

-- Location: LCCOMB_X16_Y19_N26
\Mod2|auto_generated|divider|divider|StageOut[73]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\t[5]~input_o\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \t[5]~input_o\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\);

-- Location: LCCOMB_X16_Y17_N16
\Mod2|auto_generated|divider|divider|StageOut[72]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\ = (\t[4]~input_o\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t[4]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\);

-- Location: LCCOMB_X16_Y17_N30
\Mod2|auto_generated|divider|divider|StageOut[72]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[72]~106_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[72]~106_combout\);

-- Location: LCCOMB_X16_Y17_N8
\Mod2|auto_generated|divider|divider|StageOut[71]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[71]~107_combout\ = (\t[3]~input_o\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t[3]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[71]~107_combout\);

-- Location: LCCOMB_X16_Y17_N4
\Mod2|auto_generated|divider|divider|StageOut[60]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[60]~109_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[3]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[60]~109_combout\);

-- Location: LCCOMB_X16_Y17_N6
\Mod2|auto_generated|divider|divider|StageOut[60]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[60]~108_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \t[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \t[3]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[60]~108_combout\);

-- Location: LCCOMB_X16_Y17_N24
\Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[60]~109_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[60]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[60]~109_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[60]~108_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X16_Y17_N22
\Mod2|auto_generated|divider|divider|StageOut[71]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[71]~110_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[71]~110_combout\);

-- Location: LCCOMB_X17_Y17_N14
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[71]~107_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[71]~110_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[71]~107_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[71]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[71]~107_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[71]~110_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X17_Y17_N16
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[72]~106_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[72]~106_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[72]~106_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[72]~105_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[72]~106_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X17_Y17_N18
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[73]~104_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X17_Y17_N20
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\ & (((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[74]~103_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X17_Y17_N22
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X17_Y17_N24
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[76]~101_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X17_Y17_N26
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[77]~100_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X17_Y17_N28
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X17_Y17_N6
\Mod2|auto_generated|divider|divider|StageOut[88]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[77]~146_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\);

-- Location: LCCOMB_X17_Y17_N0
\Mod2|auto_generated|divider|divider|StageOut[88]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[88]~111_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[88]~111_combout\);

-- Location: LCCOMB_X17_Y19_N26
\Mod2|auto_generated|divider|divider|StageOut[87]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[76]~147_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\);

-- Location: LCCOMB_X17_Y16_N0
\Mod2|auto_generated|divider|divider|StageOut[87]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[87]~112_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[87]~112_combout\);

-- Location: LCCOMB_X16_Y17_N20
\Mod2|auto_generated|divider|divider|StageOut[86]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[75]~148_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\);

-- Location: LCCOMB_X18_Y17_N28
\Mod2|auto_generated|divider|divider|StageOut[86]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[86]~113_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[86]~113_combout\);

-- Location: LCCOMB_X17_Y17_N12
\Mod2|auto_generated|divider|divider|StageOut[85]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[74]~149_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\);

-- Location: LCCOMB_X17_Y16_N2
\Mod2|auto_generated|divider|divider|StageOut[85]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[85]~114_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[85]~114_combout\);

-- Location: LCCOMB_X18_Y17_N30
\Mod2|auto_generated|divider|divider|StageOut[84]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[84]~115_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[84]~115_combout\);

-- Location: LCCOMB_X17_Y18_N30
\Mod2|auto_generated|divider|divider|StageOut[84]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\);

-- Location: LCCOMB_X16_Y17_N10
\Mod2|auto_generated|divider|divider|StageOut[83]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\t[4]~input_o\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \t[4]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\);

-- Location: LCCOMB_X18_Y17_N0
\Mod2|auto_generated|divider|divider|StageOut[83]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[83]~116_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[83]~116_combout\);

-- Location: LCCOMB_X16_Y17_N28
\Mod2|auto_generated|divider|divider|StageOut[82]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\t[3]~input_o\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \t[3]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\);

-- Location: LCCOMB_X18_Y17_N2
\Mod2|auto_generated|divider|divider|StageOut[82]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[82]~117_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[82]~117_combout\);

-- Location: LCCOMB_X16_Y17_N14
\Mod2|auto_generated|divider|divider|StageOut[70]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[70]~120_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \t[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \t[2]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[70]~120_combout\);

-- Location: LCCOMB_X16_Y17_N12
\Mod2|auto_generated|divider|divider|StageOut[70]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[70]~119_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \t[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \t[2]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[70]~119_combout\);

-- Location: LCCOMB_X16_Y17_N26
\Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[70]~120_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[70]~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[70]~120_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[70]~119_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X19_Y17_N4
\Mod2|auto_generated|divider|divider|StageOut[81]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[81]~121_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[81]~121_combout\);

-- Location: LCCOMB_X19_Y17_N10
\Mod2|auto_generated|divider|divider|StageOut[81]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[81]~118_combout\ = (\t[2]~input_o\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t[2]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[81]~118_combout\);

-- Location: LCCOMB_X18_Y17_N10
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[81]~121_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[81]~118_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[81]~121_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[81]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[81]~121_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[81]~118_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X18_Y17_N12
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[82]~117_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[82]~117_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[82]~117_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[82]~117_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X18_Y17_N14
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[83]~116_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[83]~116_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[83]~116_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[83]~116_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X18_Y17_N16
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[84]~115_combout\ & (((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[84]~115_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Mod2|auto_generated|divider|divider|StageOut[84]~115_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[84]~115_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X18_Y17_N18
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[85]~114_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[85]~114_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[85]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[85]~114_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X18_Y17_N20
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[86]~113_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[86]~113_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[86]~113_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[86]~113_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X18_Y17_N22
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[87]~112_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[87]~112_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[87]~112_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[87]~112_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X18_Y17_N24
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[88]~111_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[88]~111_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[88]~111_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[88]~111_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X18_Y17_N26
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X17_Y17_N30
\Mod2|auto_generated|divider|divider|StageOut[99]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\);

-- Location: LCCOMB_X17_Y16_N16
\Mod2|auto_generated|divider|divider|StageOut[99]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[99]~122_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[99]~122_combout\);

-- Location: LCCOMB_X17_Y16_N30
\Mod2|auto_generated|divider|divider|StageOut[98]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[98]~123_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[98]~123_combout\);

-- Location: LCCOMB_X17_Y16_N28
\Mod2|auto_generated|divider|divider|StageOut[98]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[87]~135_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\);

-- Location: LCCOMB_X17_Y17_N4
\Mod2|auto_generated|divider|divider|StageOut[97]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[97]~141_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[86]~136_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[97]~141_combout\);

-- Location: LCCOMB_X17_Y16_N20
\Mod2|auto_generated|divider|divider|StageOut[97]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[97]~124_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[97]~124_combout\);

-- Location: LCCOMB_X17_Y16_N6
\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[97]~141_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[97]~124_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[97]~141_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[97]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[97]~141_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[97]~124_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y16_N8
\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[98]~123_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[98]~123_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[98]~123_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[98]~123_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y16_N10
\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[99]~122_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[99]~122_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[99]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[99]~122_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y16_N12
\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X17_Y16_N26
\Div3|auto_generated|divider|divider|StageOut[18]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~78_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[99]~139_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~78_combout\);

-- Location: LCCOMB_X17_Y16_N22
\Div3|auto_generated|divider|divider|StageOut[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~54_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~54_combout\);

-- Location: LCCOMB_X17_Y16_N24
\Div3|auto_generated|divider|divider|StageOut[17]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~79_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[98]~140_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~79_combout\);

-- Location: LCCOMB_X21_Y16_N20
\Div3|auto_generated|divider|divider|StageOut[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~55_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~55_combout\);

-- Location: LCCOMB_X17_Y16_N18
\Div3|auto_generated|divider|divider|StageOut[16]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~80_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[97]~141_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[97]~141_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~80_combout\);

-- Location: LCCOMB_X21_Y16_N14
\Div3|auto_generated|divider|divider|StageOut[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~56_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~56_combout\);

-- Location: LCCOMB_X17_Y17_N10
\Mod2|auto_generated|divider|divider|StageOut[96]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[96]~142_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[96]~142_combout\);

-- Location: LCCOMB_X21_Y16_N24
\Mod2|auto_generated|divider|divider|StageOut[96]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[96]~125_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[96]~125_combout\);

-- Location: LCCOMB_X21_Y16_N30
\Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[96]~142_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[96]~125_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[96]~142_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[96]~125_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X21_Y16_N26
\Div3|auto_generated|divider|divider|StageOut[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~57_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~57_combout\);

-- Location: LCCOMB_X21_Y16_N18
\Div3|auto_generated|divider|divider|StageOut[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~81_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[96]~142_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[96]~142_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X21_Y16_N0
\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[15]~57_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~81_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[15]~57_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[15]~57_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X21_Y16_N2
\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[16]~80_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[16]~56_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~80_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[16]~56_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~80_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~56_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[16]~56_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y16_N4
\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[17]~79_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~55_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[17]~79_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~55_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~79_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[17]~79_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~55_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X21_Y16_N6
\Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~78_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[18]~54_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[18]~78_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[18]~54_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y16_N8
\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y16_N12
\Div3|auto_generated|divider|divider|StageOut[23]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~58_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~58_combout\);

-- Location: LCCOMB_X21_Y16_N16
\Div3|auto_generated|divider|divider|StageOut[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~82_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~79_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[17]~79_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X21_Y13_N12
\Div3|auto_generated|divider|divider|StageOut[22]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~59_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~59_combout\);

-- Location: LCCOMB_X21_Y16_N22
\Div3|auto_generated|divider|divider|StageOut[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[16]~80_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X21_Y13_N26
\Div3|auto_generated|divider|divider|StageOut[21]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~60_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~60_combout\);

-- Location: LCCOMB_X21_Y16_N28
\Div3|auto_generated|divider|divider|StageOut[21]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~84_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[15]~81_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[15]~81_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~84_combout\);

-- Location: LCCOMB_X18_Y17_N4
\Mod2|auto_generated|divider|divider|StageOut[95]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[95]~143_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[84]~138_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[95]~143_combout\);

-- Location: LCCOMB_X21_Y13_N24
\Mod2|auto_generated|divider|divider|StageOut[95]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[95]~126_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[95]~126_combout\);

-- Location: LCCOMB_X21_Y13_N28
\Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[95]~143_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[95]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[95]~143_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[95]~126_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X21_Y13_N30
\Div3|auto_generated|divider|divider|StageOut[20]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~61_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~61_combout\);

-- Location: LCCOMB_X21_Y13_N16
\Div3|auto_generated|divider|divider|StageOut[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~85_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[95]~143_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[95]~143_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X21_Y13_N2
\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[20]~61_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~85_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[20]~61_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[20]~61_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X21_Y13_N4
\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[21]~60_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[21]~84_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~60_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[21]~84_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[21]~60_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~84_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[21]~60_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[21]~84_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X21_Y13_N6
\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[22]~59_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~83_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[22]~59_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~83_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~59_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[22]~59_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X21_Y13_N8
\Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[23]~58_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[23]~82_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[23]~58_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y13_N10
\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y17_N8
\Mod2|auto_generated|divider|divider|StageOut[94]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[94]~144_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[83]~151_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[94]~144_combout\);

-- Location: LCCOMB_X18_Y13_N18
\Div3|auto_generated|divider|divider|StageOut[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~89_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[94]~144_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[94]~144_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X18_Y13_N6
\Div3|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X21_Y13_N14
\Div3|auto_generated|divider|divider|StageOut[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~86_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[22]~83_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X21_Y13_N20
\Div3|auto_generated|divider|divider|StageOut[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~87_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[21]~84_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[21]~84_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X18_Y13_N0
\Div3|auto_generated|divider|divider|StageOut[27]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~63_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~63_combout\);

-- Location: LCCOMB_X21_Y13_N22
\Div3|auto_generated|divider|divider|StageOut[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~88_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[20]~85_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~88_combout\);

-- Location: LCCOMB_X18_Y13_N2
\Div3|auto_generated|divider|divider|StageOut[26]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~64_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~64_combout\);

-- Location: LCCOMB_X18_Y13_N12
\Mod2|auto_generated|divider|divider|StageOut[94]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[94]~127_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[94]~127_combout\);

-- Location: LCCOMB_X18_Y13_N20
\Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[94]~127_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[94]~144_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[94]~127_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[94]~144_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X18_Y13_N10
\Div3|auto_generated|divider|divider|StageOut[25]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~65_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~65_combout\);

-- Location: LCCOMB_X18_Y13_N22
\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[25]~65_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~89_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[25]~65_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[25]~65_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X18_Y13_N24
\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[26]~88_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[26]~64_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[26]~88_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[26]~64_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~88_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[26]~64_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[26]~64_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y13_N26
\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~63_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~63_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[27]~63_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X18_Y13_N28
\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[28]~86_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y13_N30
\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y13_N16
\Div3|auto_generated|divider|divider|StageOut[31]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[31]~92_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[25]~89_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[31]~92_combout\);

-- Location: LCCOMB_X18_Y13_N8
\Div3|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X18_Y13_N4
\Div3|auto_generated|divider|divider|StageOut[33]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[33]~90_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X18_Y13_N14
\Div3|auto_generated|divider|divider|StageOut[32]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[26]~88_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X19_Y13_N14
\Div3|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X19_Y13_N20
\Div3|auto_generated|divider|divider|StageOut[31]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X18_Y17_N6
\Mod2|auto_generated|divider|divider|StageOut[93]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[93]~145_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[82]~152_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[93]~145_combout\);

-- Location: LCCOMB_X19_Y13_N10
\Div3|auto_generated|divider|divider|StageOut[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[30]~93_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[93]~145_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[30]~93_combout\);

-- Location: LCCOMB_X19_Y13_N6
\Mod2|auto_generated|divider|divider|StageOut[93]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[93]~128_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[93]~128_combout\);

-- Location: LCCOMB_X19_Y13_N16
\Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[93]~145_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[93]~128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[93]~128_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X19_Y13_N4
\Div3|auto_generated|divider|divider|StageOut[30]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[30]~69_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X19_Y13_N22
\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[30]~93_combout\) # (\Div3|auto_generated|divider|divider|StageOut[30]~69_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[30]~93_combout\) # (\Div3|auto_generated|divider|divider|StageOut[30]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X19_Y13_N24
\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[31]~92_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[31]~68_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[31]~92_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[31]~68_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[31]~92_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X19_Y13_N26
\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[32]~67_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[32]~67_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X19_Y13_N28
\Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[33]~90_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y13_N30
\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y13_N18
\Div3|auto_generated|divider|divider|StageOut[37]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[37]~95_combout\ = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[31]~92_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[37]~95_combout\);

-- Location: LCCOMB_X19_Y13_N8
\Div3|auto_generated|divider|divider|StageOut[38]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[38]~94_combout\ = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[38]~94_combout\);

-- Location: LCCOMB_X19_Y13_N2
\Div3|auto_generated|divider|divider|StageOut[38]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[38]~70_combout\ = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[38]~70_combout\);

-- Location: LCCOMB_X19_Y13_N12
\Div3|auto_generated|divider|divider|StageOut[37]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[37]~71_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[37]~71_combout\);

-- Location: LCCOMB_X19_Y14_N10
\Div3|auto_generated|divider|divider|StageOut[36]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[36]~72_combout\ = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[36]~72_combout\);

-- Location: LCCOMB_X19_Y13_N0
\Div3|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[36]~96_combout\ = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[30]~93_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Mod2|auto_generated|divider|divider|StageOut[92]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[92]~129_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[92]~129_combout\);

-- Location: LCCOMB_X19_Y17_N16
\Mod2|auto_generated|divider|divider|StageOut[92]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[92]~153_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\t[2]~input_o\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \t[2]~input_o\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[92]~153_combout\);

-- Location: LCCOMB_X19_Y17_N24
\Div3|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[92]~129_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[92]~153_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[92]~129_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[92]~153_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X19_Y17_N28
\Div3|auto_generated|divider|divider|StageOut[35]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[35]~73_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[35]~73_combout\);

-- Location: LCCOMB_X19_Y17_N20
\Div3|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[35]~97_combout\ = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[92]~153_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[92]~153_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X19_Y14_N20
\Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[35]~73_combout\) # (\Div3|auto_generated|divider|divider|StageOut[35]~97_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[35]~73_combout\) # (\Div3|auto_generated|divider|divider|StageOut[35]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[35]~73_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X19_Y14_N22
\Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[36]~72_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[36]~96_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[36]~72_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[36]~96_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[36]~72_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[36]~96_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[36]~72_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X19_Y14_N24
\Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[37]~95_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[37]~71_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[37]~95_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[37]~71_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[37]~95_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[37]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[37]~95_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[37]~71_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X19_Y14_N26
\Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[38]~94_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[38]~70_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[38]~94_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[38]~70_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y14_N28
\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y14_N18
\Div3|auto_generated|divider|divider|StageOut[43]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[43]~98_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[37]~95_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[37]~95_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[43]~98_combout\);

-- Location: LCCOMB_X19_Y14_N16
\Div3|auto_generated|divider|divider|StageOut[43]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[43]~74_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[43]~74_combout\);

-- Location: LCCOMB_X19_Y14_N30
\Div3|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[36]~96_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X19_Y14_N14
\Div3|auto_generated|divider|divider|StageOut[42]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[42]~75_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[42]~75_combout\);

-- Location: LCCOMB_X19_Y14_N12
\Div3|auto_generated|divider|divider|StageOut[41]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[41]~76_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[41]~76_combout\);

-- Location: LCCOMB_X19_Y17_N30
\Div3|auto_generated|divider|divider|StageOut[41]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[41]~100_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[35]~97_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|StageOut[35]~97_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[41]~100_combout\);

-- Location: IOIBUF_X34_Y12_N22
\t[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_t(1),
	o => \t[1]~input_o\);

-- Location: LCCOMB_X19_Y17_N26
\Mod2|auto_generated|divider|divider|StageOut[80]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[80]~132_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \t[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \t[1]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[80]~132_combout\);

-- Location: LCCOMB_X19_Y17_N12
\Mod2|auto_generated|divider|divider|StageOut[80]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[80]~131_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \t[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \t[1]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[80]~131_combout\);

-- Location: LCCOMB_X19_Y17_N14
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[80]~132_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[80]~131_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[80]~132_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[80]~131_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X19_Y17_N8
\Mod2|auto_generated|divider|divider|StageOut[91]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[91]~133_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[91]~133_combout\);

-- Location: LCCOMB_X19_Y17_N6
\Mod2|auto_generated|divider|divider|StageOut[91]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[91]~130_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \t[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \t[1]~input_o\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[91]~130_combout\);

-- Location: LCCOMB_X19_Y17_N0
\Div3|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[91]~133_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[91]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[91]~133_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[91]~130_combout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X19_Y17_N18
\Div3|auto_generated|divider|divider|StageOut[40]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[40]~77_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[40]~77_combout\);

-- Location: LCCOMB_X19_Y17_N2
\Div3|auto_generated|divider|divider|StageOut[40]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[40]~101_combout\ = (\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\t[1]~input_o\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \t[1]~input_o\,
	combout => \Div3|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X19_Y14_N0
\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[40]~77_combout\) # (\Div3|auto_generated|divider|divider|StageOut[40]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[40]~77_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\);

-- Location: LCCOMB_X19_Y14_N2
\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[41]~76_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[41]~100_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[41]~76_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[41]~100_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\);

-- Location: LCCOMB_X19_Y14_N4
\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ & ((\Div3|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[42]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[42]~75_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\);

-- Location: LCCOMB_X19_Y14_N6
\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[43]~98_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[43]~74_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[43]~98_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[43]~74_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y14_N8
\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y7_N16
\Mux88~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux88~1_combout\ = (\Mux77~15_combout\ & (((\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)) # (!\Mux77~5_combout\))) # (!\Mux77~15_combout\ & (\Mux77~5_combout\ & 
-- ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~15_combout\,
	datab => \Mux77~5_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mux88~1_combout\);

-- Location: LCCOMB_X23_Y5_N12
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \mc[5]~input_o\ $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\mc[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mc[5]~input_o\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X23_Y5_N14
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\mc[6]~input_o\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\mc[6]~input_o\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\mc[6]~input_o\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mc[6]~input_o\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X23_Y5_N16
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\mc[7]~input_o\ & ((GND) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\mc[7]~input_o\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\mc[7]~input_o\) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mc[7]~input_o\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X23_Y5_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\mc[8]~input_o\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\mc[8]~input_o\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\mc[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mc[8]~input_o\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X23_Y5_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\mc[9]~input_o\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\mc[9]~input_o\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ 
-- & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\mc[9]~input_o\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mc[9]~input_o\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X23_Y5_N22
\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X23_Y5_N0
\Div0|auto_generated|divider|divider|StageOut[54]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[9]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\);

-- Location: LCCOMB_X23_Y5_N30
\Div0|auto_generated|divider|divider|StageOut[54]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~55_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~55_combout\);

-- Location: LCCOMB_X23_Y5_N10
\Div0|auto_generated|divider|divider|StageOut[53]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~57_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~57_combout\);

-- Location: LCCOMB_X23_Y5_N28
\Div0|auto_generated|divider|divider|StageOut[53]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~56_combout\ = (\mc[8]~input_o\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[8]~input_o\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~56_combout\);

-- Location: LCCOMB_X23_Y5_N8
\Div0|auto_generated|divider|divider|StageOut[52]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[7]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~58_combout\);

-- Location: LCCOMB_X24_Y5_N24
\Div0|auto_generated|divider|divider|StageOut[52]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~59_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~59_combout\);

-- Location: LCCOMB_X23_Y5_N26
\Div0|auto_generated|divider|divider|StageOut[51]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~60_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[6]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~60_combout\);

-- Location: LCCOMB_X23_Y5_N24
\Div0|auto_generated|divider|divider|StageOut[51]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~61_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~61_combout\);

-- Location: LCCOMB_X24_Y5_N26
\Div0|auto_generated|divider|divider|StageOut[50]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~62_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \mc[5]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~62_combout\);

-- Location: LCCOMB_X24_Y5_N28
\Div0|auto_generated|divider|divider|StageOut[50]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~63_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~63_combout\);

-- Location: LCCOMB_X23_Y5_N2
\Div0|auto_generated|divider|divider|StageOut[49]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~64_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[4]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~64_combout\);

-- Location: LCCOMB_X23_Y4_N22
\Div0|auto_generated|divider|divider|StageOut[49]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~65_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[4]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~65_combout\);

-- Location: LCCOMB_X24_Y5_N8
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[49]~64_combout\) # (\Div0|auto_generated|divider|divider|StageOut[49]~65_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~64_combout\) # (\Div0|auto_generated|divider|divider|StageOut[49]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~64_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[49]~65_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X24_Y5_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[50]~62_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~63_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[50]~62_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[50]~63_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[50]~62_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[50]~63_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~62_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~63_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X24_Y5_N12
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[51]~60_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~61_combout\))))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~60_combout\) # 
-- ((\Div0|auto_generated|divider|divider|StageOut[51]~61_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~60_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[51]~61_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~60_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~61_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X24_Y5_N14
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~59_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[52]~59_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ & !\Div0|auto_generated|divider|divider|StageOut[52]~59_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~58_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~59_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X24_Y5_N16
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[53]~56_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[53]~56_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[53]~57_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[53]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[53]~57_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[53]~56_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X24_Y5_N18
\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[54]~55_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[54]~55_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X24_Y5_N20
\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y5_N4
\Div0|auto_generated|divider|divider|StageOut[61]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~89_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\mc[7]~input_o\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \mc[7]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~89_combout\);

-- Location: LCCOMB_X24_Y5_N22
\Div0|auto_generated|divider|divider|StageOut[61]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~67_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~67_combout\);

-- Location: LCCOMB_X25_Y5_N6
\Div0|auto_generated|divider|divider|StageOut[60]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~90_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\mc[6]~input_o\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[6]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~90_combout\);

-- Location: LCCOMB_X25_Y5_N0
\Div0|auto_generated|divider|divider|StageOut[60]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~68_combout\);

-- Location: LCCOMB_X24_Y5_N2
\Div0|auto_generated|divider|divider|StageOut[59]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[59]~91_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\mc[5]~input_o\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \mc[5]~input_o\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[59]~91_combout\);

-- Location: LCCOMB_X25_Y5_N2
\Div0|auto_generated|divider|divider|StageOut[59]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[59]~69_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[59]~69_combout\);

-- Location: LCCOMB_X25_Y5_N12
\Div0|auto_generated|divider|divider|StageOut[58]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~70_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \mc[4]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: LCCOMB_X24_Y5_N4
\Div0|auto_generated|divider|divider|StageOut[58]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~71_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X26_Y5_N2
\Div0|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~72_combout\ = (\mc[3]~input_o\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[3]~input_o\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X23_Y4_N18
\Div0|auto_generated|divider|divider|StageOut[48]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~74_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[3]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~74_combout\);

-- Location: LCCOMB_X23_Y4_N28
\Div0|auto_generated|divider|divider|StageOut[48]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~73_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \mc[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \mc[3]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~73_combout\);

-- Location: LCCOMB_X23_Y4_N24
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Div0|auto_generated|divider|divider|StageOut[48]~74_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~74_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[48]~73_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X24_Y4_N0
\Div0|auto_generated|divider|divider|StageOut[57]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~75_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~75_combout\);

-- Location: LCCOMB_X25_Y5_N16
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[57]~72_combout\) # (\Div0|auto_generated|divider|divider|StageOut[57]~75_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[57]~72_combout\) # (\Div0|auto_generated|divider|divider|StageOut[57]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~75_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X25_Y5_N18
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[58]~70_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[58]~71_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[58]~70_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[58]~71_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~70_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[58]~71_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X25_Y5_N20
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[59]~69_combout\))))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- ((\Div0|auto_generated|divider|divider|StageOut[59]~69_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[59]~91_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[59]~69_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X25_Y5_N22
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[60]~90_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~90_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[60]~90_combout\ & !\Div0|auto_generated|divider|divider|StageOut[60]~68_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~90_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~68_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X25_Y5_N24
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~67_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~67_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~89_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~67_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X24_Y5_N0
\Div0|auto_generated|divider|divider|StageOut[62]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~88_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\mc[8]~input_o\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[8]~input_o\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~88_combout\);

-- Location: LCCOMB_X24_Y5_N6
\Div0|auto_generated|divider|divider|StageOut[62]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~66_combout\);

-- Location: LCCOMB_X25_Y5_N26
\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[62]~88_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~88_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~66_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X25_Y5_N28
\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X25_Y4_N4
\Div0|auto_generated|divider|divider|StageOut[70]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~76_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~76_combout\);

-- Location: LCCOMB_X24_Y5_N30
\Div0|auto_generated|divider|divider|StageOut[70]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~85_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[61]~89_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~89_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~85_combout\);

-- Location: LCCOMB_X25_Y5_N30
\Div0|auto_generated|divider|divider|StageOut[69]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~77_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~77_combout\);

-- Location: LCCOMB_X25_Y5_N8
\Div0|auto_generated|divider|divider|StageOut[69]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~86_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[60]~90_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[60]~90_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~86_combout\);

-- Location: LCCOMB_X24_Y4_N10
\Div0|auto_generated|divider|divider|StageOut[68]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~78_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~78_combout\);

-- Location: LCCOMB_X25_Y5_N14
\Div0|auto_generated|divider|divider|StageOut[68]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~87_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~87_combout\);

-- Location: LCCOMB_X25_Y4_N2
\Div0|auto_generated|divider|divider|StageOut[67]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~79_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~79_combout\);

-- Location: LCCOMB_X24_Y4_N2
\Div0|auto_generated|divider|divider|StageOut[67]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~92_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\mc[4]~input_o\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \mc[4]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~92_combout\);

-- Location: LCCOMB_X25_Y5_N4
\Div0|auto_generated|divider|divider|StageOut[66]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~80_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~80_combout\);

-- Location: LCCOMB_X24_Y4_N28
\Div0|auto_generated|divider|divider|StageOut[66]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~93_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\mc[3]~input_o\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[3]~input_o\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~93_combout\);

-- Location: LCCOMB_X24_Y4_N12
\Div0|auto_generated|divider|divider|StageOut[65]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~81_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \mc[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \mc[2]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~81_combout\);

-- Location: LCCOMB_X26_Y5_N18
\Div0|auto_generated|divider|divider|StageOut[56]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~83_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \mc[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \mc[2]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~83_combout\);

-- Location: LCCOMB_X26_Y5_N28
\Div0|auto_generated|divider|divider|StageOut[56]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~82_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \mc[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \mc[2]~input_o\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~82_combout\);

-- Location: LCCOMB_X26_Y5_N24
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\Div0|auto_generated|divider|divider|StageOut[56]~83_combout\) # (\Div0|auto_generated|divider|divider|StageOut[56]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~83_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[56]~82_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X25_Y5_N10
\Div0|auto_generated|divider|divider|StageOut[65]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~84_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~84_combout\);

-- Location: LCCOMB_X24_Y4_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[65]~81_combout\) # (\Div0|auto_generated|divider|divider|StageOut[65]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[65]~81_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[65]~84_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\);

-- Location: LCCOMB_X24_Y4_N16
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[66]~80_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[66]~93_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~80_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~93_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\);

-- Location: LCCOMB_X24_Y4_N18
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[67]~79_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[67]~92_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~79_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~92_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\);

-- Location: LCCOMB_X24_Y4_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[68]~78_combout\ & !\Div0|auto_generated|divider|divider|StageOut[68]~87_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~78_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~87_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\);

-- Location: LCCOMB_X24_Y4_N22
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[69]~77_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[69]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[69]~77_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[69]~86_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X24_Y4_N24
\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[70]~76_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[70]~85_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~76_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~85_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X24_Y4_N26
\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X16_Y7_N2
\Mux88~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux88~2_combout\ = (\Mux88~1_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\Mux77~5_combout\)))) # (!\Mux88~1_combout\ & ((\t[0]~input_o\) # ((\Mux77~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t[0]~input_o\,
	datab => \Mux88~1_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Mux77~5_combout\,
	combout => \Mux88~2_combout\);

-- Location: IOIBUF_X16_Y0_N15
\mc[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mc(0),
	o => \mc[0]~input_o\);

-- Location: LCCOMB_X16_Y7_N12
\Mux88~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux88~3_combout\ = (\Mux77~8_combout\ & ((\mc[0]~input_o\))) # (!\Mux77~8_combout\ & (\Mux88~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux77~8_combout\,
	datac => \Mux88~2_combout\,
	datad => \mc[0]~input_o\,
	combout => \Mux88~3_combout\);

-- Location: LCCOMB_X19_Y7_N2
\Mux77~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~10_combout\ = (\act[2]~input_o\ & (\Mux63~3_combout\)) # (!\act[2]~input_o\ & ((!\act[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datac => \Mux63~3_combout\,
	datad => \act[1]~input_o\,
	combout => \Mux77~10_combout\);

-- Location: LCCOMB_X19_Y7_N12
\Mux77~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~11_combout\ = (\Mux77~8_combout\ & ((\ds[1]~reg0_q\))) # (!\Mux77~8_combout\ & (\Mux77~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~8_combout\,
	datab => \Mux77~10_combout\,
	datad => \ds[1]~reg0_q\,
	combout => \Mux77~11_combout\);

-- Location: LCCOMB_X16_Y7_N22
\Mux88~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux88~4_combout\ = (\Mux77~11_combout\ & (\Mux88~0_combout\)) # (!\Mux77~11_combout\ & ((\Mux88~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux88~0_combout\,
	datac => \Mux88~3_combout\,
	datad => \Mux77~11_combout\,
	combout => \Mux88~4_combout\);

-- Location: LCCOMB_X16_Y7_N6
\Mux88~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux88~6_combout\ = (\Mux77~1_combout\ & ((\Mux77~4_combout\ & (\Mux88~5_combout\)) # (!\Mux77~4_combout\ & ((\Mux88~4_combout\))))) # (!\Mux77~1_combout\ & (\Mux88~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~1_combout\,
	datab => \Mux88~5_combout\,
	datac => \Mux77~4_combout\,
	datad => \Mux88~4_combout\,
	combout => \Mux88~6_combout\);

-- Location: LCCOMB_X16_Y7_N30
\n[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(0) = (GLOBAL(\Mux10~7clkctrl_outclk\) & ((\Mux88~6_combout\))) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & (n(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(0),
	datac => \Mux10~7clkctrl_outclk\,
	datad => \Mux88~6_combout\,
	combout => n(0));

-- Location: LCCOMB_X8_Y3_N16
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \at[7]~input_o\ $ (VCC)
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\at[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \at[7]~input_o\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X8_Y3_N18
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\at[8]~input_o\ & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\at[8]~input_o\ & (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\at[8]~input_o\ & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \at[8]~input_o\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X8_Y3_N20
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\at[9]~input_o\ & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\at[9]~input_o\ & (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & VCC))
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\at[9]~input_o\ & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \at[9]~input_o\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X8_Y3_N22
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X8_Y3_N10
\Mod5|auto_generated|divider|divider|StageOut[33]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[33]~92_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \at[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \at[9]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[33]~92_combout\);

-- Location: LCCOMB_X8_Y3_N28
\Mod5|auto_generated|divider|divider|StageOut[33]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[33]~93_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[33]~93_combout\);

-- Location: LCCOMB_X9_Y3_N4
\Mod5|auto_generated|divider|divider|StageOut[32]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[32]~95_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[32]~95_combout\);

-- Location: LCCOMB_X8_Y3_N14
\Mod5|auto_generated|divider|divider|StageOut[32]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[32]~94_combout\ = (\at[8]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[8]~input_o\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[32]~94_combout\);

-- Location: LCCOMB_X9_Y3_N2
\Mod5|auto_generated|divider|divider|StageOut[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[31]~96_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \at[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \at[7]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[31]~96_combout\);

-- Location: LCCOMB_X8_Y3_N24
\Mod5|auto_generated|divider|divider|StageOut[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[31]~97_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[31]~97_combout\);

-- Location: LCCOMB_X8_Y3_N12
\Mod5|auto_generated|divider|divider|StageOut[30]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[30]~99_combout\ = (\at[6]~input_o\ & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[6]~input_o\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[30]~99_combout\);

-- Location: LCCOMB_X8_Y3_N30
\Mod5|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\at[6]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[6]~input_o\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X8_Y3_N0
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[30]~99_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[30]~98_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[30]~99_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[30]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[30]~99_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X8_Y3_N2
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[31]~96_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[31]~97_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[31]~96_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[31]~97_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[31]~96_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[31]~97_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[31]~96_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[31]~97_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X8_Y3_N4
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[32]~95_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[32]~94_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[32]~95_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[32]~94_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[32]~95_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[32]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[32]~94_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X8_Y3_N6
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[33]~92_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[33]~93_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[33]~92_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[33]~93_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[33]~92_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[33]~93_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[33]~92_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[33]~93_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X8_Y3_N8
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y3_N28
\Mod5|auto_generated|divider|divider|StageOut[44]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\at[9]~input_o\)) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \at[9]~input_o\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\);

-- Location: LCCOMB_X9_Y3_N24
\Mod5|auto_generated|divider|divider|StageOut[44]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[44]~100_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[44]~100_combout\);

-- Location: LCCOMB_X8_Y3_N26
\Mod5|auto_generated|divider|divider|StageOut[43]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\at[8]~input_o\)) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[8]~input_o\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\);

-- Location: LCCOMB_X9_Y3_N18
\Mod5|auto_generated|divider|divider|StageOut[43]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[43]~101_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[43]~101_combout\);

-- Location: LCCOMB_X9_Y3_N22
\Mod5|auto_generated|divider|divider|StageOut[42]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\at[7]~input_o\))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \at[7]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\);

-- Location: LCCOMB_X9_Y3_N20
\Mod5|auto_generated|divider|divider|StageOut[42]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[42]~102_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[42]~102_combout\);

-- Location: LCCOMB_X10_Y3_N2
\Mod5|auto_generated|divider|divider|StageOut[41]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[41]~104_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[41]~104_combout\);

-- Location: LCCOMB_X10_Y3_N8
\Mod5|auto_generated|divider|divider|StageOut[41]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[41]~103_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \at[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \at[6]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[41]~103_combout\);

-- Location: LCCOMB_X9_Y3_N26
\Mod5|auto_generated|divider|divider|StageOut[40]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[40]~106_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \at[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \at[5]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[40]~106_combout\);

-- Location: LCCOMB_X10_Y3_N12
\Mod5|auto_generated|divider|divider|StageOut[40]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[40]~105_combout\ = (\at[5]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \at[5]~input_o\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[40]~105_combout\);

-- Location: LCCOMB_X9_Y3_N6
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[40]~106_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[40]~105_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[40]~106_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[40]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[40]~106_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[40]~105_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X9_Y3_N8
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[41]~104_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[41]~103_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[41]~104_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[41]~103_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[41]~104_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[41]~103_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[41]~104_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[41]~103_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X9_Y3_N10
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[42]~102_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[42]~102_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[42]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[42]~102_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X9_Y3_N12
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[43]~101_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[43]~101_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[43]~101_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[43]~101_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X9_Y3_N14
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[44]~100_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[44]~100_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[44]~100_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[44]~100_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X9_Y3_N16
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X10_Y3_N26
\Mod5|auto_generated|divider|divider|StageOut[55]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[44]~163_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\);

-- Location: LCCOMB_X10_Y3_N6
\Mod5|auto_generated|divider|divider|StageOut[55]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[55]~107_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[55]~107_combout\);

-- Location: LCCOMB_X9_Y3_N0
\Mod5|auto_generated|divider|divider|StageOut[54]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[43]~164_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\);

-- Location: LCCOMB_X11_Y3_N8
\Mod5|auto_generated|divider|divider|StageOut[54]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[54]~108_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[54]~108_combout\);

-- Location: LCCOMB_X11_Y3_N30
\Mod5|auto_generated|divider|divider|StageOut[53]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[53]~109_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[53]~109_combout\);

-- Location: LCCOMB_X9_Y3_N30
\Mod5|auto_generated|divider|divider|StageOut[53]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[42]~165_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\);

-- Location: LCCOMB_X10_Y3_N20
\Mod5|auto_generated|divider|divider|StageOut[52]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\at[6]~input_o\))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \at[6]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\);

-- Location: LCCOMB_X10_Y3_N4
\Mod5|auto_generated|divider|divider|StageOut[52]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[52]~110_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[52]~110_combout\);

-- Location: LCCOMB_X10_Y3_N16
\Mod5|auto_generated|divider|divider|StageOut[51]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[51]~112_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[51]~112_combout\);

-- Location: LCCOMB_X10_Y3_N18
\Mod5|auto_generated|divider|divider|StageOut[51]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[51]~111_combout\ = (\at[5]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \at[5]~input_o\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[51]~111_combout\);

-- Location: LCCOMB_X11_Y3_N6
\Mod5|auto_generated|divider|divider|StageOut[50]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[50]~114_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \at[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \at[4]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[50]~114_combout\);

-- Location: LCCOMB_X11_Y3_N4
\Mod5|auto_generated|divider|divider|StageOut[50]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[50]~113_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \at[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \at[4]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[50]~113_combout\);

-- Location: LCCOMB_X11_Y3_N14
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[50]~114_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[50]~113_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[50]~114_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[50]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[50]~114_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[50]~113_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X11_Y3_N16
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[51]~112_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[51]~111_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[51]~112_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[51]~111_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[51]~112_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[51]~111_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[51]~112_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[51]~111_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X11_Y3_N18
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[52]~110_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[52]~110_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[52]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[52]~110_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X11_Y3_N20
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[53]~109_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[53]~109_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[53]~109_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[53]~109_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X11_Y3_N22
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[54]~108_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[54]~108_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[54]~108_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[54]~108_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X11_Y3_N24
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[55]~107_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[55]~107_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[55]~107_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[55]~107_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X11_Y3_N26
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X10_Y3_N24
\Mod5|auto_generated|divider|divider|StageOut[66]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[55]~145_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\);

-- Location: LCCOMB_X12_Y3_N4
\Mod5|auto_generated|divider|divider|StageOut[66]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[66]~115_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[66]~115_combout\);

-- Location: LCCOMB_X11_Y3_N10
\Mod5|auto_generated|divider|divider|StageOut[65]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[54]~146_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\);

-- Location: LCCOMB_X12_Y3_N2
\Mod5|auto_generated|divider|divider|StageOut[65]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[65]~116_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[65]~116_combout\);

-- Location: LCCOMB_X11_Y3_N12
\Mod5|auto_generated|divider|divider|StageOut[64]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[53]~147_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\);

-- Location: LCCOMB_X10_Y3_N22
\Mod5|auto_generated|divider|divider|StageOut[64]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[64]~117_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[64]~117_combout\);

-- Location: LCCOMB_X10_Y3_N10
\Mod5|auto_generated|divider|divider|StageOut[63]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[52]~166_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\);

-- Location: LCCOMB_X12_Y3_N28
\Mod5|auto_generated|divider|divider|StageOut[63]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[63]~118_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[63]~118_combout\);

-- Location: LCCOMB_X10_Y3_N28
\Mod5|auto_generated|divider|divider|StageOut[62]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[62]~119_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[62]~119_combout\);

-- Location: LCCOMB_X10_Y3_N14
\Mod5|auto_generated|divider|divider|StageOut[62]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\at[5]~input_o\)) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \at[5]~input_o\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\);

-- Location: LCCOMB_X12_Y3_N6
\Mod5|auto_generated|divider|divider|StageOut[61]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[61]~121_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[61]~121_combout\);

-- Location: LCCOMB_X11_Y3_N28
\Mod5|auto_generated|divider|divider|StageOut[61]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[61]~120_combout\ = (\at[4]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[4]~input_o\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[61]~120_combout\);

-- Location: LCCOMB_X12_Y3_N30
\Mod5|auto_generated|divider|divider|StageOut[60]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[60]~123_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \at[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \at[3]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[60]~123_combout\);

-- Location: LCCOMB_X12_Y3_N8
\Mod5|auto_generated|divider|divider|StageOut[60]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[60]~122_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \at[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \at[3]~input_o\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[60]~122_combout\);

-- Location: LCCOMB_X12_Y3_N12
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[60]~123_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[60]~122_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[60]~123_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[60]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[60]~123_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[60]~122_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X12_Y3_N14
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[61]~121_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[61]~120_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[61]~121_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[61]~120_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[61]~121_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[61]~120_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[61]~121_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[61]~120_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X12_Y3_N16
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[62]~119_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X12_Y3_N18
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[63]~118_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[63]~118_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[63]~118_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[63]~118_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X12_Y3_N20
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[64]~117_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[64]~117_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[64]~117_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[64]~117_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X12_Y3_N22
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[65]~116_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[65]~116_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[65]~116_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[65]~116_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X12_Y3_N24
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[66]~115_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[66]~115_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[66]~115_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[66]~115_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X12_Y3_N26
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X13_Y4_N4
\Mod5|auto_generated|divider|divider|StageOut[71]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[71]~130_combout\ = (\at[3]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[3]~input_o\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[71]~130_combout\);

-- Location: LCCOMB_X13_Y4_N14
\Mod5|auto_generated|divider|divider|StageOut[71]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[71]~131_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[71]~131_combout\);

-- Location: LCCOMB_X13_Y4_N20
\Mod5|auto_generated|divider|divider|StageOut[70]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[70]~132_combout\ = (\at[2]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[2]~input_o\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[70]~132_combout\);

-- Location: LCCOMB_X12_Y4_N20
\Mod5|auto_generated|divider|divider|StageOut[70]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[70]~133_combout\ = (\at[2]~input_o\ & !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[2]~input_o\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[70]~133_combout\);

-- Location: LCCOMB_X12_Y4_N0
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[70]~132_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[70]~133_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[70]~132_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[70]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[70]~132_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[70]~133_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X12_Y4_N2
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[71]~130_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[71]~131_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[71]~130_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[71]~131_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[71]~130_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[71]~131_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[71]~130_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[71]~131_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X10_Y3_N0
\Mod5|auto_generated|divider|divider|StageOut[77]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[66]~148_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\);

-- Location: LCCOMB_X13_Y4_N28
\Mod5|auto_generated|divider|divider|StageOut[77]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[77]~124_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[77]~124_combout\);

-- Location: LCCOMB_X12_Y4_N22
\Mod5|auto_generated|divider|divider|StageOut[76]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[76]~125_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[76]~125_combout\);

-- Location: LCCOMB_X12_Y3_N0
\Mod5|auto_generated|divider|divider|StageOut[76]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[65]~149_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\);

-- Location: LCCOMB_X11_Y4_N16
\Mod5|auto_generated|divider|divider|StageOut[75]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[75]~126_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[75]~126_combout\);

-- Location: LCCOMB_X11_Y3_N0
\Mod5|auto_generated|divider|divider|StageOut[75]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[64]~150_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\);

-- Location: LCCOMB_X11_Y4_N2
\Mod5|auto_generated|divider|divider|StageOut[74]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[74]~127_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[74]~127_combout\);

-- Location: LCCOMB_X12_Y3_N10
\Mod5|auto_generated|divider|divider|StageOut[74]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[63]~151_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\);

-- Location: LCCOMB_X13_Y4_N30
\Mod5|auto_generated|divider|divider|StageOut[73]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[73]~128_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[73]~128_combout\);

-- Location: LCCOMB_X10_Y3_N30
\Mod5|auto_generated|divider|divider|StageOut[73]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[62]~167_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\);

-- Location: LCCOMB_X11_Y3_N2
\Mod5|auto_generated|divider|divider|StageOut[72]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\at[4]~input_o\)) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[4]~input_o\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\);

-- Location: LCCOMB_X11_Y4_N20
\Mod5|auto_generated|divider|divider|StageOut[72]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[72]~129_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[72]~129_combout\);

-- Location: LCCOMB_X12_Y4_N4
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[72]~129_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[72]~129_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[72]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[72]~129_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X12_Y4_N6
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[73]~128_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[73]~128_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[73]~128_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[73]~128_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X12_Y4_N8
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod5|auto_generated|divider|divider|StageOut[74]~127_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod5|auto_generated|divider|divider|StageOut[74]~127_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[74]~127_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[74]~127_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X12_Y4_N10
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod5|auto_generated|divider|divider|StageOut[75]~126_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod5|auto_generated|divider|divider|StageOut[75]~126_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[75]~126_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[75]~126_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X12_Y4_N12
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod5|auto_generated|divider|divider|StageOut[76]~125_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod5|auto_generated|divider|divider|StageOut[76]~125_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[76]~125_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[76]~125_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X12_Y4_N14
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[77]~124_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[77]~124_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[77]~124_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[77]~124_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X12_Y4_N16
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X12_Y4_N24
\Mod5|auto_generated|divider|divider|StageOut[82]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\);

-- Location: LCCOMB_X13_Y4_N6
\Mod5|auto_generated|divider|divider|StageOut[82]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\at[3]~input_o\)) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[3]~input_o\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\);

-- Location: LCCOMB_X13_Y4_N26
\Mod5|auto_generated|divider|divider|StageOut[81]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\ = (\at[2]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \at[2]~input_o\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\);

-- Location: LCCOMB_X13_Y4_N12
\Mod5|auto_generated|divider|divider|StageOut[81]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\);

-- Location: LCCOMB_X16_Y4_N4
\Mod5|auto_generated|divider|divider|StageOut[80]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[80]~140_combout\ = (\at[1]~input_o\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[1]~input_o\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[80]~140_combout\);

-- Location: LCCOMB_X16_Y4_N6
\Mod5|auto_generated|divider|divider|StageOut[80]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[80]~141_combout\ = (\at[1]~input_o\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \at[1]~input_o\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[80]~141_combout\);

-- Location: LCCOMB_X14_Y4_N2
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[80]~140_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[80]~141_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[80]~140_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[80]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[80]~140_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[80]~141_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X14_Y4_N4
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X14_Y4_N6
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X13_Y4_N0
\Mod5|auto_generated|divider|divider|StageOut[88]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[77]~152_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\);

-- Location: LCCOMB_X13_Y4_N18
\Mod5|auto_generated|divider|divider|StageOut[88]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\);

-- Location: LCCOMB_X12_Y4_N28
\Mod5|auto_generated|divider|divider|StageOut[87]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[76]~153_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\);

-- Location: LCCOMB_X13_Y4_N16
\Mod5|auto_generated|divider|divider|StageOut[87]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\);

-- Location: LCCOMB_X13_Y4_N2
\Mod5|auto_generated|divider|divider|StageOut[86]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\);

-- Location: LCCOMB_X11_Y4_N28
\Mod5|auto_generated|divider|divider|StageOut[86]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[75]~154_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\);

-- Location: LCCOMB_X12_Y4_N30
\Mod5|auto_generated|divider|divider|StageOut[85]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[74]~155_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\);

-- Location: LCCOMB_X12_Y4_N26
\Mod5|auto_generated|divider|divider|StageOut[85]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\);

-- Location: LCCOMB_X13_Y4_N10
\Mod5|auto_generated|divider|divider|StageOut[84]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[73]~156_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\);

-- Location: LCCOMB_X13_Y4_N22
\Mod5|auto_generated|divider|divider|StageOut[84]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\);

-- Location: LCCOMB_X11_Y4_N26
\Mod5|auto_generated|divider|divider|StageOut[83]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[72]~168_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\);

-- Location: LCCOMB_X13_Y4_N24
\Mod5|auto_generated|divider|divider|StageOut[83]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\);

-- Location: LCCOMB_X14_Y4_N8
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X14_Y4_N10
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X14_Y4_N12
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X14_Y4_N14
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X14_Y4_N16
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X14_Y4_N18
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X14_Y4_N20
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X14_Y4_N26
\Mux80~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux80~5_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[82]~137_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[82]~169_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mux80~5_combout\);

-- Location: LCCOMB_X16_Y7_N14
\Mux80~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux80~6_combout\ = (\Mux77~1_combout\ & (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\Mux77~1_combout\ & ((\Mux80~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mux80~5_combout\,
	datad => \Mux77~1_combout\,
	combout => \Mux80~6_combout\);

-- Location: LCCOMB_X16_Y7_N20
\Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux80~0_combout\ = (\Mux77~8_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\Mux77~8_combout\ & ((!\Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mux77~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mux80~0_combout\);

-- Location: LCCOMB_X16_Y7_N10
\Mux80~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux80~1_combout\ = (\Mux77~15_combout\ & ((\Mux77~5_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))) # (!\Mux77~5_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))) # 
-- (!\Mux77~15_combout\ & (\Mux77~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~15_combout\,
	datab => \Mux77~5_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mux80~1_combout\);

-- Location: LCCOMB_X16_Y21_N16
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \t[7]~input_o\ $ (VCC)
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\t[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t[7]~input_o\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X16_Y21_N18
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\t[8]~input_o\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\t[8]~input_o\ & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\t[8]~input_o\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \t[8]~input_o\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X16_Y21_N20
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\t[9]~input_o\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\t[9]~input_o\ & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\t[9]~input_o\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \t[9]~input_o\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X16_Y21_N22
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X16_Y21_N12
\Mod3|auto_generated|divider|divider|StageOut[33]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[33]~92_combout\ = (\t[9]~input_o\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t[9]~input_o\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[33]~92_combout\);

-- Location: LCCOMB_X16_Y21_N24
\Mod3|auto_generated|divider|divider|StageOut[33]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[33]~93_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[33]~93_combout\);

-- Location: LCCOMB_X16_Y21_N30
\Mod3|auto_generated|divider|divider|StageOut[32]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[32]~94_combout\ = (\t[8]~input_o\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \t[8]~input_o\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[32]~94_combout\);

-- Location: LCCOMB_X16_Y21_N0
\Mod3|auto_generated|divider|divider|StageOut[32]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[32]~95_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[32]~95_combout\);

-- Location: LCCOMB_X16_Y21_N26
\Mod3|auto_generated|divider|divider|StageOut[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[31]~96_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \t[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \t[7]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[31]~96_combout\);

-- Location: LCCOMB_X16_Y21_N28
\Mod3|auto_generated|divider|divider|StageOut[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[31]~97_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[31]~97_combout\);

-- Location: LCCOMB_X17_Y22_N24
\Mod3|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \t[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \t[6]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X17_Y22_N26
\Mod3|auto_generated|divider|divider|StageOut[30]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[30]~99_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \t[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \t[6]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[30]~99_combout\);

-- Location: LCCOMB_X16_Y21_N2
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[30]~98_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[30]~99_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[30]~98_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[30]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[30]~99_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X16_Y21_N4
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[31]~96_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[31]~97_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[31]~96_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[31]~97_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[31]~96_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[31]~97_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[31]~96_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[31]~97_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X16_Y21_N6
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[32]~94_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[32]~95_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[32]~94_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[32]~95_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[32]~94_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[32]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[32]~94_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X16_Y21_N8
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[33]~92_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[33]~93_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[33]~92_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[33]~93_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[33]~92_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[33]~93_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[33]~92_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[33]~93_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X16_Y21_N10
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y21_N20
\Mod3|auto_generated|divider|divider|StageOut[44]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[44]~100_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[44]~100_combout\);

-- Location: LCCOMB_X17_Y21_N0
\Mod3|auto_generated|divider|divider|StageOut[44]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\t[9]~input_o\))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \t[9]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\);

-- Location: LCCOMB_X16_Y21_N14
\Mod3|auto_generated|divider|divider|StageOut[43]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[43]~101_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[43]~101_combout\);

-- Location: LCCOMB_X17_Y21_N18
\Mod3|auto_generated|divider|divider|StageOut[43]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\t[8]~input_o\)) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \t[8]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\);

-- Location: LCCOMB_X18_Y21_N4
\Mod3|auto_generated|divider|divider|StageOut[42]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[42]~102_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[42]~102_combout\);

-- Location: LCCOMB_X17_Y21_N16
\Mod3|auto_generated|divider|divider|StageOut[42]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\t[7]~input_o\)) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t[7]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\);

-- Location: LCCOMB_X17_Y21_N22
\Mod3|auto_generated|divider|divider|StageOut[41]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[41]~103_combout\ = (\t[6]~input_o\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[6]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[41]~103_combout\);

-- Location: LCCOMB_X17_Y21_N24
\Mod3|auto_generated|divider|divider|StageOut[41]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[41]~104_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[41]~104_combout\);

-- Location: LCCOMB_X19_Y21_N24
\Mod3|auto_generated|divider|divider|StageOut[40]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[40]~105_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \t[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \t[5]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[40]~105_combout\);

-- Location: LCCOMB_X17_Y21_N14
\Mod3|auto_generated|divider|divider|StageOut[40]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[40]~106_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \t[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \t[5]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[40]~106_combout\);

-- Location: LCCOMB_X17_Y21_N2
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[40]~105_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[40]~106_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[40]~105_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[40]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[40]~105_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[40]~106_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X17_Y21_N4
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[41]~103_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[41]~104_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[41]~103_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[41]~104_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[41]~103_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[41]~104_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[41]~103_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[41]~104_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X17_Y21_N6
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[42]~102_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[42]~102_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[42]~102_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[42]~102_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X17_Y21_N8
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[43]~101_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[43]~101_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[43]~101_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[43]~101_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X17_Y21_N10
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod3|auto_generated|divider|divider|StageOut[44]~100_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod3|auto_generated|divider|divider|StageOut[44]~100_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[44]~100_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[44]~100_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X17_Y21_N12
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X18_Y21_N28
\Mod3|auto_generated|divider|divider|StageOut[55]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[44]~169_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\);

-- Location: LCCOMB_X18_Y21_N10
\Mod3|auto_generated|divider|divider|StageOut[55]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[55]~107_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[55]~107_combout\);

-- Location: LCCOMB_X17_Y21_N26
\Mod3|auto_generated|divider|divider|StageOut[54]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[43]~170_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\);

-- Location: LCCOMB_X17_Y21_N28
\Mod3|auto_generated|divider|divider|StageOut[54]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[54]~108_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[54]~108_combout\);

-- Location: LCCOMB_X18_Y21_N12
\Mod3|auto_generated|divider|divider|StageOut[53]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[53]~109_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[53]~109_combout\);

-- Location: LCCOMB_X18_Y21_N2
\Mod3|auto_generated|divider|divider|StageOut[53]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[42]~171_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\);

-- Location: LCCOMB_X18_Y21_N30
\Mod3|auto_generated|divider|divider|StageOut[52]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[52]~110_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[52]~110_combout\);

-- Location: LCCOMB_X17_Y21_N30
\Mod3|auto_generated|divider|divider|StageOut[52]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\t[6]~input_o\))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \t[6]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\);

-- Location: LCCOMB_X19_Y21_N2
\Mod3|auto_generated|divider|divider|StageOut[51]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[51]~111_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \t[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \t[5]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[51]~111_combout\);

-- Location: LCCOMB_X21_Y21_N24
\Mod3|auto_generated|divider|divider|StageOut[51]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[51]~112_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[51]~112_combout\);

-- Location: LCCOMB_X21_Y21_N20
\Mod3|auto_generated|divider|divider|StageOut[50]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[50]~114_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \t[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \t[4]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[50]~114_combout\);

-- Location: LCCOMB_X21_Y21_N22
\Mod3|auto_generated|divider|divider|StageOut[50]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[50]~113_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \t[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \t[4]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[50]~113_combout\);

-- Location: LCCOMB_X18_Y21_N14
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[50]~114_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[50]~113_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[50]~114_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[50]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[50]~114_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[50]~113_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X18_Y21_N16
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[51]~111_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[51]~112_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[51]~111_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[51]~112_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[51]~111_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[51]~112_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[51]~111_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[51]~112_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y21_N18
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[52]~110_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[52]~110_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[52]~110_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[52]~110_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X18_Y21_N20
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[53]~109_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[53]~109_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[53]~109_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[53]~109_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X18_Y21_N22
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[54]~108_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[54]~108_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[54]~108_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[54]~108_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X18_Y21_N24
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod3|auto_generated|divider|divider|StageOut[55]~107_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod3|auto_generated|divider|divider|StageOut[55]~107_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[55]~107_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[55]~107_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X18_Y21_N26
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X18_Y21_N0
\Mod3|auto_generated|divider|divider|StageOut[66]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[55]~151_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\);

-- Location: LCCOMB_X22_Y18_N0
\Mod3|auto_generated|divider|divider|StageOut[66]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[66]~115_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[66]~115_combout\);

-- Location: LCCOMB_X21_Y21_N10
\Mod3|auto_generated|divider|divider|StageOut[65]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[65]~116_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[65]~116_combout\);

-- Location: LCCOMB_X21_Y21_N4
\Mod3|auto_generated|divider|divider|StageOut[65]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[54]~152_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\);

-- Location: LCCOMB_X18_Y21_N8
\Mod3|auto_generated|divider|divider|StageOut[64]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[53]~153_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\);

-- Location: LCCOMB_X22_Y18_N2
\Mod3|auto_generated|divider|divider|StageOut[64]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[64]~117_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[64]~117_combout\);

-- Location: LCCOMB_X22_Y18_N8
\Mod3|auto_generated|divider|divider|StageOut[63]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[63]~118_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[63]~118_combout\);

-- Location: LCCOMB_X18_Y21_N6
\Mod3|auto_generated|divider|divider|StageOut[63]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[52]~172_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\);

-- Location: LCCOMB_X21_Y21_N0
\Mod3|auto_generated|divider|divider|StageOut[62]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[62]~119_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[62]~119_combout\);

-- Location: LCCOMB_X21_Y21_N6
\Mod3|auto_generated|divider|divider|StageOut[62]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\t[5]~input_o\)) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t[5]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\);

-- Location: LCCOMB_X22_Y18_N6
\Mod3|auto_generated|divider|divider|StageOut[61]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[61]~120_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \t[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \t[4]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[61]~120_combout\);

-- Location: LCCOMB_X22_Y20_N4
\Mod3|auto_generated|divider|divider|StageOut[61]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[61]~121_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[61]~121_combout\);

-- Location: LCCOMB_X21_Y19_N0
\Mod3|auto_generated|divider|divider|StageOut[60]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[60]~122_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \t[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \t[3]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[60]~122_combout\);

-- Location: LCCOMB_X22_Y18_N28
\Mod3|auto_generated|divider|divider|StageOut[60]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[60]~123_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \t[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \t[3]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[60]~123_combout\);

-- Location: LCCOMB_X22_Y18_N12
\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[60]~122_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[60]~123_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[60]~122_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[60]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[60]~122_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[60]~123_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X22_Y18_N14
\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[61]~120_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[61]~121_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[61]~120_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[61]~121_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[61]~120_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[61]~121_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[61]~120_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[61]~121_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X22_Y18_N16
\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[62]~119_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X22_Y18_N18
\Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[63]~118_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[63]~118_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[63]~118_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[63]~118_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X22_Y18_N20
\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[64]~117_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[64]~117_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[64]~117_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[64]~117_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X22_Y18_N22
\Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod3|auto_generated|divider|divider|StageOut[65]~116_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod3|auto_generated|divider|divider|StageOut[65]~116_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[65]~116_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[65]~116_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X22_Y18_N24
\Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[66]~115_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[66]~115_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[66]~115_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[66]~115_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X22_Y18_N26
\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X22_Y14_N30
\Mod3|auto_generated|divider|divider|StageOut[77]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[77]~124_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[77]~124_combout\);

-- Location: LCCOMB_X22_Y18_N10
\Mod3|auto_generated|divider|divider|StageOut[77]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[66]~154_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\);

-- Location: LCCOMB_X22_Y14_N28
\Mod3|auto_generated|divider|divider|StageOut[76]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[76]~125_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[76]~125_combout\);

-- Location: LCCOMB_X21_Y21_N2
\Mod3|auto_generated|divider|divider|StageOut[76]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[65]~155_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\);

-- Location: LCCOMB_X22_Y18_N4
\Mod3|auto_generated|divider|divider|StageOut[75]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[64]~156_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\);

-- Location: LCCOMB_X22_Y14_N18
\Mod3|auto_generated|divider|divider|StageOut[75]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[75]~126_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[75]~126_combout\);

-- Location: LCCOMB_X21_Y14_N24
\Mod3|auto_generated|divider|divider|StageOut[74]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[74]~127_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[74]~127_combout\);

-- Location: LCCOMB_X22_Y18_N30
\Mod3|auto_generated|divider|divider|StageOut[74]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[63]~157_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\);

-- Location: LCCOMB_X21_Y21_N16
\Mod3|auto_generated|divider|divider|StageOut[73]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[62]~173_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\);

-- Location: LCCOMB_X21_Y14_N22
\Mod3|auto_generated|divider|divider|StageOut[73]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[73]~128_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[73]~128_combout\);

-- Location: LCCOMB_X21_Y21_N18
\Mod3|auto_generated|divider|divider|StageOut[72]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[72]~129_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[72]~129_combout\);

-- Location: LCCOMB_X21_Y21_N28
\Mod3|auto_generated|divider|divider|StageOut[72]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\t[4]~input_o\)) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t[4]~input_o\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\);

-- Location: LCCOMB_X21_Y14_N0
\Mod3|auto_generated|divider|divider|StageOut[71]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[71]~130_combout\ = (\t[3]~input_o\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \t[3]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[71]~130_combout\);

-- Location: LCCOMB_X21_Y14_N14
\Mod3|auto_generated|divider|divider|StageOut[71]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[71]~131_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[71]~131_combout\);

-- Location: LCCOMB_X21_Y14_N16
\Mod3|auto_generated|divider|divider|StageOut[70]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[70]~132_combout\ = (\t[2]~input_o\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[2]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[70]~132_combout\);

-- Location: LCCOMB_X21_Y14_N6
\Mod3|auto_generated|divider|divider|StageOut[70]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[70]~133_combout\ = (\t[2]~input_o\ & !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[2]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[70]~133_combout\);

-- Location: LCCOMB_X22_Y14_N0
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[70]~132_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[70]~133_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[70]~132_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[70]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[70]~132_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[70]~133_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X22_Y14_N2
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[71]~130_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[71]~131_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[71]~130_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[71]~131_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[71]~130_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[71]~131_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[71]~130_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[71]~131_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X22_Y14_N4
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[72]~129_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X22_Y14_N6
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[73]~128_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[73]~128_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[73]~128_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[73]~128_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X22_Y14_N8
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod3|auto_generated|divider|divider|StageOut[74]~127_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod3|auto_generated|divider|divider|StageOut[74]~127_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[74]~127_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[74]~127_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X22_Y14_N10
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[75]~126_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[75]~126_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[75]~126_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[75]~126_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X22_Y14_N12
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod3|auto_generated|divider|divider|StageOut[76]~125_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod3|auto_generated|divider|divider|StageOut[76]~125_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[76]~125_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[76]~125_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X22_Y14_N14
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod3|auto_generated|divider|divider|StageOut[77]~124_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod3|auto_generated|divider|divider|StageOut[77]~124_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[77]~124_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[77]~124_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X22_Y14_N16
\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X21_Y14_N30
\Mod3|auto_generated|divider|divider|StageOut[82]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\);

-- Location: LCCOMB_X22_Y14_N20
\Mod3|auto_generated|divider|divider|StageOut[88]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[77]~158_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\);

-- Location: LCCOMB_X22_Y11_N0
\Mod3|auto_generated|divider|divider|StageOut[88]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\);

-- Location: LCCOMB_X22_Y14_N22
\Mod3|auto_generated|divider|divider|StageOut[87]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[76]~159_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\);

-- Location: LCCOMB_X21_Y14_N28
\Mod3|auto_generated|divider|divider|StageOut[87]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\);

-- Location: LCCOMB_X21_Y14_N10
\Mod3|auto_generated|divider|divider|StageOut[86]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\);

-- Location: LCCOMB_X22_Y14_N24
\Mod3|auto_generated|divider|divider|StageOut[86]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[75]~160_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\);

-- Location: LCCOMB_X21_Y14_N20
\Mod3|auto_generated|divider|divider|StageOut[85]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[74]~161_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\);

-- Location: LCCOMB_X21_Y14_N4
\Mod3|auto_generated|divider|divider|StageOut[85]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\);

-- Location: LCCOMB_X21_Y14_N2
\Mod3|auto_generated|divider|divider|StageOut[84]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[73]~162_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\);

-- Location: LCCOMB_X21_Y14_N26
\Mod3|auto_generated|divider|divider|StageOut[84]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\);

-- Location: LCCOMB_X21_Y14_N8
\Mod3|auto_generated|divider|divider|StageOut[83]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\);

-- Location: LCCOMB_X21_Y15_N28
\Mod3|auto_generated|divider|divider|StageOut[83]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[72]~174_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\);

-- Location: LCCOMB_X22_Y14_N26
\Mod3|auto_generated|divider|divider|StageOut[82]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\t[3]~input_o\))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \t[3]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\);

-- Location: LCCOMB_X21_Y14_N18
\Mod3|auto_generated|divider|divider|StageOut[81]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\);

-- Location: LCCOMB_X21_Y14_N12
\Mod3|auto_generated|divider|divider|StageOut[81]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\ = (\t[2]~input_o\ & \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \t[2]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\);

-- Location: LCCOMB_X21_Y12_N28
\Mod3|auto_generated|divider|divider|StageOut[80]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[80]~140_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \t[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \t[1]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[80]~140_combout\);

-- Location: LCCOMB_X21_Y12_N6
\Mod3|auto_generated|divider|divider|StageOut[80]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[80]~141_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \t[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \t[1]~input_o\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[80]~141_combout\);

-- Location: LCCOMB_X21_Y11_N0
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[80]~140_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[80]~141_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[80]~140_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[80]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[80]~140_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[80]~141_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X21_Y11_N2
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X21_Y11_N4
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X21_Y11_N6
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X21_Y11_N8
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X21_Y11_N10
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X21_Y11_N12
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X21_Y11_N14
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X21_Y11_N16
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X21_Y11_N18
\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X21_Y11_N30
\Mod3|auto_generated|divider|divider|StageOut[93]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[93]~150_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[82]~137_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[82]~175_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[93]~150_combout\);

-- Location: LCCOMB_X16_Y7_N4
\Mux80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux80~2_combout\ = (\Mux80~1_combout\ & (((!\Mux77~15_combout\ & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # (!\Mux80~1_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[93]~150_combout\) # 
-- ((\Mux77~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux80~1_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[93]~150_combout\,
	datac => \Mux77~15_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mux80~2_combout\);

-- Location: LCCOMB_X29_Y9_N2
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \mc[7]~input_o\ $ (VCC)
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\mc[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mc[7]~input_o\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X29_Y9_N4
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\mc[8]~input_o\ & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\mc[8]~input_o\ & (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\mc[8]~input_o\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mc[8]~input_o\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X29_Y9_N6
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\mc[9]~input_o\ & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\mc[9]~input_o\ & (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\mc[9]~input_o\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mc[9]~input_o\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X29_Y9_N8
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X30_Y9_N4
\Mod1|auto_generated|divider|divider|StageOut[33]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[33]~92_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \mc[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \mc[9]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[33]~92_combout\);

-- Location: LCCOMB_X29_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[33]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\);

-- Location: LCCOMB_X30_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[32]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \mc[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \mc[8]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\);

-- Location: LCCOMB_X30_Y9_N24
\Mod1|auto_generated|divider|divider|StageOut[32]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[32]~95_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[32]~95_combout\);

-- Location: LCCOMB_X29_Y9_N24
\Mod1|auto_generated|divider|divider|StageOut[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[31]~96_combout\ = (\mc[7]~input_o\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mc[7]~input_o\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[31]~96_combout\);

-- Location: LCCOMB_X30_Y9_N18
\Mod1|auto_generated|divider|divider|StageOut[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[31]~97_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[31]~97_combout\);

-- Location: LCCOMB_X29_Y9_N30
\Mod1|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \mc[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \mc[6]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X29_Y9_N28
\Mod1|auto_generated|divider|divider|StageOut[30]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[30]~99_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \mc[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \mc[6]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[30]~99_combout\);

-- Location: LCCOMB_X29_Y9_N10
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[30]~98_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[30]~99_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[30]~98_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[30]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[30]~99_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X29_Y9_N12
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[31]~96_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[31]~97_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[31]~96_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[31]~97_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~96_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[31]~97_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[31]~96_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[31]~97_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X29_Y9_N14
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[32]~95_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[32]~95_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[32]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X29_Y9_N16
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[33]~92_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[33]~92_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~92_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[33]~92_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X29_Y9_N18
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X29_Y9_N22
\Mod1|auto_generated|divider|divider|StageOut[44]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\mc[9]~input_o\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \mc[9]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\);

-- Location: LCCOMB_X26_Y9_N16
\Mod1|auto_generated|divider|divider|StageOut[44]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[44]~100_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[44]~100_combout\);

-- Location: LCCOMB_X29_Y9_N20
\Mod1|auto_generated|divider|divider|StageOut[43]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\mc[8]~input_o\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \mc[8]~input_o\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\);

-- Location: LCCOMB_X26_Y9_N14
\Mod1|auto_generated|divider|divider|StageOut[43]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[43]~101_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[43]~101_combout\);

-- Location: LCCOMB_X29_Y9_N26
\Mod1|auto_generated|divider|divider|StageOut[42]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\mc[7]~input_o\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \mc[7]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\);

-- Location: LCCOMB_X26_Y9_N8
\Mod1|auto_generated|divider|divider|StageOut[42]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[42]~102_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[42]~102_combout\);

-- Location: LCCOMB_X25_Y9_N12
\Mod1|auto_generated|divider|divider|StageOut[41]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[41]~104_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[41]~104_combout\);

-- Location: LCCOMB_X26_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[41]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[41]~103_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \mc[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \mc[6]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[41]~103_combout\);

-- Location: LCCOMB_X26_Y9_N10
\Mod1|auto_generated|divider|divider|StageOut[40]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[40]~106_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \mc[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \mc[5]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[40]~106_combout\);

-- Location: LCCOMB_X26_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[40]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[40]~105_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \mc[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \mc[5]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[40]~105_combout\);

-- Location: LCCOMB_X26_Y9_N18
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[40]~106_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[40]~105_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[40]~106_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[40]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[40]~106_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[40]~105_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X26_Y9_N20
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[41]~104_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[41]~103_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[41]~104_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[41]~103_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[41]~104_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[41]~103_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[41]~104_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[41]~103_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X26_Y9_N22
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~102_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~102_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[42]~102_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X26_Y9_N24
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[43]~101_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[43]~101_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[43]~101_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[43]~101_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X26_Y9_N26
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[44]~100_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[44]~100_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[44]~100_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[44]~100_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X26_Y9_N28
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X25_Y9_N10
\Mod1|auto_generated|divider|divider|StageOut[55]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[55]~107_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[55]~107_combout\);

-- Location: LCCOMB_X26_Y9_N12
\Mod1|auto_generated|divider|divider|StageOut[55]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[44]~168_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\);

-- Location: LCCOMB_X26_Y9_N30
\Mod1|auto_generated|divider|divider|StageOut[54]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[43]~169_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\);

-- Location: LCCOMB_X25_Y9_N4
\Mod1|auto_generated|divider|divider|StageOut[54]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~108_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~108_combout\);

-- Location: LCCOMB_X26_Y9_N4
\Mod1|auto_generated|divider|divider|StageOut[53]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[42]~170_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\);

-- Location: LCCOMB_X25_Y9_N14
\Mod1|auto_generated|divider|divider|StageOut[53]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[53]~109_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[53]~109_combout\);

-- Location: LCCOMB_X26_Y9_N6
\Mod1|auto_generated|divider|divider|StageOut[52]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\mc[6]~input_o\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[6]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\);

-- Location: LCCOMB_X25_Y9_N16
\Mod1|auto_generated|divider|divider|StageOut[52]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~110_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~110_combout\);

-- Location: LCCOMB_X24_Y9_N16
\Mod1|auto_generated|divider|divider|StageOut[51]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~111_combout\ = (\mc[5]~input_o\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mc[5]~input_o\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~111_combout\);

-- Location: LCCOMB_X24_Y9_N30
\Mod1|auto_generated|divider|divider|StageOut[51]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~112_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~112_combout\);

-- Location: LCCOMB_X24_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[50]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~113_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \mc[4]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~113_combout\);

-- Location: LCCOMB_X24_Y9_N6
\Mod1|auto_generated|divider|divider|StageOut[50]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~114_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \mc[4]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~114_combout\);

-- Location: LCCOMB_X25_Y9_N18
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[50]~113_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[50]~114_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[50]~113_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[50]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[50]~113_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[50]~114_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X25_Y9_N20
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[51]~111_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[51]~112_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[51]~111_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[51]~112_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[51]~111_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[51]~112_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[51]~111_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[51]~112_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X25_Y9_N22
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[52]~110_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[52]~110_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[52]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[52]~110_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X25_Y9_N24
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[53]~109_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[53]~109_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[53]~109_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[53]~109_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X25_Y9_N26
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[54]~108_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[54]~108_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[54]~108_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[54]~108_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X25_Y9_N28
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[55]~107_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[55]~107_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[55]~107_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[55]~107_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X25_Y9_N30
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X23_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[66]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[66]~115_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[66]~115_combout\);

-- Location: LCCOMB_X25_Y9_N6
\Mod1|auto_generated|divider|divider|StageOut[66]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[55]~150_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\);

-- Location: LCCOMB_X25_Y9_N8
\Mod1|auto_generated|divider|divider|StageOut[65]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[54]~151_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\);

-- Location: LCCOMB_X24_Y9_N12
\Mod1|auto_generated|divider|divider|StageOut[65]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[65]~116_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[65]~116_combout\);

-- Location: LCCOMB_X25_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[64]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[53]~152_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\);

-- Location: LCCOMB_X23_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[64]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[64]~117_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[64]~117_combout\);

-- Location: LCCOMB_X25_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[63]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[52]~171_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\);

-- Location: LCCOMB_X24_Y9_N18
\Mod1|auto_generated|divider|divider|StageOut[63]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[63]~118_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[63]~118_combout\);

-- Location: LCCOMB_X24_Y9_N24
\Mod1|auto_generated|divider|divider|StageOut[62]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[62]~119_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[62]~119_combout\);

-- Location: LCCOMB_X24_Y9_N22
\Mod1|auto_generated|divider|divider|StageOut[62]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\mc[5]~input_o\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \mc[5]~input_o\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\);

-- Location: LCCOMB_X24_Y9_N4
\Mod1|auto_generated|divider|divider|StageOut[61]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[61]~121_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[61]~121_combout\);

-- Location: LCCOMB_X24_Y9_N26
\Mod1|auto_generated|divider|divider|StageOut[61]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[61]~120_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \mc[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \mc[4]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[61]~120_combout\);

-- Location: LCCOMB_X24_Y9_N14
\Mod1|auto_generated|divider|divider|StageOut[60]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[60]~122_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \mc[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \mc[3]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[60]~122_combout\);

-- Location: LCCOMB_X26_Y6_N0
\Mod1|auto_generated|divider|divider|StageOut[60]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[60]~123_combout\ = (\mc[3]~input_o\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mc[3]~input_o\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[60]~123_combout\);

-- Location: LCCOMB_X23_Y9_N4
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[60]~122_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[60]~123_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[60]~122_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[60]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[60]~122_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[60]~123_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X23_Y9_N6
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[61]~121_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[61]~120_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[61]~121_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[61]~120_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[61]~121_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[61]~120_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[61]~121_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[61]~120_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X23_Y9_N8
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[62]~119_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[62]~119_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X23_Y9_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[63]~118_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[63]~118_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[63]~118_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[63]~118_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X23_Y9_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[64]~117_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[64]~117_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[64]~117_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[64]~117_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X23_Y9_N14
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[65]~116_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[65]~116_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[65]~116_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[65]~116_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X23_Y9_N16
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[66]~115_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[66]~115_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[66]~115_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[66]~115_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X23_Y9_N18
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X23_Y9_N20
\Mod1|auto_generated|divider|divider|StageOut[77]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[66]~153_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\);

-- Location: LCCOMB_X23_Y9_N28
\Mod1|auto_generated|divider|divider|StageOut[77]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[77]~124_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[77]~124_combout\);

-- Location: LCCOMB_X24_Y9_N8
\Mod1|auto_generated|divider|divider|StageOut[76]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[65]~154_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\);

-- Location: LCCOMB_X22_Y9_N24
\Mod1|auto_generated|divider|divider|StageOut[76]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[76]~125_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[76]~125_combout\);

-- Location: LCCOMB_X23_Y9_N30
\Mod1|auto_generated|divider|divider|StageOut[75]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[64]~155_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\);

-- Location: LCCOMB_X23_Y9_N26
\Mod1|auto_generated|divider|divider|StageOut[75]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[75]~126_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[75]~126_combout\);

-- Location: LCCOMB_X24_Y9_N10
\Mod1|auto_generated|divider|divider|StageOut[74]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[63]~156_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\);

-- Location: LCCOMB_X22_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[74]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[74]~127_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[74]~127_combout\);

-- Location: LCCOMB_X24_Y9_N20
\Mod1|auto_generated|divider|divider|StageOut[73]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[62]~172_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\);

-- Location: LCCOMB_X21_Y9_N12
\Mod1|auto_generated|divider|divider|StageOut[73]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[73]~128_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[73]~128_combout\);

-- Location: LCCOMB_X21_Y9_N10
\Mod1|auto_generated|divider|divider|StageOut[72]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[72]~129_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[72]~129_combout\);

-- Location: LCCOMB_X24_Y9_N28
\Mod1|auto_generated|divider|divider|StageOut[72]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\mc[4]~input_o\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[4]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\);

-- Location: LCCOMB_X22_Y9_N30
\Mod1|auto_generated|divider|divider|StageOut[71]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[71]~130_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \mc[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \mc[3]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[71]~130_combout\);

-- Location: LCCOMB_X21_Y9_N28
\Mod1|auto_generated|divider|divider|StageOut[71]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[71]~131_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[71]~131_combout\);

-- Location: LCCOMB_X21_Y9_N16
\Mod1|auto_generated|divider|divider|StageOut[70]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[70]~133_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \mc[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \mc[2]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[70]~133_combout\);

-- Location: LCCOMB_X21_Y9_N6
\Mod1|auto_generated|divider|divider|StageOut[70]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[70]~132_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \mc[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \mc[2]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[70]~132_combout\);

-- Location: LCCOMB_X22_Y9_N4
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[70]~133_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[70]~132_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[70]~133_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[70]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[70]~133_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[70]~132_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X22_Y9_N6
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[71]~130_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[71]~131_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[71]~130_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[71]~131_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[71]~130_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[71]~131_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[71]~130_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[71]~131_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X22_Y9_N8
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[72]~129_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X22_Y9_N10
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[73]~128_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[73]~128_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[73]~128_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[73]~128_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X22_Y9_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[74]~127_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[74]~127_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[74]~127_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[74]~127_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X22_Y9_N14
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[75]~126_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[75]~126_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[75]~126_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[75]~126_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X22_Y9_N16
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[76]~125_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[76]~125_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[76]~125_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[76]~125_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X22_Y9_N18
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[77]~124_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[77]~124_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[77]~124_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[77]~124_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X22_Y9_N20
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X21_Y9_N24
\Mod1|auto_generated|divider|divider|StageOut[82]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\);

-- Location: LCCOMB_X22_Y9_N26
\Mod1|auto_generated|divider|divider|StageOut[82]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\mc[3]~input_o\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \mc[3]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\);

-- Location: LCCOMB_X23_Y9_N24
\Mod1|auto_generated|divider|divider|StageOut[88]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[77]~157_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\);

-- Location: LCCOMB_X21_Y9_N22
\Mod1|auto_generated|divider|divider|StageOut[88]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\);

-- Location: LCCOMB_X21_Y9_N4
\Mod1|auto_generated|divider|divider|StageOut[87]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\);

-- Location: LCCOMB_X22_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[87]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[76]~158_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\);

-- Location: LCCOMB_X19_Y9_N20
\Mod1|auto_generated|divider|divider|StageOut[86]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\);

-- Location: LCCOMB_X23_Y9_N22
\Mod1|auto_generated|divider|divider|StageOut[86]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[75]~159_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\);

-- Location: LCCOMB_X19_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[85]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\);

-- Location: LCCOMB_X22_Y9_N28
\Mod1|auto_generated|divider|divider|StageOut[85]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[74]~160_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\);

-- Location: LCCOMB_X19_Y9_N30
\Mod1|auto_generated|divider|divider|StageOut[84]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\);

-- Location: LCCOMB_X21_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[84]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[73]~161_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\);

-- Location: LCCOMB_X22_Y9_N22
\Mod1|auto_generated|divider|divider|StageOut[83]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[72]~173_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\);

-- Location: LCCOMB_X21_Y9_N18
\Mod1|auto_generated|divider|divider|StageOut[83]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\);

-- Location: LCCOMB_X21_Y9_N20
\Mod1|auto_generated|divider|divider|StageOut[81]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\);

-- Location: LCCOMB_X21_Y9_N14
\Mod1|auto_generated|divider|divider|StageOut[81]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \mc[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \mc[2]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\);

-- Location: LCCOMB_X19_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[80]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[80]~141_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \mc[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \mc[1]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[80]~141_combout\);

-- Location: LCCOMB_X19_Y9_N24
\Mod1|auto_generated|divider|divider|StageOut[80]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[80]~140_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \mc[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \mc[1]~input_o\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[80]~140_combout\);

-- Location: LCCOMB_X18_Y9_N8
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[80]~141_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[80]~140_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[80]~141_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[80]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[80]~141_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[80]~140_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X18_Y9_N10
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X18_Y9_N12
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X18_Y9_N14
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X18_Y9_N16
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X18_Y9_N18
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X18_Y9_N20
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X18_Y9_N22
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X18_Y9_N24
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X18_Y9_N26
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X18_Y9_N6
\Mod1|auto_generated|divider|divider|StageOut[93]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[93]~149_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[82]~137_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[82]~174_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[93]~149_combout\);

-- Location: LCCOMB_X16_Y7_N18
\Mux80~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux80~3_combout\ = (\Mux77~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[93]~149_combout\))) # (!\Mux77~8_combout\ & (\Mux80~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux80~2_combout\,
	datac => \Mux77~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[93]~149_combout\,
	combout => \Mux80~3_combout\);

-- Location: LCCOMB_X16_Y7_N24
\Mux80~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux80~4_combout\ = (\Mux77~11_combout\ & (\Mux80~0_combout\)) # (!\Mux77~11_combout\ & ((\Mux80~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux80~0_combout\,
	datab => \Mux80~3_combout\,
	datad => \Mux77~11_combout\,
	combout => \Mux80~4_combout\);

-- Location: LCCOMB_X16_Y7_N28
\Mux80~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux80~7_combout\ = (\Mux77~1_combout\ & ((\Mux77~4_combout\ & (\Mux80~6_combout\)) # (!\Mux77~4_combout\ & ((\Mux80~4_combout\))))) # (!\Mux77~1_combout\ & (\Mux80~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~1_combout\,
	datab => \Mux80~6_combout\,
	datac => \Mux77~4_combout\,
	datad => \Mux80~4_combout\,
	combout => \Mux80~7_combout\);

-- Location: LCCOMB_X16_Y7_N8
\n[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(3) = (GLOBAL(\Mux10~7clkctrl_outclk\) & ((\Mux80~7_combout\))) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & (n(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => n(3),
	datac => \Mux10~7clkctrl_outclk\,
	datad => \Mux80~7_combout\,
	combout => n(3));

-- Location: LCCOMB_X14_Y4_N30
\Mux78~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux78~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[84]~158_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[84]~135_combout\,
	combout => \Mux78~6_combout\);

-- Location: LCCOMB_X19_Y11_N12
\Mux78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux78~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[84]~135_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[84]~164_combout\,
	combout => \Mux78~2_combout\);

-- Location: LCCOMB_X18_Y8_N28
\Mux78~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux78~3_combout\ = (!\Mux77~15_combout\ & ((\Mux77~5_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Mux77~5_combout\ & ((\Mux78~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mux77~5_combout\,
	datac => \Mux78~2_combout\,
	datad => \Mux77~15_combout\,
	combout => \Mux78~3_combout\);

-- Location: LCCOMB_X18_Y9_N28
\Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux78~0_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[84]~135_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[84]~163_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mux78~0_combout\);

-- Location: LCCOMB_X18_Y8_N26
\Mux78~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux78~1_combout\ = (\ds[1]~reg0_q\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\ds[1]~reg0_q\ & ((\Mux78~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mux78~0_combout\,
	combout => \Mux78~1_combout\);

-- Location: LCCOMB_X18_Y8_N2
\Mux78~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux78~4_combout\ = (\Mux77~8_combout\ & (((\Mux78~1_combout\)))) # (!\Mux77~8_combout\ & (\Mux78~3_combout\ & ((!\Mux77~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux78~3_combout\,
	datab => \Mux78~1_combout\,
	datac => \Mux77~8_combout\,
	datad => \Mux77~10_combout\,
	combout => \Mux78~4_combout\);

-- Location: LCCOMB_X18_Y8_N12
\Mux78~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux78~5_combout\ = (\Mux77~1_combout\ & ((\Mux77~4_combout\ & ((!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\Mux77~4_combout\ & (\Mux78~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux78~4_combout\,
	datab => \Mux77~4_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mux77~1_combout\,
	combout => \Mux78~5_combout\);

-- Location: LCCOMB_X18_Y8_N10
\Mux78~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux78~7_combout\ = (\Mux78~5_combout\) # ((!\Mux77~1_combout\ & \Mux78~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux77~1_combout\,
	datac => \Mux78~6_combout\,
	datad => \Mux78~5_combout\,
	combout => \Mux78~7_combout\);

-- Location: LCCOMB_X18_Y8_N30
\n[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(5) = (GLOBAL(\Mux10~7clkctrl_outclk\) & ((\Mux78~7_combout\))) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & (n(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(5),
	datac => \Mux10~7clkctrl_outclk\,
	datad => \Mux78~7_combout\,
	combout => n(5));

-- Location: LCCOMB_X21_Y11_N20
\Mod3|auto_generated|divider|divider|StageOut[96]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[96]~145_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[85]~134_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[85]~163_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[96]~145_combout\);

-- Location: LCCOMB_X18_Y11_N8
\Mux77~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~6_combout\ = (\act[2]~input_o\ & ((\ds[5]~reg0_q\) # ((!\ds[4]~reg0_q\ & \Mod3|auto_generated|divider|divider|StageOut[96]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \ds[4]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[96]~145_combout\,
	combout => \Mux77~6_combout\);

-- Location: LCCOMB_X18_Y11_N22
\Mux77~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~7_combout\ = (\Mux77~5_combout\ & (!\Mux77~6_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\Mux77~5_combout\ & (\Mux77~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~5_combout\,
	datab => \Mux77~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux77~7_combout\);

-- Location: LCCOMB_X19_Y9_N26
\Mux77~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~9_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[85]~162_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[85]~134_combout\,
	combout => \Mux77~9_combout\);

-- Location: LCCOMB_X18_Y11_N4
\Mux77~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~12_combout\ = (\Mux77~8_combout\ & ((\Mux77~11_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\Mux77~11_combout\ & ((\Mux77~9_combout\))))) # (!\Mux77~8_combout\ & (((\Mux77~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mux77~9_combout\,
	datac => \Mux77~8_combout\,
	datad => \Mux77~11_combout\,
	combout => \Mux77~12_combout\);

-- Location: LCCOMB_X18_Y11_N18
\Mux77~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~13_combout\ = (!\Mux77~4_combout\ & ((\Mux77~8_combout\ & ((\Mux77~12_combout\))) # (!\Mux77~8_combout\ & (\Mux77~7_combout\ & !\Mux77~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~7_combout\,
	datab => \Mux77~8_combout\,
	datac => \Mux77~12_combout\,
	datad => \Mux77~4_combout\,
	combout => \Mux77~13_combout\);

-- Location: LCCOMB_X18_Y11_N20
\Mux77~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~2_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\act[2]~input_o\) # (!\act[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \act[1]~input_o\,
	datad => \act[2]~input_o\,
	combout => \Mux77~2_combout\);

-- Location: LCCOMB_X18_Y11_N10
\Mux77~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~3_combout\ = (!\ds[2]~reg0_q\ & (\Mux77~2_combout\ & ((\Mux63~3_combout\) # (!\act[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux63~3_combout\,
	datac => \ds[2]~reg0_q\,
	datad => \Mux77~2_combout\,
	combout => \Mux77~3_combout\);

-- Location: LCCOMB_X14_Y4_N28
\Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~0_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[85]~134_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[85]~157_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mux77~0_combout\);

-- Location: LCCOMB_X18_Y11_N24
\Mux77~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux77~14_combout\ = (\Mux77~1_combout\ & ((\Mux77~13_combout\) # ((\Mux77~3_combout\)))) # (!\Mux77~1_combout\ & (((\Mux77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~13_combout\,
	datab => \Mux77~3_combout\,
	datac => \Mux77~1_combout\,
	datad => \Mux77~0_combout\,
	combout => \Mux77~14_combout\);

-- Location: LCCOMB_X18_Y11_N16
\n[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(6) = (GLOBAL(\Mux10~7clkctrl_outclk\) & (\Mux77~14_combout\)) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & ((n(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~14_combout\,
	datab => n(6),
	datad => \Mux10~7clkctrl_outclk\,
	combout => n(6));

-- Location: LCCOMB_X19_Y11_N26
\Mux75~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux75~3_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[87]~143_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[87]~167_combout\,
	combout => \Mux75~3_combout\);

-- Location: LCCOMB_X19_Y8_N26
\Mux75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux75~4_combout\ = (\act[2]~input_o\ & (!\ds[5]~reg0_q\ & (!\ds[4]~reg0_q\ & \Mux75~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \ds[5]~reg0_q\,
	datac => \ds[4]~reg0_q\,
	datad => \Mux75~3_combout\,
	combout => \Mux75~4_combout\);

-- Location: LCCOMB_X19_Y9_N28
\Mux75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux75~1_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[87]~166_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[87]~143_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mux75~1_combout\);

-- Location: LCCOMB_X19_Y8_N12
\Mux75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux75~2_combout\ = (!\ds[1]~reg0_q\ & \Mux75~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datad => \Mux75~1_combout\,
	combout => \Mux75~2_combout\);

-- Location: LCCOMB_X19_Y8_N16
\Mux75~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux75~5_combout\ = (\Mux77~8_combout\ & (((\Mux75~2_combout\)))) # (!\Mux77~8_combout\ & (\Mux75~4_combout\ & (!\Mux77~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux75~4_combout\,
	datab => \Mux77~8_combout\,
	datac => \Mux77~10_combout\,
	datad => \Mux75~2_combout\,
	combout => \Mux75~5_combout\);

-- Location: LCCOMB_X14_Y4_N22
\Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux75~0_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[87]~143_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[87]~161_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mux75~0_combout\);

-- Location: LCCOMB_X19_Y8_N18
\Mux75~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux75~6_combout\ = (\Mux77~1_combout\ & (\Mux75~5_combout\ & (!\Mux77~4_combout\))) # (!\Mux77~1_combout\ & (((\Mux75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~1_combout\,
	datab => \Mux75~5_combout\,
	datac => \Mux77~4_combout\,
	datad => \Mux75~0_combout\,
	combout => \Mux75~6_combout\);

-- Location: LCCOMB_X19_Y8_N24
\n[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(8) = (GLOBAL(\Mux10~7clkctrl_outclk\) & (\Mux75~6_combout\)) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & ((n(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux75~6_combout\,
	datac => \Mux10~7clkctrl_outclk\,
	datad => n(8),
	combout => n(8));

-- Location: LCCOMB_X18_Y11_N14
\Mux79~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux79~1_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\act[2]~input_o\) # (!\act[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datac => \act[1]~input_o\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mux79~1_combout\);

-- Location: LCCOMB_X18_Y11_N0
\Mux79~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux79~2_combout\ = (!\ds[2]~reg0_q\ & (\Mux79~1_combout\ & ((\Mux63~3_combout\) # (!\act[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datab => \Mux63~3_combout\,
	datac => \Mux79~1_combout\,
	datad => \act[2]~input_o\,
	combout => \Mux79~2_combout\);

-- Location: LCCOMB_X21_Y11_N26
\Mod3|auto_generated|divider|divider|StageOut[94]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[94]~146_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[83]~136_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[83]~165_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[94]~146_combout\);

-- Location: LCCOMB_X18_Y11_N26
\Mux79~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux79~3_combout\ = (\act[2]~input_o\ & ((\ds[5]~reg0_q\) # ((\Mod3|auto_generated|divider|divider|StageOut[94]~146_combout\ & !\ds[4]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[94]~146_combout\,
	datab => \ds[4]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	datad => \act[2]~input_o\,
	combout => \Mux79~3_combout\);

-- Location: LCCOMB_X18_Y11_N28
\Mux79~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux79~4_combout\ = (\Mux79~3_combout\ & ((!\Mux77~5_combout\))) # (!\Mux79~3_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Mux77~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux79~3_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mux77~5_combout\,
	combout => \Mux79~4_combout\);

-- Location: LCCOMB_X18_Y9_N2
\Mod1|auto_generated|divider|divider|StageOut[94]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[94]~145_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[83]~136_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[83]~164_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[94]~145_combout\);

-- Location: LCCOMB_X18_Y11_N2
\Mux79~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux79~5_combout\ = (\Mux77~8_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[94]~145_combout\) # (\Mux77~11_combout\)))) # (!\Mux77~8_combout\ & (\Mux79~4_combout\ & ((!\Mux77~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux79~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[94]~145_combout\,
	datac => \Mux77~8_combout\,
	datad => \Mux77~11_combout\,
	combout => \Mux79~5_combout\);

-- Location: LCCOMB_X18_Y11_N12
\Mux79~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux79~6_combout\ = (\Mux79~5_combout\ & (!\Mux77~4_combout\ & ((!\Mux77~11_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mux77~11_combout\,
	datac => \Mux79~5_combout\,
	datad => \Mux77~4_combout\,
	combout => \Mux79~6_combout\);

-- Location: LCCOMB_X14_Y4_N0
\Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux79~0_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[83]~159_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[83]~136_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mux79~0_combout\);

-- Location: LCCOMB_X18_Y11_N30
\Mux79~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux79~7_combout\ = (\Mux77~1_combout\ & ((\Mux79~2_combout\) # ((\Mux79~6_combout\)))) # (!\Mux77~1_combout\ & (((\Mux79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux79~2_combout\,
	datab => \Mux79~6_combout\,
	datac => \Mux77~1_combout\,
	datad => \Mux79~0_combout\,
	combout => \Mux79~7_combout\);

-- Location: LCCOMB_X18_Y11_N6
\n[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(4) = (GLOBAL(\Mux10~7clkctrl_outclk\) & ((\Mux79~7_combout\))) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & (n(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(4),
	datab => \Mux79~7_combout\,
	datad => \Mux10~7clkctrl_outclk\,
	combout => n(4));

-- Location: LCCOMB_X17_Y8_N12
\Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = (!n(5) & (!n(6) & (!n(8) & !n(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(5),
	datab => n(6),
	datac => n(8),
	datad => n(4),
	combout => \Equal2~0_combout\);

-- Location: LCCOMB_X13_Y4_N8
\Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux74~0_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[88]~160_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[88]~142_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mux74~0_combout\);

-- Location: LCCOMB_X21_Y11_N28
\Mod3|auto_generated|divider|divider|StageOut[99]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[99]~147_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[88]~166_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[88]~142_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[99]~147_combout\);

-- Location: LCCOMB_X18_Y8_N16
\Mux74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux74~1_combout\ = (!\ds[5]~reg0_q\ & (\Mod3|auto_generated|divider|divider|StageOut[99]~147_combout\ & (\act[2]~input_o\ & !\ds[4]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[99]~147_combout\,
	datac => \act[2]~input_o\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux74~1_combout\);

-- Location: LCCOMB_X18_Y9_N4
\Mod1|auto_generated|divider|divider|StageOut[99]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~146_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[88]~165_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[88]~142_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~146_combout\);

-- Location: LCCOMB_X18_Y8_N22
\Mux74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux74~2_combout\ = (!\Mux77~4_combout\ & ((\Mux77~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[99]~146_combout\))) # (!\Mux77~8_combout\ & (\Mux74~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux74~1_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~146_combout\,
	datac => \Mux77~8_combout\,
	datad => \Mux77~4_combout\,
	combout => \Mux74~2_combout\);

-- Location: LCCOMB_X18_Y8_N8
\Mux74~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux74~3_combout\ = (\Mux77~1_combout\ & (!\Mux77~11_combout\ & ((\Mux74~2_combout\)))) # (!\Mux77~1_combout\ & (((\Mux74~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~11_combout\,
	datab => \Mux77~1_combout\,
	datac => \Mux74~0_combout\,
	datad => \Mux74~2_combout\,
	combout => \Mux74~3_combout\);

-- Location: LCCOMB_X18_Y8_N0
\n[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(9) = (GLOBAL(\Mux10~7clkctrl_outclk\) & (\Mux74~3_combout\)) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & ((n(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux74~3_combout\,
	datab => n(9),
	datac => \Mux10~7clkctrl_outclk\,
	combout => n(9));

-- Location: LCCOMB_X21_Y11_N22
\Mux76~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux76~3_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[86]~144_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[86]~168_combout\,
	combout => \Mux76~3_combout\);

-- Location: LCCOMB_X18_Y8_N24
\Mux76~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux76~4_combout\ = (!\ds[5]~reg0_q\ & (\Mux76~3_combout\ & (\act[2]~input_o\ & !\ds[4]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \Mux76~3_combout\,
	datac => \act[2]~input_o\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux76~4_combout\);

-- Location: LCCOMB_X18_Y9_N30
\Mux76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux76~1_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[86]~144_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[86]~167_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mux76~1_combout\);

-- Location: LCCOMB_X18_Y8_N18
\Mux76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux76~2_combout\ = (!\ds[1]~reg0_q\ & \Mux76~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datac => \Mux76~1_combout\,
	combout => \Mux76~2_combout\);

-- Location: LCCOMB_X18_Y8_N14
\Mux76~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux76~5_combout\ = (\Mux77~8_combout\ & (((\Mux76~2_combout\)))) # (!\Mux77~8_combout\ & (!\Mux77~10_combout\ & (\Mux76~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~10_combout\,
	datab => \Mux76~4_combout\,
	datac => \Mux77~8_combout\,
	datad => \Mux76~2_combout\,
	combout => \Mux76~5_combout\);

-- Location: LCCOMB_X14_Y4_N24
\Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux76~0_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[86]~144_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[86]~162_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mux76~0_combout\);

-- Location: LCCOMB_X18_Y8_N20
\Mux76~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux76~6_combout\ = (\Mux77~1_combout\ & (!\Mux77~4_combout\ & (\Mux76~5_combout\))) # (!\Mux77~1_combout\ & (((\Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~4_combout\,
	datab => \Mux77~1_combout\,
	datac => \Mux76~5_combout\,
	datad => \Mux76~0_combout\,
	combout => \Mux76~6_combout\);

-- Location: LCCOMB_X18_Y8_N6
\n[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(7) = (GLOBAL(\Mux10~7clkctrl_outclk\) & (\Mux76~6_combout\)) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & ((n(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux76~6_combout\,
	datac => \Mux10~7clkctrl_outclk\,
	datad => n(7),
	combout => n(7));

-- Location: LCCOMB_X18_Y8_N4
\Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = (\Equal2~0_combout\ & (!n(9) & !n(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~0_combout\,
	datab => n(9),
	datad => n(7),
	combout => \Equal2~1_combout\);

-- Location: LCCOMB_X19_Y3_N26
\Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~2_combout\ = (!n(0) & (!n(3) & \Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => n(0),
	datac => n(3),
	datad => \Equal2~1_combout\,
	combout => \Equal2~2_combout\);

-- Location: LCCOMB_X19_Y3_N10
\Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (n(0) & (!n(3) & \Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => n(0),
	datac => n(3),
	datad => \Equal2~1_combout\,
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X19_Y8_N28
\Mod1|auto_generated|divider|divider|StageOut[91]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\mc[1]~input_o\)) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mc[1]~input_o\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\);

-- Location: LCCOMB_X19_Y11_N4
\Mod3|auto_generated|divider|divider|StageOut[91]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[91]~149_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\t[1]~input_o\))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \t[1]~input_o\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[91]~149_combout\);

-- Location: LCCOMB_X19_Y7_N14
\Mux82~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux82~2_combout\ = (\Mux77~15_combout\ & (((\Mux77~5_combout\)))) # (!\Mux77~15_combout\ & ((\Mux77~5_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Mux77~5_combout\ & 
-- ((\Mod3|auto_generated|divider|divider|StageOut[91]~149_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Mux77~15_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[91]~149_combout\,
	datad => \Mux77~5_combout\,
	combout => \Mux82~2_combout\);

-- Location: LCCOMB_X19_Y7_N6
\Mux82~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux82~3_combout\ = (\Mux82~2_combout\ & (((!\Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\) # (!\Mux77~15_combout\)))) # (!\Mux82~2_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- (\Mux77~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Mux82~2_combout\,
	datac => \Mux77~15_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Mux82~3_combout\);

-- Location: LCCOMB_X19_Y7_N28
\Mux82~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux82~4_combout\ = (\Mux77~11_combout\ & (((\Mux77~8_combout\)) # (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))) # (!\Mux77~11_combout\ & (((\Mux82~3_combout\ & !\Mux77~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \Mux77~11_combout\,
	datac => \Mux82~3_combout\,
	datad => \Mux77~8_combout\,
	combout => \Mux82~4_combout\);

-- Location: LCCOMB_X19_Y7_N20
\Mux82~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux82~5_combout\ = (\Mux82~4_combout\ & (((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\Mux77~8_combout\)))) # (!\Mux82~4_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\ & (\Mux77~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[91]~148_combout\,
	datab => \Mux82~4_combout\,
	datac => \Mux77~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mux82~5_combout\);

-- Location: LCCOMB_X19_Y7_N30
\Mux82~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux82~6_combout\ = (\Mux77~1_combout\ & ((\Mux77~4_combout\ & ((!\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # (!\Mux77~4_combout\ & (\Mux82~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux82~5_combout\,
	datab => \Mux77~1_combout\,
	datac => \Mux77~4_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mux82~6_combout\);

-- Location: LCCOMB_X18_Y7_N6
\Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux82~0_combout\ = (\Mux62~4_combout\ & ((\act[2]~input_o\ & (\Mux63~3_combout\)) # (!\act[2]~input_o\ & ((!\act[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux62~4_combout\,
	datac => \Mux63~3_combout\,
	datad => \act[1]~input_o\,
	combout => \Mux82~0_combout\);

-- Location: LCCOMB_X18_Y7_N8
\Mux82~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux82~1_combout\ = (\Mux82~0_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\at[1]~input_o\)) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mux82~0_combout\,
	datac => \at[1]~input_o\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mux82~1_combout\);

-- Location: LCCOMB_X19_Y7_N22
\Mux82~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux82~7_combout\ = (\Mux82~6_combout\) # (\Mux82~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux82~6_combout\,
	datad => \Mux82~1_combout\,
	combout => \Mux82~7_combout\);

-- Location: LCCOMB_X19_Y7_N26
\n[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(1) = (GLOBAL(\Mux10~7clkctrl_outclk\) & ((\Mux82~7_combout\))) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & (n(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(1),
	datab => \Mux82~7_combout\,
	datad => \Mux10~7clkctrl_outclk\,
	combout => n(1));

-- Location: LCCOMB_X18_Y9_N0
\Mod1|auto_generated|divider|divider|StageOut[92]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[92]~147_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[81]~139_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[81]~138_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[92]~147_combout\);

-- Location: LCCOMB_X19_Y7_N8
\Mux81~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux81~1_combout\ = (\Mux77~5_combout\ & ((\Mux77~15_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) # (!\Mux77~15_combout\ & (\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))) # 
-- (!\Mux77~5_combout\ & (\Mux77~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~5_combout\,
	datab => \Mux77~15_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Mux81~1_combout\);

-- Location: LCCOMB_X21_Y11_N24
\Mod3|auto_generated|divider|divider|StageOut[92]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[92]~148_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[81]~139_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[81]~138_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[92]~148_combout\);

-- Location: LCCOMB_X19_Y7_N18
\Mux81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux81~2_combout\ = (\Mux77~5_combout\ & (!\Mux81~1_combout\)) # (!\Mux77~5_combout\ & ((\Mux81~1_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)) # (!\Mux81~1_combout\ & 
-- ((\Mod3|auto_generated|divider|divider|StageOut[92]~148_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~5_combout\,
	datab => \Mux81~1_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[92]~148_combout\,
	combout => \Mux81~2_combout\);

-- Location: LCCOMB_X19_Y7_N24
\Mux81~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux81~3_combout\ = (\Mux77~8_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[92]~147_combout\)) # (!\Mux77~8_combout\ & ((\Mux81~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[92]~147_combout\,
	datab => \Mux81~2_combout\,
	datad => \Mux77~8_combout\,
	combout => \Mux81~3_combout\);

-- Location: LCCOMB_X17_Y7_N4
\Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux81~0_combout\ = (\Mux77~8_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\Mux77~8_combout\ & (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mux77~8_combout\,
	combout => \Mux81~0_combout\);

-- Location: LCCOMB_X17_Y7_N18
\Mux81~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux81~4_combout\ = (\Mux77~11_combout\ & ((\Mux81~0_combout\))) # (!\Mux77~11_combout\ & (\Mux81~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux77~11_combout\,
	datab => \Mux81~3_combout\,
	datad => \Mux81~0_combout\,
	combout => \Mux81~4_combout\);

-- Location: LCCOMB_X17_Y7_N20
\Mux81~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux81~5_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[81]~138_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[81]~139_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mux81~5_combout\);

-- Location: LCCOMB_X17_Y7_N10
\Mux81~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux81~6_combout\ = (\Mux77~1_combout\ & (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Mux77~1_combout\ & ((\Mux81~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mux77~1_combout\,
	datad => \Mux81~5_combout\,
	combout => \Mux81~6_combout\);

-- Location: LCCOMB_X17_Y7_N12
\Mux81~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux81~7_combout\ = (\Mux77~1_combout\ & ((\Mux77~4_combout\ & ((\Mux81~6_combout\))) # (!\Mux77~4_combout\ & (\Mux81~4_combout\)))) # (!\Mux77~1_combout\ & (((\Mux81~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux81~4_combout\,
	datab => \Mux77~1_combout\,
	datac => \Mux81~6_combout\,
	datad => \Mux77~4_combout\,
	combout => \Mux81~7_combout\);

-- Location: LCCOMB_X17_Y7_N6
\n[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- n(2) = (GLOBAL(\Mux10~7clkctrl_outclk\) & (\Mux81~7_combout\)) # (!GLOBAL(\Mux10~7clkctrl_outclk\) & ((n(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux81~7_combout\,
	datac => \Mux10~7clkctrl_outclk\,
	datad => n(2),
	combout => n(2));

-- Location: LCCOMB_X19_Y3_N24
\WideNor0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideNor0~0_combout\ = (\Equal2~1_combout\ & (((!n(1) & !n(2))) # (!n(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(3),
	datab => n(1),
	datac => n(2),
	datad => \Equal2~1_combout\,
	combout => \WideNor0~0_combout\);

-- Location: LCCOMB_X19_Y3_N20
\Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~0_combout\ = (\WideNor0~0_combout\ & ((n(2) $ (n(1))) # (!\Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datab => \WideNor0~0_combout\,
	datac => n(2),
	datad => n(1),
	combout => \Mux71~0_combout\);

-- Location: LCCOMB_X19_Y3_N28
\Mux72~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~2_combout\ = (\Mux71~0_combout\ & (((n(2)) # (n(1))) # (!\Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~2_combout\,
	datab => \Mux71~0_combout\,
	datac => n(2),
	datad => n(1),
	combout => \Mux72~2_combout\);

-- Location: LCCOMB_X18_Y5_N26
\Mux65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux65~1_combout\ = (\ds[1]~reg0_q\ & (!\ds[2]~reg0_q\ & (!\ds[3]~reg0_q\ & !\ds[5]~reg0_q\))) # (!\ds[1]~reg0_q\ & ((\ds[2]~reg0_q\ & (!\ds[3]~reg0_q\ & !\ds[5]~reg0_q\)) # (!\ds[2]~reg0_q\ & (\ds[3]~reg0_q\ $ (\ds[5]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[3]~reg0_q\,
	datad => \ds[5]~reg0_q\,
	combout => \Mux65~1_combout\);

-- Location: LCCOMB_X18_Y5_N28
\Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux65~0_combout\ = (!\ds[1]~reg0_q\ & (!\ds[2]~reg0_q\ & (!\ds[5]~reg0_q\ & !\ds[3]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux65~0_combout\);

-- Location: LCCOMB_X18_Y5_N16
\Mux65~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux65~2_combout\ = (!\ds[0]~reg0_q\ & ((\ds[4]~reg0_q\ & ((\Mux65~0_combout\))) # (!\ds[4]~reg0_q\ & (\Mux65~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[4]~reg0_q\,
	datab => \ds[0]~reg0_q\,
	datac => \Mux65~1_combout\,
	datad => \Mux65~0_combout\,
	combout => \Mux65~2_combout\);

-- Location: LCCOMB_X17_Y4_N4
\Mux72~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~6_combout\ = (\act[0]~input_o\ & (!\Mux29~0_combout\ & (\Mux72~2_combout\))) # (!\act[0]~input_o\ & (((\Mux65~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[0]~input_o\,
	datab => \Mux29~0_combout\,
	datac => \Mux72~2_combout\,
	datad => \Mux65~2_combout\,
	combout => \Mux72~6_combout\);

-- Location: LCCOMB_X18_Y7_N26
\Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = (\ds[5]~reg0_q\ & ((\ds[3]~reg0_q\) # (\ds[4]~reg0_q\))) # (!\ds[5]~reg0_q\ & (\ds[3]~reg0_q\ $ (!\ds[4]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datac => \ds[3]~reg0_q\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux60~0_combout\);

-- Location: LCCOMB_X17_Y7_N30
\Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~1_combout\ = (\ds[2]~reg0_q\ & (((\ds[1]~reg0_q\) # (!\Mux63~3_combout\)))) # (!\ds[2]~reg0_q\ & ((\ds[1]~reg0_q\ & ((!\Mux63~3_combout\))) # (!\ds[1]~reg0_q\ & (\Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datab => \Mux60~0_combout\,
	datac => \Mux63~3_combout\,
	datad => \ds[1]~reg0_q\,
	combout => \Mux60~1_combout\);

-- Location: LCCOMB_X18_Y7_N16
\Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux60~2_combout\ = (\ds[0]~reg0_q\ & (((!\Mux62~4_combout\)) # (!\Mux63~3_combout\))) # (!\ds[0]~reg0_q\ & (((\Mux60~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~3_combout\,
	datab => \Mux62~4_combout\,
	datac => \ds[0]~reg0_q\,
	datad => \Mux60~1_combout\,
	combout => \Mux60~2_combout\);

-- Location: LCCOMB_X17_Y4_N2
\Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = (\ds[5]~reg0_q\ & (!\ds[0]~reg0_q\ & (!\ds[2]~reg0_q\ & !\ds[3]~reg0_q\))) # (!\ds[5]~reg0_q\ & ((\ds[0]~reg0_q\ & (!\ds[2]~reg0_q\ & !\ds[3]~reg0_q\)) # (!\ds[0]~reg0_q\ & (\ds[2]~reg0_q\ $ (\ds[3]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \ds[0]~reg0_q\,
	datac => \ds[2]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux42~0_combout\);

-- Location: LCCOMB_X17_Y4_N20
\Mux72~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~4_combout\ = (!\act[0]~input_o\ & (\Mux42~0_combout\ & (!\ds[1]~reg0_q\ & !\ds[4]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[0]~input_o\,
	datab => \Mux42~0_combout\,
	datac => \ds[1]~reg0_q\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux72~4_combout\);

-- Location: LCCOMB_X17_Y4_N18
\Mux72~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~5_combout\ = (\Mux72~4_combout\) # ((\Mux72~2_combout\ & (!\Mux60~2_combout\ & \act[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux72~2_combout\,
	datab => \Mux60~2_combout\,
	datac => \act[0]~input_o\,
	datad => \Mux72~4_combout\,
	combout => \Mux72~5_combout\);

-- Location: LCCOMB_X17_Y4_N6
\Mux72~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~7_combout\ = (\act[2]~input_o\ & (((\act[1]~input_o\) # (\Mux72~5_combout\)))) # (!\act[2]~input_o\ & (\Mux72~6_combout\ & (!\act[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux72~6_combout\,
	datac => \act[1]~input_o\,
	datad => \Mux72~5_combout\,
	combout => \Mux72~7_combout\);

-- Location: IOIBUF_X23_Y0_N1
\avg~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avg,
	o => \avg~input_o\);

-- Location: LCCOMB_X21_Y4_N0
\Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~2_combout\ = (!\ds[0]~reg0_q\ & \ds[2]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ds[0]~reg0_q\,
	datad => \ds[2]~reg0_q\,
	combout => \Mux63~2_combout\);

-- Location: LCCOMB_X21_Y4_N26
\Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~0_combout\ = (!\ds[1]~reg0_q\ & ((\Mux63~2_combout\ & ((\avg~input_o\))) # (!\Mux63~2_combout\ & (!\ds[4]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[4]~reg0_q\,
	datac => \avg~input_o\,
	datad => \Mux63~2_combout\,
	combout => \Mux72~0_combout\);

-- Location: LCCOMB_X19_Y4_N4
\Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = (!\ds[2]~reg0_q\ & (\Mux63~3_combout\ & !\ds[0]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datac => \Mux63~3_combout\,
	datad => \ds[0]~reg0_q\,
	combout => \Mux36~0_combout\);

-- Location: LCCOMB_X21_Y4_N18
\Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~2_combout\ = (\ds[3]~reg0_q\) # ((\ds[5]~reg0_q\ & ((\ds[2]~reg0_q\))) # (!\ds[5]~reg0_q\ & ((\ds[4]~reg0_q\) # (!\ds[2]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \ds[4]~reg0_q\,
	datac => \ds[2]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux36~2_combout\);

-- Location: LCCOMB_X21_Y4_N28
\Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~1_combout\ = (\ds[0]~reg0_q\ & ((\ds[5]~reg0_q\) # ((\ds[2]~reg0_q\) # (\ds[3]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[0]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux36~1_combout\);

-- Location: LCCOMB_X21_Y4_N24
\Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~3_combout\ = (!\ds[1]~reg0_q\ & ((\Mux36~1_combout\) # ((\Mux36~2_combout\ & !\ds[0]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \Mux36~2_combout\,
	datac => \ds[0]~reg0_q\,
	datad => \Mux36~1_combout\,
	combout => \Mux36~3_combout\);

-- Location: LCCOMB_X21_Y4_N2
\Mux72~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~1_combout\ = (\act[0]~input_o\ & (!\Mux36~3_combout\ & ((\Mux72~0_combout\) # (\Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux72~0_combout\,
	datab => \Mux36~0_combout\,
	datac => \act[0]~input_o\,
	datad => \Mux36~3_combout\,
	combout => \Mux72~1_combout\);

-- Location: LCCOMB_X17_Y4_N16
\Mux72~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~3_combout\ = (\Mux72~1_combout\) # ((\Mux72~2_combout\ & (!\act[0]~input_o\ & !\Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux72~1_combout\,
	datab => \Mux72~2_combout\,
	datac => \act[0]~input_o\,
	datad => \Mux29~0_combout\,
	combout => \Mux72~3_combout\);

-- Location: LCCOMB_X17_Y4_N24
\Mux72~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux72~8_combout\ = (\Mux72~7_combout\ & (((\Mux65~2_combout\) # (!\act[1]~input_o\)))) # (!\Mux72~7_combout\ & (\Mux72~3_combout\ & (\act[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux72~7_combout\,
	datab => \Mux72~3_combout\,
	datac => \act[1]~input_o\,
	datad => \Mux65~2_combout\,
	combout => \Mux72~8_combout\);

-- Location: LCCOMB_X18_Y4_N10
\Mux71~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~1_combout\ = (\act[2]~input_o\ & ((\act[1]~input_o\) # (!\act[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[0]~input_o\,
	datac => \act[2]~input_o\,
	datad => \act[1]~input_o\,
	combout => \Mux71~1_combout\);

-- Location: LCCOMB_X17_Y7_N8
\Mux62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~6_combout\ = (\ds[5]~reg0_q\ & (!\ds[4]~reg0_q\ & !\ds[3]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ds[5]~reg0_q\,
	datac => \ds[4]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux62~6_combout\);

-- Location: LCCOMB_X18_Y4_N8
\Mux62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~7_combout\ = (!\ds[0]~reg0_q\ & (!\ds[2]~reg0_q\ & (!\ds[1]~reg0_q\ & \Mux62~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[0]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[1]~reg0_q\,
	datad => \Mux62~6_combout\,
	combout => \Mux62~7_combout\);

-- Location: LCCOMB_X18_Y5_N12
\Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (!\ds[0]~reg0_q\ & ((\ds[4]~reg0_q\ & (!\ds[5]~reg0_q\ & !\ds[1]~reg0_q\)) # (!\ds[4]~reg0_q\ & (\ds[5]~reg0_q\ $ (\ds[1]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[4]~reg0_q\,
	datab => \ds[0]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	datad => \ds[1]~reg0_q\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X19_Y4_N12
\Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\Mux5~0_combout\ & (!\ds[2]~reg0_q\ & !\ds[3]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~0_combout\,
	datac => \ds[2]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux5~1_combout\);

-- Location: LCCOMB_X19_Y4_N16
\Mux71~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~4_combout\ = (\act[1]~input_o\ & ((\ds[0]~reg0_q\) # ((\ds[1]~reg0_q\) # (!\act[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[0]~reg0_q\,
	datab => \act[0]~input_o\,
	datac => \ds[1]~reg0_q\,
	datad => \act[1]~input_o\,
	combout => \Mux71~4_combout\);

-- Location: LCCOMB_X19_Y4_N22
\Mux71~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~3_combout\ = ((\act[0]~input_o\ & \ds[1]~reg0_q\)) # (!\act[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \act[0]~input_o\,
	datac => \ds[1]~reg0_q\,
	datad => \act[1]~input_o\,
	combout => \Mux71~3_combout\);

-- Location: LCCOMB_X19_Y4_N18
\Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~6_combout\ = (!\ds[2]~reg0_q\ & (!\ds[0]~reg0_q\ & (\Mux63~3_combout\ & \avg~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datab => \ds[0]~reg0_q\,
	datac => \Mux63~3_combout\,
	datad => \avg~input_o\,
	combout => \Mux36~6_combout\);

-- Location: LCCOMB_X19_Y4_N26
\Mux71~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~5_combout\ = (\Mux71~4_combout\ & (((\Mux71~3_combout\ & \Mux36~6_combout\)))) # (!\Mux71~4_combout\ & ((\Mux5~1_combout\) # ((!\Mux71~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~1_combout\,
	datab => \Mux71~4_combout\,
	datac => \Mux71~3_combout\,
	datad => \Mux36~6_combout\,
	combout => \Mux71~5_combout\);

-- Location: LCCOMB_X21_Y4_N22
\Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~5_combout\ = (\Mux63~3_combout\ & (\ds[2]~reg0_q\ & \avg~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~3_combout\,
	datab => \ds[2]~reg0_q\,
	datad => \avg~input_o\,
	combout => \Mux36~5_combout\);

-- Location: LCCOMB_X19_Y4_N8
\Mux71~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~2_combout\ = ((\ds[1]~reg0_q\) # (!\act[1]~input_o\)) # (!\act[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \act[0]~input_o\,
	datac => \ds[1]~reg0_q\,
	datad => \act[1]~input_o\,
	combout => \Mux71~2_combout\);

-- Location: LCCOMB_X19_Y4_N6
\Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~4_combout\ = (\avg~input_o\ & (!\ds[2]~reg0_q\ & \Mux63~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avg~input_o\,
	datab => \ds[2]~reg0_q\,
	datac => \Mux63~3_combout\,
	combout => \Mux36~4_combout\);

-- Location: LCCOMB_X19_Y4_N24
\Mux71~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~6_combout\ = (\Mux71~5_combout\ & ((\Mux36~5_combout\) # ((\Mux71~2_combout\)))) # (!\Mux71~5_combout\ & (((!\Mux71~2_combout\ & \Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~5_combout\,
	datab => \Mux36~5_combout\,
	datac => \Mux71~2_combout\,
	datad => \Mux36~4_combout\,
	combout => \Mux71~6_combout\);

-- Location: LCCOMB_X18_Y4_N24
\Mux71~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~7_combout\ = (\act[2]~input_o\ & ((\act[1]~input_o\))) # (!\act[2]~input_o\ & (\act[0]~input_o\ & !\act[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[0]~input_o\,
	datac => \act[2]~input_o\,
	datad => \act[1]~input_o\,
	combout => \Mux71~7_combout\);

-- Location: LCCOMB_X18_Y4_N22
\Mux71~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~8_combout\ = (\act[2]~input_o\ & (((\Mux71~7_combout\)))) # (!\act[2]~input_o\ & ((\Mux71~7_combout\ & (\Mux62~6_combout\)) # (!\Mux71~7_combout\ & ((\Mux71~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~6_combout\,
	datab => \Mux71~6_combout\,
	datac => \act[2]~input_o\,
	datad => \Mux71~7_combout\,
	combout => \Mux71~8_combout\);

-- Location: LCCOMB_X18_Y4_N0
\Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~2_combout\ = (!\ds[2]~reg0_q\ & (!\ds[1]~reg0_q\ & (\ds[0]~reg0_q\ $ (\ds[3]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[0]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[1]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux41~2_combout\);

-- Location: LCCOMB_X18_Y4_N18
\Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux41~3_combout\ = (!\ds[5]~reg0_q\ & (!\ds[4]~reg0_q\ & \Mux41~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ds[5]~reg0_q\,
	datac => \ds[4]~reg0_q\,
	datad => \Mux41~2_combout\,
	combout => \Mux41~3_combout\);

-- Location: LCCOMB_X18_Y4_N4
\Mux71~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~9_combout\ = (\Mux71~1_combout\ & ((\Mux71~8_combout\ & (\Mux62~7_combout\)) # (!\Mux71~8_combout\ & ((\Mux41~3_combout\))))) # (!\Mux71~1_combout\ & (((\Mux71~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~1_combout\,
	datab => \Mux62~7_combout\,
	datac => \Mux71~8_combout\,
	datad => \Mux41~3_combout\,
	combout => \Mux71~9_combout\);

-- Location: LCCOMB_X17_Y7_N22
\Mux71~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~14_combout\ = (\Mux71~13_combout\ & ((\ds[4]~reg0_q\ & (!\ds[5]~reg0_q\ & !\ds[3]~reg0_q\)) # (!\ds[4]~reg0_q\ & (\ds[5]~reg0_q\ $ (\ds[3]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[4]~reg0_q\,
	datab => \ds[5]~reg0_q\,
	datac => \Mux71~13_combout\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux71~14_combout\);

-- Location: LCCOMB_X17_Y7_N26
\Mux71~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~11_combout\ = (\act[1]~input_o\ & (!\act[2]~input_o\ & !\act[0]~input_o\)) # (!\act[1]~input_o\ & ((\act[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \act[1]~input_o\,
	datac => \act[2]~input_o\,
	datad => \act[0]~input_o\,
	combout => \Mux71~11_combout\);

-- Location: LCCOMB_X17_Y7_N16
\Mux71~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~12_combout\ = ((!\ds[1]~reg0_q\ & (!\ds[2]~reg0_q\ & !\ds[0]~reg0_q\))) # (!\Mux71~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \Mux71~11_combout\,
	datad => \ds[0]~reg0_q\,
	combout => \Mux71~12_combout\);

-- Location: LCCOMB_X17_Y7_N24
\Mux71~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~15_combout\ = (\Mux71~11_combout\ & ((\ds[1]~reg0_q\ & (!\ds[2]~reg0_q\ & !\ds[0]~reg0_q\)) # (!\ds[1]~reg0_q\ & (\ds[2]~reg0_q\ $ (\ds[0]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \Mux71~11_combout\,
	datad => \ds[0]~reg0_q\,
	combout => \Mux71~15_combout\);

-- Location: LCCOMB_X17_Y7_N14
\Mux71~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~16_combout\ = (\Mux71~14_combout\ & ((\Mux71~12_combout\) # ((\Mux63~3_combout\ & \Mux71~15_combout\)))) # (!\Mux71~14_combout\ & (((\Mux63~3_combout\ & \Mux71~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~14_combout\,
	datab => \Mux71~12_combout\,
	datac => \Mux63~3_combout\,
	datad => \Mux71~15_combout\,
	combout => \Mux71~16_combout\);

-- Location: LCCOMB_X17_Y7_N0
\Mux66~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux66~3_combout\ = (\Mux71~12_combout\ & (((!\ds[4]~reg0_q\ & !\ds[3]~reg0_q\)) # (!\Mux71~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[4]~reg0_q\,
	datab => \Mux71~13_combout\,
	datac => \ds[3]~reg0_q\,
	datad => \Mux71~12_combout\,
	combout => \Mux66~3_combout\);

-- Location: LCCOMB_X19_Y3_N14
\Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal2~3_combout\ = (!n(2) & !n(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => n(2),
	datad => n(1),
	combout => \Equal2~3_combout\);

-- Location: LCCOMB_X19_Y3_N4
\Mux66~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux66~2_combout\ = (\Equal2~1_combout\ & ((n(3) & ((\Equal2~3_combout\))) # (!n(3) & ((!\Equal2~3_combout\) # (!n(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(3),
	datab => n(0),
	datac => \Equal2~3_combout\,
	datad => \Equal2~1_combout\,
	combout => \Mux66~2_combout\);

-- Location: LCCOMB_X19_Y3_N6
\Mux71~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~10_combout\ = (\Mux66~2_combout\ & ((!n(1)) # (!\Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datab => \Mux66~2_combout\,
	datad => n(1),
	combout => \Mux71~10_combout\);

-- Location: LCCOMB_X19_Y3_N16
\Mux71~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~18_combout\ = (\Mux71~10_combout\ & ((n(2)) # ((!n(1)) # (!\Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~10_combout\,
	datab => n(2),
	datac => \Equal2~2_combout\,
	datad => n(1),
	combout => \Mux71~18_combout\);

-- Location: LCCOMB_X21_Y3_N24
\Mux71~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux71~19_combout\ = (\Mux71~16_combout\ & (((\Mux71~18_combout\)))) # (!\Mux71~16_combout\ & (\Mux71~9_combout\ & (\Mux66~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~9_combout\,
	datab => \Mux71~16_combout\,
	datac => \Mux66~3_combout\,
	datad => \Mux71~18_combout\,
	combout => \Mux71~19_combout\);

-- Location: LCCOMB_X19_Y4_N30
\Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~8_combout\ = (\ds[2]~reg0_q\) # ((\ds[3]~reg0_q\) # ((\ds[4]~reg0_q\) # (!\ds[5]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datab => \ds[3]~reg0_q\,
	datac => \ds[4]~reg0_q\,
	datad => \ds[5]~reg0_q\,
	combout => \Mux36~8_combout\);

-- Location: LCCOMB_X19_Y4_N28
\Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\ds[4]~reg0_q\ & (!\ds[1]~reg0_q\ & (!\ds[2]~reg0_q\ & !\ds[3]~reg0_q\))) # (!\ds[4]~reg0_q\ & ((\ds[1]~reg0_q\ & (!\ds[2]~reg0_q\ & !\ds[3]~reg0_q\)) # (!\ds[1]~reg0_q\ & (\ds[2]~reg0_q\ $ (\ds[3]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[4]~reg0_q\,
	datab => \ds[1]~reg0_q\,
	datac => \ds[2]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X19_Y4_N2
\Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (!\ds[5]~reg0_q\ & (\Mux4~0_combout\ & !\ds[0]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \Mux4~0_combout\,
	datac => \ds[0]~reg0_q\,
	combout => \Mux4~1_combout\);

-- Location: LCCOMB_X19_Y4_N0
\Mux70~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux70~4_combout\ = (\Mux71~3_combout\ & ((\Mux71~4_combout\ & (\Mux36~0_combout\)) # (!\Mux71~4_combout\ & ((\Mux4~1_combout\))))) # (!\Mux71~3_combout\ & (!\Mux71~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~3_combout\,
	datab => \Mux71~4_combout\,
	datac => \Mux36~0_combout\,
	datad => \Mux4~1_combout\,
	combout => \Mux70~4_combout\);

-- Location: LCCOMB_X21_Y4_N8
\Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux36~7_combout\ = ((\ds[2]~reg0_q\) # (\avg~input_o\)) # (!\Mux63~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~3_combout\,
	datab => \ds[2]~reg0_q\,
	datad => \avg~input_o\,
	combout => \Mux36~7_combout\);

-- Location: LCCOMB_X19_Y4_N10
\Mux70~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux70~5_combout\ = (\Mux70~4_combout\ & (((\Mux71~2_combout\)) # (!\Mux36~8_combout\))) # (!\Mux70~4_combout\ & (((!\Mux71~2_combout\ & !\Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~8_combout\,
	datab => \Mux70~4_combout\,
	datac => \Mux71~2_combout\,
	datad => \Mux36~7_combout\,
	combout => \Mux70~5_combout\);

-- Location: LCCOMB_X18_Y4_N28
\Mux70~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux70~6_combout\ = (\act[2]~input_o\ & (((\Mux71~7_combout\)))) # (!\act[2]~input_o\ & ((\Mux71~7_combout\ & (\Mux62~6_combout\)) # (!\Mux71~7_combout\ & ((\Mux70~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~6_combout\,
	datab => \Mux70~5_combout\,
	datac => \act[2]~input_o\,
	datad => \Mux71~7_combout\,
	combout => \Mux70~6_combout\);

-- Location: LCCOMB_X18_Y4_N2
\Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~3_combout\ = (!\ds[0]~reg0_q\ & (!\ds[1]~reg0_q\ & (\ds[2]~reg0_q\ $ (\ds[3]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[0]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[1]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux40~3_combout\);

-- Location: LCCOMB_X18_Y4_N6
\Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux40~4_combout\ = (!\ds[5]~reg0_q\ & (!\ds[4]~reg0_q\ & \Mux40~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ds[5]~reg0_q\,
	datac => \ds[4]~reg0_q\,
	datad => \Mux40~3_combout\,
	combout => \Mux40~4_combout\);

-- Location: LCCOMB_X18_Y4_N30
\Mux70~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux70~7_combout\ = (\Mux71~1_combout\ & ((\Mux70~6_combout\ & (\Mux65~2_combout\)) # (!\Mux70~6_combout\ & ((\Mux40~4_combout\))))) # (!\Mux71~1_combout\ & (\Mux70~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~1_combout\,
	datab => \Mux70~6_combout\,
	datac => \Mux65~2_combout\,
	datad => \Mux40~4_combout\,
	combout => \Mux70~7_combout\);

-- Location: LCCOMB_X19_Y3_N30
\Mux70~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux70~9_combout\ = (\Equal2~1_combout\ & (!n(0) & (!n(2) & !n(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~1_combout\,
	datab => n(0),
	datac => n(2),
	datad => n(1),
	combout => \Mux70~9_combout\);

-- Location: LCCOMB_X19_Y3_N8
\Mux70~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux70~8_combout\ = (\Mux70~9_combout\) # ((\Equal2~2_combout\ & n(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux70~9_combout\,
	datac => \Equal2~2_combout\,
	datad => n(1),
	combout => \Mux70~8_combout\);

-- Location: LCCOMB_X21_Y3_N4
\Mux70~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux70~10_combout\ = (\Mux71~16_combout\ & (((\Mux70~8_combout\)))) # (!\Mux71~16_combout\ & (\Mux70~7_combout\ & (\Mux66~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux70~7_combout\,
	datab => \Mux71~16_combout\,
	datac => \Mux66~3_combout\,
	datad => \Mux70~8_combout\,
	combout => \Mux70~10_combout\);

-- Location: LCCOMB_X17_Y4_N12
\Mux69~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux69~2_combout\ = (\ds[1]~reg0_q\) # ((\ds[4]~reg0_q\) # ((\act[0]~input_o\ & !\act[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[0]~input_o\,
	datab => \ds[1]~reg0_q\,
	datac => \act[1]~input_o\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux69~2_combout\);

-- Location: LCCOMB_X17_Y4_N26
\Mux69~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux69~3_combout\ = (\ds[2]~reg0_q\ & ((\ds[5]~reg0_q\) # ((\ds[3]~reg0_q\) # (!\act[1]~input_o\)))) # (!\ds[2]~reg0_q\ & ((\ds[5]~reg0_q\ & ((\ds[3]~reg0_q\))) # (!\ds[5]~reg0_q\ & (\act[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[2]~reg0_q\,
	datab => \ds[5]~reg0_q\,
	datac => \act[1]~input_o\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux69~3_combout\);

-- Location: LCCOMB_X17_Y4_N0
\Mux69~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux69~4_combout\ = (\act[1]~input_o\ & (!\ds[3]~reg0_q\ & (\ds[5]~reg0_q\ $ (\ds[2]~reg0_q\)))) # (!\act[1]~input_o\ & (!\ds[2]~reg0_q\ & (\ds[5]~reg0_q\ $ (\ds[3]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \act[1]~input_o\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux69~4_combout\);

-- Location: LCCOMB_X17_Y4_N14
\Mux69~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux69~5_combout\ = (!\Mux69~2_combout\ & ((\ds[0]~reg0_q\ & (\Mux69~3_combout\ $ (!\Mux69~4_combout\))) # (!\ds[0]~reg0_q\ & (!\Mux69~3_combout\ & \Mux69~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux69~2_combout\,
	datab => \ds[0]~reg0_q\,
	datac => \Mux69~3_combout\,
	datad => \Mux69~4_combout\,
	combout => \Mux69~5_combout\);

-- Location: LCCOMB_X21_Y4_N10
\Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = (\avg~input_o\ & (!\ds[0]~reg0_q\ & (\ds[2]~reg0_q\ $ (\ds[1]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avg~input_o\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[0]~reg0_q\,
	datad => \ds[1]~reg0_q\,
	combout => \Mux33~0_combout\);

-- Location: LCCOMB_X21_Y4_N4
\Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = (\ds[1]~reg0_q\ & (((!\Mux63~3_combout\) # (!\Mux33~0_combout\)))) # (!\ds[1]~reg0_q\ & (\ds[4]~reg0_q\ & (!\Mux33~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[4]~reg0_q\,
	datac => \Mux33~0_combout\,
	datad => \Mux63~3_combout\,
	combout => \Mux33~1_combout\);

-- Location: LCCOMB_X21_Y4_N6
\Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = (!\Mux36~3_combout\ & (!\Mux33~1_combout\ & ((\Mux33~0_combout\) # (!\Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux33~0_combout\,
	datab => \Mux36~3_combout\,
	datac => \Mux33~1_combout\,
	datad => \Mux63~2_combout\,
	combout => \Mux33~2_combout\);

-- Location: LCCOMB_X17_Y4_N8
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\ds[3]~reg0_q\ & (!\ds[1]~reg0_q\ & (!\ds[5]~reg0_q\ & !\ds[4]~reg0_q\))) # (!\ds[3]~reg0_q\ & ((\ds[1]~reg0_q\ & (!\ds[5]~reg0_q\ & !\ds[4]~reg0_q\)) # (!\ds[1]~reg0_q\ & (\ds[5]~reg0_q\ $ (\ds[4]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[3]~reg0_q\,
	datab => \ds[1]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X18_Y4_N12
\Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (!\ds[2]~reg0_q\ & (!\ds[0]~reg0_q\ & \Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ds[2]~reg0_q\,
	datac => \ds[0]~reg0_q\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~1_combout\);

-- Location: LCCOMB_X18_Y5_N2
\Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\ds[5]~reg0_q\ & ((\ds[0]~reg0_q\) # ((\ds[2]~reg0_q\) # (\ds[1]~reg0_q\)))) # (!\ds[5]~reg0_q\ & ((\ds[0]~reg0_q\ & ((\ds[2]~reg0_q\) # (\ds[1]~reg0_q\))) # (!\ds[0]~reg0_q\ & (\ds[2]~reg0_q\ & \ds[1]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \ds[0]~reg0_q\,
	datac => \ds[2]~reg0_q\,
	datad => \ds[1]~reg0_q\,
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X18_Y5_N20
\Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = (\Mux14~0_combout\) # ((\ds[3]~reg0_q\) # (\ds[4]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux14~0_combout\,
	datac => \ds[3]~reg0_q\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux14~1_combout\);

-- Location: LCCOMB_X19_Y3_N2
\Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\Mux71~0_combout\ & (((n(1)) # (!n(2))) # (!\Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~2_combout\,
	datab => \Mux71~0_combout\,
	datac => n(2),
	datad => n(1),
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X18_Y5_N18
\Mux62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux62~5_combout\ = (!\ds[1]~reg0_q\ & (!\ds[0]~reg0_q\ & !\ds[2]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datac => \ds[0]~reg0_q\,
	datad => \ds[2]~reg0_q\,
	combout => \Mux62~5_combout\);

-- Location: LCCOMB_X18_Y5_N30
\Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = (!\Mux14~1_combout\ & ((\Mux62~5_combout\ & (\ds[5]~reg0_q\)) # (!\Mux62~5_combout\ & ((\Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~1_combout\,
	datab => \ds[5]~reg0_q\,
	datac => \Mux26~0_combout\,
	datad => \Mux62~5_combout\,
	combout => \Mux14~2_combout\);

-- Location: LCCOMB_X18_Y4_N14
\Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux69~0_combout\ = (\act[1]~input_o\ & (((\act[0]~input_o\)))) # (!\act[1]~input_o\ & ((\act[0]~input_o\ & ((\Mux14~2_combout\))) # (!\act[0]~input_o\ & (\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \act[1]~input_o\,
	datac => \Mux14~2_combout\,
	datad => \act[0]~input_o\,
	combout => \Mux69~0_combout\);

-- Location: LCCOMB_X17_Y4_N10
\Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = (\Mux26~0_combout\ & !\Mux29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~0_combout\,
	datad => \Mux29~0_combout\,
	combout => \Mux26~1_combout\);

-- Location: LCCOMB_X17_Y4_N30
\Mux69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux69~1_combout\ = (\act[1]~input_o\ & ((\Mux69~0_combout\ & (\Mux33~2_combout\)) # (!\Mux69~0_combout\ & ((\Mux26~1_combout\))))) # (!\act[1]~input_o\ & (((\Mux69~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[1]~input_o\,
	datab => \Mux33~2_combout\,
	datac => \Mux69~0_combout\,
	datad => \Mux26~1_combout\,
	combout => \Mux69~1_combout\);

-- Location: LCCOMB_X17_Y4_N28
\Mux69~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux69~6_combout\ = (!\act[1]~input_o\ & (!\Mux60~2_combout\ & (\act[0]~input_o\ & \Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[1]~input_o\,
	datab => \Mux60~2_combout\,
	datac => \act[0]~input_o\,
	datad => \Mux26~0_combout\,
	combout => \Mux69~6_combout\);

-- Location: LCCOMB_X17_Y4_N22
\Mux69~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux69~7_combout\ = (\act[2]~input_o\ & ((\Mux69~5_combout\) # ((\Mux69~6_combout\)))) # (!\act[2]~input_o\ & (((\Mux69~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux69~5_combout\,
	datac => \Mux69~1_combout\,
	datad => \Mux69~6_combout\,
	combout => \Mux69~7_combout\);

-- Location: LCCOMB_X19_Y8_N30
\Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~4_combout\ = (\Mux63~3_combout\ & (\ds[2]~reg0_q\ & (!\ds[1]~reg0_q\ & !\ds[0]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~3_combout\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[1]~reg0_q\,
	datad => \ds[0]~reg0_q\,
	combout => \Mux63~4_combout\);

-- Location: LCCOMB_X18_Y5_N24
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (!\ds[1]~reg0_q\ & (!\ds[0]~reg0_q\ & (\ds[5]~reg0_q\ $ (\ds[3]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[0]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	datad => \ds[3]~reg0_q\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X18_Y5_N22
\Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\Mux1~0_combout\ & (!\ds[2]~reg0_q\ & !\ds[4]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux1~0_combout\,
	datac => \ds[2]~reg0_q\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux1~1_combout\);

-- Location: LCCOMB_X19_Y3_N0
\Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = (\Equal2~2_combout\ & (!n(2) & n(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~2_combout\,
	datac => n(2),
	datad => n(1),
	combout => \Equal4~0_combout\);

-- Location: LCCOMB_X18_Y3_N22
\Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\Mux62~5_combout\ & (((\ds[5]~reg0_q\)))) # (!\Mux62~5_combout\ & (!\Equal4~0_combout\ & ((\WideNor0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~5_combout\,
	datab => \Equal4~0_combout\,
	datac => \ds[5]~reg0_q\,
	datad => \WideNor0~0_combout\,
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X18_Y3_N0
\Mux73~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~8_combout\ = (\act[0]~input_o\ & (((!\Mux14~1_combout\ & \Mux25~0_combout\)))) # (!\act[0]~input_o\ & (\Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~1_combout\,
	datab => \Mux14~1_combout\,
	datac => \Mux25~0_combout\,
	datad => \act[0]~input_o\,
	combout => \Mux73~8_combout\);

-- Location: LCCOMB_X17_Y7_N2
\Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = (!\ds[2]~reg0_q\ & ((\ds[0]~reg0_q\ & (!\ds[5]~reg0_q\ & !\ds[1]~reg0_q\)) # (!\ds[0]~reg0_q\ & (\ds[5]~reg0_q\ $ (\ds[1]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[0]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[5]~reg0_q\,
	datad => \ds[1]~reg0_q\,
	combout => \Mux38~0_combout\);

-- Location: LCCOMB_X18_Y3_N10
\Mux73~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~5_combout\ = (!\ds[4]~reg0_q\ & (!\ds[3]~reg0_q\ & (!\act[0]~input_o\ & \Mux38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[4]~reg0_q\,
	datab => \ds[3]~reg0_q\,
	datac => \act[0]~input_o\,
	datad => \Mux38~0_combout\,
	combout => \Mux73~5_combout\);

-- Location: LCCOMB_X18_Y3_N16
\Mux73~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~6_combout\ = (\WideNor0~0_combout\ & (\act[0]~input_o\ & !\Mux60~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WideNor0~0_combout\,
	datac => \act[0]~input_o\,
	datad => \Mux60~2_combout\,
	combout => \Mux73~6_combout\);

-- Location: LCCOMB_X18_Y3_N30
\Mux73~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~7_combout\ = (\Mux73~5_combout\) # ((!\Equal4~0_combout\ & \Mux73~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux73~5_combout\,
	datac => \Equal4~0_combout\,
	datad => \Mux73~6_combout\,
	combout => \Mux73~7_combout\);

-- Location: LCCOMB_X18_Y3_N2
\Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux68~0_combout\ = (\act[2]~input_o\ & (((\Mux73~7_combout\) # (\act[1]~input_o\)))) # (!\act[2]~input_o\ & (\Mux73~8_combout\ & ((!\act[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux73~8_combout\,
	datac => \Mux73~7_combout\,
	datad => \act[1]~input_o\,
	combout => \Mux68~0_combout\);

-- Location: LCCOMB_X21_Y4_N20
\Mux73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~2_combout\ = (\ds[1]~reg0_q\ & (((!\ds[0]~reg0_q\)))) # (!\ds[1]~reg0_q\ & (!\ds[2]~reg0_q\ & (\ds[0]~reg0_q\ & \Mux63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[2]~reg0_q\,
	datac => \ds[0]~reg0_q\,
	datad => \Mux63~3_combout\,
	combout => \Mux73~2_combout\);

-- Location: LCCOMB_X21_Y4_N30
\Mux73~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~3_combout\ = (\ds[0]~reg0_q\ & (((\Mux73~2_combout\)))) # (!\ds[0]~reg0_q\ & ((\Mux73~2_combout\ & ((!\Mux36~7_combout\))) # (!\Mux73~2_combout\ & (\Mux36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~5_combout\,
	datab => \Mux36~7_combout\,
	datac => \ds[0]~reg0_q\,
	datad => \Mux73~2_combout\,
	combout => \Mux73~3_combout\);

-- Location: LCCOMB_X18_Y3_N8
\Mux73~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux73~4_combout\ = (\act[0]~input_o\ & (((\Mux73~3_combout\)))) # (!\act[0]~input_o\ & (\Mux25~0_combout\ & ((!\Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~0_combout\,
	datab => \Mux73~3_combout\,
	datac => \Mux14~1_combout\,
	datad => \act[0]~input_o\,
	combout => \Mux73~4_combout\);

-- Location: LCCOMB_X18_Y3_N28
\Mux68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux68~1_combout\ = (\Mux68~0_combout\ & ((\Mux63~4_combout\) # ((!\act[1]~input_o\)))) # (!\Mux68~0_combout\ & (((\Mux73~4_combout\ & \act[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux63~4_combout\,
	datab => \Mux68~0_combout\,
	datac => \Mux73~4_combout\,
	datad => \act[1]~input_o\,
	combout => \Mux68~1_combout\);

-- Location: LCCOMB_X19_Y3_N22
\Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~0_combout\ = ((n(1) & ((!\Equal2~2_combout\))) # (!n(1) & (!\Equal3~0_combout\))) # (!n(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datab => n(2),
	datac => \Equal2~2_combout\,
	datad => n(1),
	combout => \Mux67~0_combout\);

-- Location: LCCOMB_X18_Y3_N6
\Mux67~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~5_combout\ = (\Mux62~5_combout\ & (((\ds[5]~reg0_q\)))) # (!\Mux62~5_combout\ & (\WideNor0~0_combout\ & ((\Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~5_combout\,
	datab => \WideNor0~0_combout\,
	datac => \ds[5]~reg0_q\,
	datad => \Mux67~0_combout\,
	combout => \Mux67~5_combout\);

-- Location: LCCOMB_X18_Y3_N24
\Mux67~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~6_combout\ = (!\Mux14~1_combout\ & (\Mux67~5_combout\ & (\act[1]~input_o\ $ (\act[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[1]~input_o\,
	datab => \act[0]~input_o\,
	datac => \Mux14~1_combout\,
	datad => \Mux67~5_combout\,
	combout => \Mux67~6_combout\);

-- Location: LCCOMB_X21_Y4_N12
\Mux67~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~7_combout\ = (!\ds[1]~reg0_q\ & ((\ds[2]~reg0_q\ & ((\avg~input_o\))) # (!\ds[2]~reg0_q\ & (!\ds[4]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[1]~reg0_q\,
	datab => \ds[4]~reg0_q\,
	datac => \ds[2]~reg0_q\,
	datad => \avg~input_o\,
	combout => \Mux67~7_combout\);

-- Location: LCCOMB_X21_Y4_N14
\Mux67~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~8_combout\ = (\Mux67~7_combout\ & (((\Mux36~4_combout\ & \ds[1]~reg0_q\)) # (!\Mux36~2_combout\))) # (!\Mux67~7_combout\ & (((\Mux36~4_combout\ & \ds[1]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux67~7_combout\,
	datab => \Mux36~2_combout\,
	datac => \Mux36~4_combout\,
	datad => \ds[1]~reg0_q\,
	combout => \Mux67~8_combout\);

-- Location: LCCOMB_X18_Y4_N20
\Mux67~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~9_combout\ = (!\ds[0]~reg0_q\ & (\act[0]~input_o\ & (\Mux67~8_combout\ & \act[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[0]~reg0_q\,
	datab => \act[0]~input_o\,
	datac => \Mux67~8_combout\,
	datad => \act[1]~input_o\,
	combout => \Mux67~9_combout\);

-- Location: LCCOMB_X18_Y3_N26
\Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~1_combout\ = (\Mux67~0_combout\ & (\act[2]~input_o\ & \Mux73~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux67~0_combout\,
	datac => \act[2]~input_o\,
	datad => \Mux73~6_combout\,
	combout => \Mux67~1_combout\);

-- Location: LCCOMB_X18_Y5_N0
\Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = (!\ds[2]~reg0_q\ & (!\ds[1]~reg0_q\ & (\ds[5]~reg0_q\ $ (\ds[0]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \ds[0]~reg0_q\,
	datac => \ds[2]~reg0_q\,
	datad => \ds[1]~reg0_q\,
	combout => \Mux37~0_combout\);

-- Location: LCCOMB_X18_Y5_N10
\Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux37~1_combout\ = (\Mux37~0_combout\ & (!\ds[3]~reg0_q\ & !\ds[4]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux37~0_combout\,
	datac => \ds[3]~reg0_q\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux37~1_combout\);

-- Location: LCCOMB_X18_Y3_N4
\Mux67~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~2_combout\ = (!\ds[5]~reg0_q\ & (\ds[3]~reg0_q\ & (!\act[2]~input_o\ & !\ds[4]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ds[5]~reg0_q\,
	datab => \ds[3]~reg0_q\,
	datac => \act[2]~input_o\,
	datad => \ds[4]~reg0_q\,
	combout => \Mux67~2_combout\);

-- Location: LCCOMB_X18_Y3_N18
\Mux67~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~3_combout\ = (\Mux37~1_combout\ & ((\act[2]~input_o\) # ((\Mux67~2_combout\ & \Mux62~5_combout\)))) # (!\Mux37~1_combout\ & (\Mux67~2_combout\ & ((\Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux37~1_combout\,
	datab => \Mux67~2_combout\,
	datac => \act[2]~input_o\,
	datad => \Mux62~5_combout\,
	combout => \Mux67~3_combout\);

-- Location: LCCOMB_X18_Y3_N20
\Mux67~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~4_combout\ = (!\act[1]~input_o\ & ((\Mux67~1_combout\) # ((\Mux67~3_combout\ & !\act[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux67~1_combout\,
	datab => \Mux67~3_combout\,
	datac => \act[0]~input_o\,
	datad => \act[1]~input_o\,
	combout => \Mux67~4_combout\);

-- Location: LCCOMB_X18_Y3_N14
\Mux67~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux67~10_combout\ = (\Mux67~4_combout\) # ((!\act[2]~input_o\ & ((\Mux67~6_combout\) # (\Mux67~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \act[2]~input_o\,
	datab => \Mux67~6_combout\,
	datac => \Mux67~9_combout\,
	datad => \Mux67~4_combout\,
	combout => \Mux67~10_combout\);

-- Location: LCCOMB_X19_Y4_N20
\Mux66~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux66~4_combout\ = (\Mux71~3_combout\ & ((\Mux71~4_combout\ & ((\Mux36~6_combout\))) # (!\Mux71~4_combout\ & (\Mux1~1_combout\)))) # (!\Mux71~3_combout\ & (!\Mux71~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~3_combout\,
	datab => \Mux71~4_combout\,
	datac => \Mux1~1_combout\,
	datad => \Mux36~6_combout\,
	combout => \Mux66~4_combout\);

-- Location: LCCOMB_X19_Y4_N14
\Mux66~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux66~5_combout\ = (\Mux66~4_combout\ & (((\Mux71~2_combout\)) # (!\Mux36~8_combout\))) # (!\Mux66~4_combout\ & (((!\Mux71~2_combout\ & \Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux36~8_combout\,
	datab => \Mux66~4_combout\,
	datac => \Mux71~2_combout\,
	datad => \Mux36~4_combout\,
	combout => \Mux66~5_combout\);

-- Location: LCCOMB_X18_Y4_N26
\Mux66~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux66~6_combout\ = (\act[2]~input_o\ & (((\Mux71~7_combout\)))) # (!\act[2]~input_o\ & ((\Mux71~7_combout\ & (\Mux62~6_combout\)) # (!\Mux71~7_combout\ & ((\Mux66~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux62~6_combout\,
	datab => \Mux66~5_combout\,
	datac => \act[2]~input_o\,
	datad => \Mux71~7_combout\,
	combout => \Mux66~6_combout\);

-- Location: LCCOMB_X18_Y4_N16
\Mux66~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux66~7_combout\ = (\Mux71~1_combout\ & ((\Mux66~6_combout\ & (\Mux62~7_combout\)) # (!\Mux66~6_combout\ & ((\Mux37~1_combout\))))) # (!\Mux71~1_combout\ & (((\Mux66~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux71~1_combout\,
	datab => \Mux62~7_combout\,
	datac => \Mux66~6_combout\,
	datad => \Mux37~1_combout\,
	combout => \Mux66~7_combout\);

-- Location: LCCOMB_X19_Y3_N12
\Mux66~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux66~8_combout\ = (\Mux66~2_combout\ & (((n(1)) # (!n(2))) # (!\Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~2_combout\,
	datab => \Mux66~2_combout\,
	datac => n(2),
	datad => n(1),
	combout => \Mux66~8_combout\);

-- Location: LCCOMB_X21_Y3_N26
\Mux66~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux66~9_combout\ = (\Mux71~16_combout\ & (((\Mux66~8_combout\)))) # (!\Mux71~16_combout\ & (\Mux66~7_combout\ & (\Mux66~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux66~7_combout\,
	datab => \Mux71~16_combout\,
	datac => \Mux66~3_combout\,
	datad => \Mux66~8_combout\,
	combout => \Mux66~9_combout\);

ww_ds(0) <= \ds[0]~output_o\;

ww_ds(1) <= \ds[1]~output_o\;

ww_ds(2) <= \ds[2]~output_o\;

ww_ds(3) <= \ds[3]~output_o\;

ww_ds(4) <= \ds[4]~output_o\;

ww_ds(5) <= \ds[5]~output_o\;

ww_dd(0) <= \dd[0]~output_o\;

ww_dd(1) <= \dd[1]~output_o\;

ww_dd(2) <= \dd[2]~output_o\;

ww_dd(3) <= \dd[3]~output_o\;

ww_dd(4) <= \dd[4]~output_o\;

ww_dd(5) <= \dd[5]~output_o\;

ww_dd(6) <= \dd[6]~output_o\;

ww_dd(7) <= \dd[7]~output_o\;
END structure;


