{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635046745297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635046745297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 09:09:05 2021 " "Processing started: Sun Oct 24 09:09:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635046745297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046745297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial-Comparator -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Serial-Comparator -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046745297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635046745790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635046745790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046761747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046761747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046761749 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046761749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial-comparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file serial-comparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_comparator-BHV " "Found design unit 1: Serial_comparator-BHV" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046761751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_comparator " "Found entity 1: Serial_comparator" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046761751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635046761797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_comparator Serial_comparator:add_instance " "Elaborating entity \"Serial_comparator\" for hierarchy \"Serial_comparator:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/DUT.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046761799 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l Serial-Comparator.vhdl(27) " "VHDL Process Statement warning at Serial-Comparator.vhdl(27): inferring latch(es) for signal or variable \"l\", which holds its previous value in one or more paths through the process" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635046761800 "|DUT|Serial_comparator:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g Serial-Comparator.vhdl(27) " "VHDL Process Statement warning at Serial-Comparator.vhdl(27): inferring latch(es) for signal or variable \"g\", which holds its previous value in one or more paths through the process" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635046761800 "|DUT|Serial_comparator:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next Serial-Comparator.vhdl(27) " "VHDL Process Statement warning at Serial-Comparator.vhdl(27): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635046761800 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.lt Serial-Comparator.vhdl(27) " "Inferred latch for \"y_next.lt\" at Serial-Comparator.vhdl(27)" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761800 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.eq Serial-Comparator.vhdl(27) " "Inferred latch for \"y_next.eq\" at Serial-Comparator.vhdl(27)" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761800 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.gt Serial-Comparator.vhdl(27) " "Inferred latch for \"y_next.gt\" at Serial-Comparator.vhdl(27)" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761800 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.rst Serial-Comparator.vhdl(27) " "Inferred latch for \"y_next.rst\" at Serial-Comparator.vhdl(27)" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761800 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g Serial-Comparator.vhdl(27) " "Inferred latch for \"g\" at Serial-Comparator.vhdl(27)" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761800 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l Serial-Comparator.vhdl(27) " "Inferred latch for \"l\" at Serial-Comparator.vhdl(27)" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046761801 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Serial_comparator:add_instance\|y_next.gt_243 Serial_comparator:add_instance\|g " "Duplicate LATCH primitive \"Serial_comparator:add_instance\|y_next.gt_243\" merged with LATCH primitive \"Serial_comparator:add_instance\|g\"" {  } { { "Serial-Comparator.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Comparator/Serial-Comparator.vhdl" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046762093 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1635046762093 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635046762108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635046762115 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635046762115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635046762115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635046762115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635046762164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 09:09:22 2021 " "Processing ended: Sun Oct 24 09:09:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635046762164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635046762164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635046762164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046762164 ""}
