<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/ezr32wg/include/ezr32wg_dmactrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_b946500f74c6245977978dd24ee90bb9.html">ezr32wg</a></li><li class="navelem"><a class="el" href="dir_a9422eb9f0c1ee9109f4cc49b6ceceaa.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ezr32wg_dmactrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ezr32wg__dmactrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gae2d502cf92084026382be6815f1ed90e">   41</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_INC_MASK                         0xC0000000UL  </span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga0bdf93cab208cf8c9c9557238436c741">   42</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_INC_SHIFT                        30            </span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga10aa2de702fbea31301610565c89bfd6">   43</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_INC_BYTE                         0x00          </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga34acd287308b444d027611df69fca90b">   44</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_INC_HALFWORD                     0x01          </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga45dd5242605d0fa5c399419b886c46fb">   45</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_INC_WORD                         0x02          </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gab8d57e2956c2f03f5f642a85127ebe2a">   46</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_INC_NONE                         0x03          </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga9d94beb9604109edcf75467e60b7d79a">   47</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_INC_BYTE                          0x00000000UL  </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga03e653344e9e5d7014008fc65e5943ec">   48</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_INC_HALFWORD                      0x40000000UL  </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gae743ec6f82401f19acf2b79882ed0e52">   49</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_INC_WORD                          0x80000000UL  </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga9d3f246804457b119e7f793f39743f95">   50</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_INC_NONE                          0xC0000000UL  </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gae3b7d2367e7902cec852f08449c7b0ab">   51</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_SIZE_MASK                        0x30000000UL  </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga91e54aacb7e8af2d65097ccda951e3af">   52</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_SIZE_SHIFT                       28            </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga82ba1d3ae2b751a65391b3dc117aed03">   53</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_SIZE_BYTE                        0x00          </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga3a5ac792e7dab13405c3184d271d2131">   54</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_SIZE_HALFWORD                    0x01          </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gae209bec4ba1582fd2c53c701f06b2932">   55</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_SIZE_WORD                        0x02          </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga46a911c41a031f8f8159f76d24720bd5">   56</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_SIZE_RSVD                        0x03          </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga56c41e49b83d536d4d4b24db3da5e389">   57</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_SIZE_BYTE                         0x00000000UL  </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gad1adfefed59a8fa5bb3c903aa4f83ed8">   58</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_SIZE_HALFWORD                     0x10000000UL  </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga5ae97d975ed0135adcbb5390a0bbb172">   59</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_SIZE_WORD                         0x20000000UL  </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaf437ce9d05edc223b2056c404f3178e6">   60</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_SIZE_RSVD                         0x30000000UL  </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga37f27e50e9a9a14a9c09623757250b75">   61</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_INC_MASK                         0x0C000000UL  </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gae58000bfee9eff96ec2ccdfe3235e584">   62</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_INC_SHIFT                        26            </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga98f13be6557e3748b750f017695d9ddf">   63</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_INC_BYTE                         0x00          </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaf64749762afca759cd26252a90394503">   64</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_INC_HALFWORD                     0x01          </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga7590b1ba9fc2f69c91618a6189cd67d5">   65</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_INC_WORD                         0x02          </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaca79296fc5d11663cb230c3f1ea5d3c6">   66</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_INC_NONE                         0x03          </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gab20fcdb360dcaeef7a8badf9836d6185">   67</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_INC_BYTE                          0x00000000UL  </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaeb10f156dd4670387a5055306b026caf">   68</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_INC_HALFWORD                      0x04000000UL  </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga199c407e5f6201ea149f366e7d3407d6">   69</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_INC_WORD                          0x08000000UL  </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaf58b073ee0360914b365850adb407cff">   70</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_INC_NONE                          0x0C000000UL  </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga703a50edbb1e1a5c4317777e759a6592">   71</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_SIZE_MASK                        0x03000000UL  </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga90700566b116f6f9a602a002eda740b6">   72</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_SIZE_SHIFT                       24            </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga53ac0f76212c65eb2051bd570f7eea38">   73</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_SIZE_BYTE                        0x00          </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gabddc485a6f9f96f78ae77682e4d8a0d5">   74</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_SIZE_HALFWORD                    0x01          </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaae49f8221dd7d9d84aadccaa4674aad9">   75</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_SIZE_WORD                        0x02          </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gafc090f5b86735444d68ac8b61fb74ca9">   76</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_SIZE_RSVD                        0x03          </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga855513261870a5b6fbfaed1825dae7ca">   77</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_SIZE_BYTE                         0x00000000UL  </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gadf35151dff0ada803cd119c420df138f">   78</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_SIZE_HALFWORD                     0x01000000UL  </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga8f2ed487b20532e4f70bd1d0a1d6b9c3">   79</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_SIZE_WORD                         0x02000000UL  </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga02c14e09bc5974b9cecfa06e765bdd93">   80</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_SIZE_RSVD                         0x03000000UL  </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga8eae0dc83d60477ebd68fde7acaebb92">   81</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_PROT_CTRL_MASK                   0x00E00000UL  </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gad2977fb0e0f4af8a2be0862093dd7b3c">   82</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_DST_PROT_CTRL_SHIFT                  21            </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaade9e620ed27596babd6f31fe0fb3587">   83</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_PROT_PRIVILEGED                   0x00200000UL  </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga68cbc625bd20de321c0066e800d082a4">   84</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_DST_PROT_NON_PRIVILEGED               0x00000000UL  </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gac337322950dc05c21bda15d6de217801">   85</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_PROT_CTRL_MASK                   0x001C0000UL  </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga7bc00d5d7abf4420fc28e3928493b13b">   86</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_SRC_PROT_CTRL_SHIFT                  18            </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga8a71a6e15878bd9af2bd2b617258bb0a">   87</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_PROT_PRIVILEGED                   0x00040000UL  </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gab95c16dadb8eb2fc1dadd0312a7a24b1">   88</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_SRC_PROT_NON_PRIVILEGED               0x00000000UL  </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga3e47dda30bdc3880ac403565182ed5cc">   89</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_PROT_NON_PRIVILEGED                  0x00          </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga7570bb858fcac876f85129916fe2f7ef">   90</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_PROT_PRIVILEGED                      0x01          </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga206e42fd04df5f762a936d0f8fb7bd6d">   91</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_MASK                         0x0003C000UL  </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaa5502e396ef02d0d9ab5937f605fae92">   92</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_SHIFT                        14            </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga203d0db44da885700259ea4bb1d5c4b8">   93</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_1                            0x00          </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga9ec20dd7c54716cc6eda0db93df12241">   94</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_2                            0x01          </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaa154980364183ad87f46ebd03cfcff07">   95</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_4                            0x02          </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gad140f012369bdc6cd1e5fa133853d802">   96</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_8                            0x03          </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga4dd244065aa202677b18d92ed5da0e08">   97</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_16                           0x04          </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga846edb883fa78b18b9cc88df6157eab3">   98</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_32                           0x05          </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga6a19a219ca8c17380fbd0391eac55f58">   99</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_64                           0x06          </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga2dd6e1aedc54c83321521da609e58b5e">  100</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_128                          0x07          </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gadf6cadd51d7983d80c95e92fd3617181">  101</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_256                          0x08          </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga3afa26393e9edd82d35f307589619924">  102</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_512                          0x09          </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga40466ba72f63bd2769d3163926641866">  103</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_R_POWER_1024                         0x0a          </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaac7293a77684b722401c332f52c98fe6">  104</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_1                             0x00000000UL  </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga693ea67b584fbeb941bce7bda9278bb6">  105</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_2                             0x00004000UL  </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaa77678c0e2475bf80263947d3a8bbbcb">  106</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_4                             0x00008000UL  </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga9c755a0d0466f52c126ad12fe0950b90">  107</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_8                             0x0000c000UL  </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaeb55b6a81fe3b3150f78b8b136f3f6fd">  108</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_16                            0x00010000UL  </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga3334ff39ab73cd94fc1d0e372e15aedf">  109</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_32                            0x00014000UL  </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga1aab5589474cb7dfa3916b01f6a1dfb4">  110</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_64                            0x00018000UL  </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga08f1a446dcffe2420fa0d57662e3a780">  111</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_128                           0x0001c000UL  </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga509a35deeb9e054025f12fdb269353aa">  112</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_256                           0x00020000UL  </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gadd3b9382b8a1b19b413f4ab4974a5995">  113</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_512                           0x00024000UL  </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga2be55e7be9b6befa34f79d31579f1d10">  114</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_R_POWER_1024                          0x00028000UL  </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga08f4f9629d30c112adb6d3ecb0e3aeb3">  115</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_N_MINUS_1_MASK                       0x00003FF0UL  </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga5797c23bef48a60b6b8ca46fd03ae75a">  116</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_N_MINUS_1_SHIFT                      4             </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga515e5b7d3e33e2f6955dc60727281c94">  117</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_NEXT_USEBURST_MASK                   0x00000008UL  </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaf14f7b7e3aa5260915ff31a406957108">  118</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_NEXT_USEBURST_SHIFT                  3             </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga411c92ab0452173066b47fbadcf1ff7f">  119</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_MASK                      0x00000007UL  </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga720389a112e5bbc012f585f717971a4c">  120</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_SHIFT                     0             </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaae3def7b1d239f59100a982c880cb05d">  121</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_INVALID                   0x00          </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaaf2102a7746fb24cd501863887ddd0d0">  122</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_BASIC                     0x01          </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga23000f787a8d0b26c8451c5a6e20b388">  123</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_AUTO                      0x02          </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga8f08623d87d43560350c924c7824bd13">  124</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_PINGPONG                  0x03          </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga282bf70126b0d577e06ef733947082a7">  125</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER        0x04          </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gafb1ee49437d3655a3d4ab7c76ec123a8">  126</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT    0x05          </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga352bcb7973fcaa5ed3204cf6ac6c87cd">  127</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER        0x06          </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga686865081ada55259b5863410d7cd859">  128</a></span>&#160;<span class="preprocessor">#define _DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT    0x07          </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga7892e6cd294fad05325adc1c32cbddfa">  129</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_CYCLE_CTRL_INVALID                    0x00000000UL  </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gaeb515701428a4148bc9fc86fda750428">  130</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_CYCLE_CTRL_BASIC                      0x00000001UL  </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#gad07fca109f92ebcfcf0176b8c1295892">  131</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_CYCLE_CTRL_AUTO                       0x00000002UL  </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga55614038b8da724dc48770a2f4567184">  132</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_CYCLE_CTRL_PINGPONG                   0x00000003UL  </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga548ff001526a93031afb4b06bdfa5382">  133</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER         0x000000004UL </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga16e2fe28076442259b3b3d43b4aba94c">  134</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER_ALT     0x000000005UL </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga7c636f3fcb5c3b6437affccabb3c43a1">  135</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER         0x000000006UL </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_c_t_r_l___bit_fields.html#ga16644ebaa085513a8e20e8bb567b0a51">  136</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER_ALT     0x000000007UL </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
