$date
	Sat Oct 22 19:52:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#252753
b1000 !
1"
#252754
b1000 &
b1000 %
1$
#252755
0"
#252758
b100 &
b100 %
#252762
b10 &
b10 %
#252766
b1 &
1#
b1 %
#252770
b0 &
b0 %
0#
0$
#1264125
b10100 !
1"
#1264126
b10100 &
b10100 %
1$
#1264127
0"
#1264130
b1010 &
b1010 %
#1264134
b101 &
b101 %
#1264138
b10000 &
b10000 %
#1264142
b1000 &
b1000 %
#1264146
b100 &
b100 %
#1264150
b10 &
b10 %
#1264154
b1 &
b1 %
1#
#1264158
b0 &
0#
b0 %
0$
#2261501
b110 !
1"
#2261502
b110 &
b110 %
1$
#2261503
0"
#2261506
b11 &
b11 %
#2261510
b1010 &
b1010 %
#2261514
b101 &
b101 %
#2261518
b10000 &
b10000 %
#2261522
b1000 &
b1000 %
#2261526
b100 &
b100 %
#2261530
b10 &
b10 %
#2261534
b1 &
1#
b1 %
#2261538
b0 &
b0 %
0#
0$
#4500012
