
---------- Begin Simulation Statistics ----------
final_tick                               593371762000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701376                       # Number of bytes of host memory used
host_op_rate                                    81017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7586.12                       # Real time elapsed on the host
host_tick_rate                               78218100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612568679                       # Number of instructions simulated
sim_ops                                     614606278                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.593372                       # Number of seconds simulated
sim_ticks                                593371762000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.836714                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79315531                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92402805                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9197619                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123858582                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12202240                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12345515                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          143275                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159480624                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061793                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018212                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6018268                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143208773                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20009357                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058533                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62135901                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580303969                       # Number of instructions committed
system.cpu0.commit.committedOps             581323470                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1056648136                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389025                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    793314877     75.08%     75.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    152934475     14.47%     89.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38045475      3.60%     93.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33430379      3.16%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10878761      1.03%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2948956      0.28%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1928764      0.18%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3157092      0.30%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20009357      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1056648136                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887530                       # Number of function calls committed.
system.cpu0.commit.int_insts                561300719                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179954363                       # Number of loads committed
system.cpu0.commit.membars                    2037600                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037609      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322239592     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180972563     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70920018     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581323470                       # Class of committed instruction
system.cpu0.commit.refs                     251892616                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580303969                       # Number of Instructions Simulated
system.cpu0.committedOps                    581323470                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.025439                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.025439                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            197481585                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3189529                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78433066                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             656213788                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               403433193                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                457677296                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6026624                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8220173                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4032622                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159480624                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                116442031                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    659787621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3229050                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          212                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669315861                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18411986                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135685                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         399657331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          91517771                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.569451                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1068651320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627273                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877249                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               587357675     54.96%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               359777728     33.67%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73139713      6.84%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36573740      3.42%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6622965      0.62%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4041059      0.38%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  112417      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021681      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4342      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1068651320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      106718690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6094348                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150843456                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541883                       # Inst execution rate
system.cpu0.iew.exec_refs                   286193043                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  79982137                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157218052                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205896415                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021597                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2624188                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            80982799                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          643440099                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206210906                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3925948                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            636912578                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1057653                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3942017                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6026624                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6185323                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       107819                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11381626                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29300                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8919                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4126313                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25942052                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9044546                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8919                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       856224                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5238124                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270962934                       # num instructions consuming a value
system.cpu0.iew.wb_count                    629139774                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849725                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230244003                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.535270                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     629503678                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               775761688                       # number of integer regfile reads
system.cpu0.int_regfile_writes              403255831                       # number of integer regfile writes
system.cpu0.ipc                              0.493720                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.493720                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038484      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346193478     54.02%     54.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139925      0.65%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018080      0.16%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208255571     32.50%     87.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79192920     12.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             640838527                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                73                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1418767                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002214                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 286348     20.18%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                960046     67.67%     87.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               172370     12.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             640218738                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2351843849                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    629139708                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        705564533                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 640380715                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                640838527                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059384                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62116625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            96850                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           851                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14079814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1068651320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.599670                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.822619                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          607622699     56.86%     56.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          319383083     29.89%     86.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          113978957     10.67%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20602542      1.93%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4637056      0.43%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1725791      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             483342      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             130127      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              87723      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1068651320                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.545223                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9780517                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2059380                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205896415                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           80982799                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1175370010                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11374241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170924023                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370579298                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6596374                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               409828416                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9163024                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13628                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            794773158                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             651893057                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419738131                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                454736195                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10962466                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6026624                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26961645                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49158828                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       794773102                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        174417                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2873                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14822228                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2871                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1680087165                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1298935685                       # The number of ROB writes
system.cpu0.timesIdled                       12278596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.584471                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4577384                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6137181                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           771963                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7901908                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            269488                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         401888                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          132400                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8891749                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3198                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           461357                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095867                       # Number of branches committed
system.cpu1.commit.bw_lim_events               856574                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4712925                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264710                       # Number of instructions committed
system.cpu1.commit.committedOps              33282808                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    197557674                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168471                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821079                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    183899783     93.09%     93.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6860969      3.47%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2251712      1.14%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1981807      1.00%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       507751      0.26%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       172539      0.09%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       959070      0.49%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        67469      0.03%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       856574      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    197557674                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320852                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049483                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248907                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083739     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266834     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896127      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282808                       # Class of committed instruction
system.cpu1.commit.refs                      12162973                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264710                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282808                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.159426                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.159426                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177921746                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               312571                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4393219                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40065692                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5283086                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12428193                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                461570                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               567361                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2339008                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8891749                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4989123                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    192204145                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54700                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40917851                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1544352                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044742                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5457268                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4846872                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205895                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198433603                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.649425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173138730     87.25%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14875350      7.50%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6085074      3.07%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2923924      1.47%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1013702      0.51%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  317080      0.16%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   79540      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      63      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198433603                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         298490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              495999                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7759053                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184151                       # Inst execution rate
system.cpu1.iew.exec_refs                    13089804                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944667                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              152173936                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10143497                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018636                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           587899                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980725                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37987895                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10145137                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           577873                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36596764                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                756357                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1716893                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                461570                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3672335                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        32952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          163033                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5062                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          396                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       894590                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        66659                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           164                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93512                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        402487                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21653294                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36230719                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859656                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18614379                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182309                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36240417                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44957942                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24716163                       # number of integer regfile writes
system.cpu1.ipc                              0.162353                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162353                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036079      5.48%      5.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21974410     59.11%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11228813     30.21%     94.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935192      5.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37174637                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1168383                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031430                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 244670     20.94%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                816687     69.90%     90.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               107023      9.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36306926                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         274043655                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36230707                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42693084                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34933196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37174637                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054699                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4705086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            92422                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           262                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1669616                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198433603                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654124                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176261172     88.83%     88.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14139194      7.13%     95.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4431719      2.23%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1485333      0.75%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1421576      0.72%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             296536      0.15%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             281902      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              73758      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42413      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198433603                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187059                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6177727                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          538860                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10143497                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980725                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       198732093                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   988004299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163172325                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413954                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6600133                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6355818                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1324679                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6703                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48312492                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39170964                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26989517                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13003941                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7095427                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                461570                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15419718                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4575563                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48312480                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20231                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14083275                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   234696534                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76869627                       # The number of ROB writes
system.cpu1.timesIdled                           4054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3586707                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               927841                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4996860                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              19097                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1163118                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4890913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9749268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        88671                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33592                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36216769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2908580                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72408865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2942172                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3408772                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1625533                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3232715                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              391                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1481138                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1481131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3408772                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           453                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14639171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14639171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    416987968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               416987968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4891019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4891019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4891019                       # Request fanout histogram
system.membus.respLayer1.occupancy        25465413269                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17397090095                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   593371762000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   593371762000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    631902777.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1093543462.563020                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        95500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3266104000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   587684637000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5687125000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     99503234                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        99503234                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     99503234                       # number of overall hits
system.cpu0.icache.overall_hits::total       99503234                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16938797                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16938797                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16938797                       # number of overall misses
system.cpu0.icache.overall_misses::total     16938797                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 236081261993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 236081261993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 236081261993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 236081261993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    116442031                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    116442031                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    116442031                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    116442031                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145470                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145470                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145470                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145470                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13937.309833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13937.309833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13937.309833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13937.309833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3357                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.652174                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14866019                       # number of writebacks
system.cpu0.icache.writebacks::total         14866019                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2072742                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2072742                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2072742                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2072742                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14866055                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14866055                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14866055                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14866055                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 202351348495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 202351348495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 202351348495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 202351348495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127669                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127669                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127669                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127669                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13611.637283                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13611.637283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13611.637283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13611.637283                       # average overall mshr miss latency
system.cpu0.icache.replacements              14866019                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     99503234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       99503234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16938797                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16938797                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 236081261993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 236081261993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    116442031                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    116442031                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145470                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145470                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13937.309833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13937.309833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2072742                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2072742                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14866055                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14866055                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 202351348495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 202351348495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13611.637283                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13611.637283                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.982066                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114369005                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14866021                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.693317                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.982066                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999440                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999440                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        247750115                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       247750115                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    232356212                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       232356212                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    232356212                       # number of overall hits
system.cpu0.dcache.overall_hits::total      232356212                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28803516                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28803516                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28803516                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28803516                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 791003465382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 791003465382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 791003465382                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 791003465382                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261159728                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261159728                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261159728                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261159728                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110291                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110291                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110291                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110291                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27462.045445                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27462.045445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27462.045445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27462.045445                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6120298                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       312389                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           121500                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4098                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.372823                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.229624                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20252909                       # number of writebacks
system.cpu0.dcache.writebacks::total         20252909                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8944674                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8944674                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8944674                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8944674                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19858842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19858842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19858842                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19858842                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 367353904546                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 367353904546                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 367353904546                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 367353904546                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076041                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076041                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076041                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076041                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18498.254055                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18498.254055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18498.254055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18498.254055                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20252909                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167719431                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167719431                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22522115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22522115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 502311977500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 502311977500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190241546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190241546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.118387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22303.055352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22303.055352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5326578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5326578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17195537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17195537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 272804157000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 272804157000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090388                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090388                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15864.823355                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15864.823355                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64636781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64636781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6281401                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6281401                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 288691487882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 288691487882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70918182                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70918182                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.088573                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.088573                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45959.729029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45959.729029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3618096                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3618096                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2663305                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2663305                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  94549747546                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  94549747546                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037555                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037555                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35500.908663                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35500.908663                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          783                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          783                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     53961500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53961500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.409091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.409091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 68916.347382                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68916.347382                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          770                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          770                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       971500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       971500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006792                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006792                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 74730.769231                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74730.769231                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       603500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       603500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1858                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1858                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.072121                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072121                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4503.731343                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4503.731343                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       472500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       472500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.071044                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.071044                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3579.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3579.545455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611543                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611543                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406669                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406669                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32537149000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32537149000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018212                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018212                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399395                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399395                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80008.923719                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80008.923719                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406669                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406669                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32130480000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32130480000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399395                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399395                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79008.923719                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79008.923719                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.967841                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253233178                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20265203                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.495961                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.967841                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998995                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998995                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        544628659                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       544628659                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14646111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18859719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              150765                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33658971                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14646111                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18859719                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2376                       # number of overall hits
system.l2.overall_hits::.cpu1.data             150765                       # number of overall hits
system.l2.overall_hits::total                33658971                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            219941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1391530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2544                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            916222                       # number of demand (read+write) misses
system.l2.demand_misses::total                2530237                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           219941                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1391530                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2544                       # number of overall misses
system.l2.overall_misses::.cpu1.data           916222                       # number of overall misses
system.l2.overall_misses::total               2530237                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  17960067998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 137645961022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    235185996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93314836750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     249156051766                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  17960067998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 137645961022                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    235185996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93314836750                       # number of overall miss cycles
system.l2.overall_miss_latency::total    249156051766                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14866052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20251249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1066987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36189208                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14866052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20251249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1066987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36189208                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.014795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.517073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.858700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069917                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.014795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.517073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.858700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069917                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81658.572063                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98916.991385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92447.325472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101847.408979                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98471.428473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81658.572063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98916.991385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92447.325472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101847.408979                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98471.428473                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             135577                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4459                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.405248                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2283750                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1625533                       # number of writebacks
system.l2.writebacks::total                   1625533                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          46860                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50162                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         46860                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50162                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       219912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1344670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       912972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2480075                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       219912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1344670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       912972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2453197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4933272                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  15759965998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 120915960623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    208640496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83955889267                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 220840456384                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  15759965998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 120915960623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    208640496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83955889267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 227021052452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 447861508836                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.014793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.512398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068531                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.014793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.512398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.136319                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71664.875032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89922.405217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82761.005950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91958.887312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89045.878203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71664.875032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89922.405217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82761.005950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91958.887312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92540.897634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90783.866942                       # average overall mshr miss latency
system.l2.replacements                        7716406                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4957098                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4957098                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4957098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4957098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31147069                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31147069                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     31147070                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31147070                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2453197                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2453197                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 227021052452                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 227021052452                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92540.897634                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92540.897634                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       241500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       241500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.877551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2808.139535                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2744.318182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1729500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1769500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.877551                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20110.465116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20107.954545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        51500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        51500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        25750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         2060                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       466500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       527500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        61000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20282.608696                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21979.166667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2214569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            78688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2293257                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         841555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         665953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1507508                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81786177298                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66638527955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  148424705253                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3056124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3800765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.275367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.894328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97184.589597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100064.911420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98456.993431                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24561                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2228                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26789                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       816994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       663725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1480719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71713515847                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59833953960                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 131547469807                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.267330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.891336                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.389584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87777.285815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90148.712132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88840.265984                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14646111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14648487                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       219941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           222485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  17960067998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    235185996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18195253994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14866052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14870972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.014795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.517073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81658.572063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92447.325472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81781.935834                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       219912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       222433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  15759965998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    208640496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15968606494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.014793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.512398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71664.875032                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82761.005950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71790.635805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16645150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        72077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16717227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       549975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       250269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          800244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55859783724                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26676308795                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  82536092519                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17195125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       322346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17517471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.776399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101567.859855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106590.543755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103138.658358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22299                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1022                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23321                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       527676                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       249247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       776923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  49202444776                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24121935307                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  73324380083                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.773228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93243.666144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96779.240300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94377.924303                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           95                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               100                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          618                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             630                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14084998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        44000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14128998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          713                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           730                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.866760                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.705882                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.863014                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22791.258900                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3666.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22426.980952                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          176                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          177                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          442                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          453                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8706994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       221498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8928492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.619916                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.647059                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.620548                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19699.081448                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20136.181818                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19709.695364                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999824                       # Cycle average of tags in use
system.l2.tags.total_refs                    74652975                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7716683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.674231                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.247357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.612764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.575684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.871907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.682552                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.503865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.196495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.245040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 586070611                       # Number of tag accesses
system.l2.tags.data_accesses                586070611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      14074368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      86089152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        161344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58433152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    154195776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          312953792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     14074368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       161344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14235712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104034112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104034112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         219912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1345143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         913018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2409309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4889903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1625533                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1625533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23719309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145084680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           271910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98476462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    259863691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             527416052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23719309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       271910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23991219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175327036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175327036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175327036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23719309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145084680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          271910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98476462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    259863691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            702743087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1565394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    219911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1273965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    897556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2405468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004836358750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95748                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95748                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9165004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1473170                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4889903                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1625534                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4889903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1625534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90482                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60140                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            201629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            200195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            230383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            910300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            351434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            431469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            337149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            287157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            288438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            253841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           240693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           219415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           217078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           210368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           212746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           207126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            122493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            138753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            186876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            146262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67937                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 179250368792                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23997105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            269239512542                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37348.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56098.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3505477                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  990578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4889903                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1625534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1540890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  805826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  354129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  279009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  236629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  201146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  180797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  162656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  143044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  127135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 140246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 250007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 134351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  81189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  65368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  48695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  32027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  97349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  98876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1868728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.980076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.765439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.934004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1050789     56.23%     56.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       383355     20.51%     76.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       106365      5.69%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65450      3.50%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48164      2.58%     88.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31127      1.67%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23020      1.23%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22016      1.18%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138442      7.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1868728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.125475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.393343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.507561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95743     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95748                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.348926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.325291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81800     85.43%     85.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1461      1.53%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7806      8.15%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3112      3.25%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1130      1.18%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              274      0.29%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               98      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95748                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              307162944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5790848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100184128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               312953792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104034176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       517.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    527.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  593371677500                       # Total gap between requests
system.mem_ctrls.avgGap                      91071.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     14074304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     81533760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       161344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57443584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    153949952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100184128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23719200.847309619188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 137407549.906292974949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 271910.478948608972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96808759.160332277417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 259449407.368327051401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168838718.685099810362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       219912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1345143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       913018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2409309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1625534                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6697618965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65812737603                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    103215648                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46216279861                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 150409660465                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14214445300245                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30455.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48926.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40942.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50619.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62428.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8744477.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6107641680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3246261975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13206893700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3692617560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46839870480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122952376680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     124315913280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       320361575355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.900271                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 321752011576                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19813820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 251805930424                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7235183340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3845560785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21060972240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4478650380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46839870480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     213153601590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48356987040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       344970825855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.373850                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 123409962240                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19813820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 450147979760                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5739708209.302325                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27867707214.352272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     96.51%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 224668975500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99756856000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 493614906000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4982705                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4982705                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4982705                       # number of overall hits
system.cpu1.icache.overall_hits::total        4982705                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6418                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6418                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6418                       # number of overall misses
system.cpu1.icache.overall_misses::total         6418                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    349523499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    349523499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    349523499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    349523499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4989123                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4989123                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4989123                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4989123                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001286                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001286                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001286                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001286                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54459.878311                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54459.878311                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54459.878311                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54459.878311                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          383                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4888                       # number of writebacks
system.cpu1.icache.writebacks::total             4888                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1498                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1498                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1498                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1498                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4920                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4920                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4920                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4920                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    269436999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    269436999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    269436999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    269436999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000986                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000986                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000986                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000986                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54763.617683                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54763.617683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54763.617683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54763.617683                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4888                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4982705                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4982705                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6418                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6418                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    349523499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    349523499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4989123                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4989123                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001286                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001286                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54459.878311                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54459.878311                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1498                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1498                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4920                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4920                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    269436999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    269436999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000986                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000986                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54763.617683                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54763.617683                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.414478                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4756838                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4888                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           973.166530                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        390927500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.414478                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950452                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950452                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9983166                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9983166                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9074102                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9074102                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9074102                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9074102                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2657019                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2657019                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2657019                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2657019                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 255179306979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 255179306979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 255179306979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 255179306979                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11731121                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11731121                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11731121                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11731121                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226493                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226493                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226493                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226493                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96039.699746                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96039.699746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96039.699746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96039.699746                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1739568                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       238629                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32124                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3121                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.151662                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.459148                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1066606                       # number of writebacks
system.cpu1.dcache.writebacks::total          1066606                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2002594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2002594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2002594                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2002594                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       654425                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       654425                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       654425                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       654425                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61934885372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61934885372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61934885372                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61934885372                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055785                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055785                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055785                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055785                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94640.157959                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94640.157959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94640.157959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94640.157959                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1066606                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8231976                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8231976                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1603437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1603437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 128028182000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 128028182000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9835413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9835413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79846.094359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79846.094359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1280185                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1280185                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28223281500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28223281500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032866                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032866                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87310.462116                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87310.462116                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       842126                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        842126                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1053582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1053582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 127151124979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 127151124979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895708                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895708                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555772                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555772                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 120684.602602                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120684.602602                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       722409                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       722409                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331173                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331173                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33711603872                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33711603872                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174696                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174696                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101794.542043                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101794.542043                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4021000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4021000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310573                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310573                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28517.730496                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28517.730496                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004405                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004405                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         8500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          135                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1217000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1217000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.314685                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.314685                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9014.814815                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9014.814815                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1082000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1082000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.314685                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.314685                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8014.814815                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8014.814815                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592279                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592279                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425648                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425648                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35661152500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35661152500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83780.852958                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83780.852958                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425648                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425648                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35235504500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35235504500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82780.852958                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82780.852958                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.360143                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10746102                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1079935                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.950693                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        390939000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.360143                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26579825                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26579825                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 593371762000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32389769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6582631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31233307                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6090873                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4450295                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             402                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            668                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3825671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3825671                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14870974                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17518796                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          730                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44598124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60770620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3213836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108597308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1902852480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2592265664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       627712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136549312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4632295168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12193477                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105713088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         48384335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063862                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247333                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45328017     93.68%     93.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3022705      6.25%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33611      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           48384335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72395631908                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30398043115                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22311430249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1620385831                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7397964                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2437371557500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78429                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703232                       # Number of bytes of host memory used
host_op_rate                                    78506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31473.66                       # Real time elapsed on the host
host_tick_rate                               58588673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468439929                       # Number of instructions simulated
sim_ops                                    2470873009                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.844000                       # Number of seconds simulated
sim_ticks                                1843999795500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.602875                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164073624                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164727800                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12917707                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185896314                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            312387                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         326602                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14215                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196280554                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8245                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        198642                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12902085                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124197199                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33231304                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         602993                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      250705893                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           928676610                       # Number of instructions committed
system.cpu0.commit.committedOps             928875284                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3630943251                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.255822                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.210024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3401325753     93.68%     93.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     82417134      2.27%     95.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20003685      0.55%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9980884      0.27%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8763568      0.24%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5526503      0.15%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     39890031      1.10%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     29804389      0.82%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33231304      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3630943251                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317804764                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              676701                       # Number of function calls committed.
system.cpu0.commit.int_insts                761731904                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246585309                       # Number of loads committed
system.cpu0.commit.membars                     393486                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       394497      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468729592     50.46%     50.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117887340     12.69%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36608951      3.94%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8382269      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12232483      1.32%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141216331     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        714475      0.08%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105567620     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24982978      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        928875284                       # Class of committed instruction
system.cpu0.commit.refs                     272481404                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  928676610                       # Number of Instructions Simulated
system.cpu0.committedOps                    928875284                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.970789                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.970789                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3218558636                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15791                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143498681                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1280475005                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               101019211                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                266750727                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13690131                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24289                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             70438958                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196280554                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 79215036                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3569974341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1631298                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1461980546                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          349                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27411612                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.053227                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86776950                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164386011                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.396461                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3670457663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.398390                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.002290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2829852785     77.10%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               602515735     16.42%     93.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                44093713      1.20%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               130967285      3.57%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5906175      0.16%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  631167      0.02%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43561134      1.19%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12915163      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3670457663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                359013341                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315560267                       # number of floating regfile writes
system.cpu0.idleCycles                       17121243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14992358                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146387753                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.422486                       # Inst execution rate
system.cpu0.iew.exec_refs                   818352072                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27902041                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1408843745                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310183197                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            261736                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17460914                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32888723                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1177948418                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            790450031                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12878436                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1557950765                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12578410                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            940295409                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13690131                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            966594810                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52310175                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          389658                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       957336                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     63597888                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6992628                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        957336                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7023905                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7968453                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                829024738                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1031951469                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839855                       # average fanout of values written-back
system.cpu0.iew.wb_producers                696260212                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.279845                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1036168294                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1610717018                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546707330                       # number of integer regfile writes
system.cpu0.ipc                              0.251839                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251839                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           397668      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            541162371     34.45%     34.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14130      0.00%     34.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1995      0.00%     34.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124957999      7.95%     42.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1002      0.00%     42.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47832112      3.05%     45.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8776105      0.56%     46.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.77%     46.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13601576      0.87%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           486417573     30.97%     78.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             726981      0.05%     78.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      307741438     19.59%     98.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27056121      1.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1570829200                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              632081653                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1174713780                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    342325318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         517474462                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  191249484                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121751                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7291439      3.81%      3.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                71472      0.04%      3.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               146921      0.08%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               55252      0.03%      3.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             56229384     29.40%     33.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              228082      0.12%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              93975209     49.14%     82.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9663      0.01%     82.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         33237666     17.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            4394      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1129599363                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5832543247                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    689626151                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        910502800                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1177190690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1570829200                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             757728                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      249073137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3891479                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        154735                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    203948406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3670457663                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.427965                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.193311                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3074256878     83.76%     83.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          223827308      6.10%     89.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          112281138      3.06%     92.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           66213437      1.80%     94.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          105681520      2.88%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           55070562      1.50%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           15858785      0.43%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7576575      0.21%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9691460      0.26%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3670457663                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.425978                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17671845                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10907027                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310183197                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32888723                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              364301208                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             187254166                       # number of misc regfile writes
system.cpu0.numCycles                      3687578906                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      420803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2566855320                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            779029490                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             164485529                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               133878552                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             558415894                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8593166                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1746726229                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1235008069                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1036227222                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                288632784                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2170565                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13690131                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            666903830                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               257197737                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        492840098                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1253886131                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        497046                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11526                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                426751946                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11412                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4777241371                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2398725158                       # The number of ROB writes
system.cpu0.timesIdled                         164030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3113                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.706805                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              163631678                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164112848                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12693163                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        184798370                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            277645                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         285128                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7483                       # Number of indirect misses.
system.cpu1.branchPred.lookups              194987452                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4039                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        194241                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12684476                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 123932093                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32828826                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         593543                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      246868668                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           927194640                       # Number of instructions committed
system.cpu1.commit.committedOps             927391447                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3627797618                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.255635                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.210356                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3399342822     93.70%     93.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     81621834      2.25%     95.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     19721951      0.54%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9922600      0.27%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8657215      0.24%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5452793      0.15%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     39712561      1.09%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     30537016      0.84%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32828826      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3627797618                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317114011                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              606224                       # Number of function calls committed.
system.cpu1.commit.int_insts                760900528                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246461325                       # Number of loads committed
system.cpu1.commit.membars                     389419                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       389419      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       468609645     50.53%     50.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117793636     12.70%     63.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36247168      3.91%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8243971      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12052064      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140822682     15.18%     85.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        454042      0.05%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105832884     11.41%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24802208      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        927391447                       # Class of committed instruction
system.cpu1.commit.refs                     271911816                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  927194640                       # Number of Instructions Simulated
system.cpu1.committedOps                    927391447                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.958543                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.958543                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3220416259                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8698                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143249027                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1273551895                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                97064884                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                265573107                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13458149                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17320                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             70190550                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  194987452                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77820387                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3570787526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1586115                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1452579532                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26933672                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053125                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          82448587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         163909323                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.395762                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3666702949                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.396234                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.997184                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2829097736     77.16%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               600996314     16.39%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43786165      1.19%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131021095      3.57%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5788599      0.16%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  608414      0.02%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42791317      1.17%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12609020      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4289      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3666702949                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                357574087                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               314736666                       # number of floating regfile writes
system.cpu1.idleCycles                        3637200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14740734                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               145805024                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.422678                       # Inst execution rate
system.cpu1.iew.exec_refs                   813940669                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27429216                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1417477355                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            309087497                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            255455                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17131028                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32326238                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1172652888                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            786511453                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12660319                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1551371580                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12750606                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            937920482                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13458149                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            964446663                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     52001176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          375970                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          286                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       939734                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62626172                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6875747                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        939734                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6883786                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7856948                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                827722638                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1028873346                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840464                       # average fanout of values written-back
system.cpu1.iew.wb_producers                695670785                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.280321                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1033031089                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1604724430                       # number of integer regfile reads
system.cpu1.int_regfile_writes              545409509                       # number of integer regfile writes
system.cpu1.ipc                              0.252618                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252618                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           391908      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            539913253     34.52%     34.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124777965      7.98%     42.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47301316      3.02%     45.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8629320      0.55%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     46.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13406038      0.86%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           483305885     30.90%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             459505      0.03%     78.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      306851790     19.62%     98.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26851189      1.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1564031899                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              629906449                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1170381648                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    341298995                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         513727791                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  190666556                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121907                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7360107      3.86%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                70744      0.04%      3.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               118446      0.06%      3.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               53509      0.03%      3.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             56340688     29.55%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              226401      0.12%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              93359549     48.96%     82.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  149      0.00%     82.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         33132355     17.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4608      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1124400098                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5818905572                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    687574351                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        905124593                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1171907062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1564031899                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             745826                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      245261441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3853917                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        152283                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    200824861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3666702949                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.426550                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.192278                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3073230579     83.81%     83.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          223011762      6.08%     89.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111585779      3.04%     92.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           66017612      1.80%     94.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          104972896      2.86%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           54606147      1.49%     99.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           15850390      0.43%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7651188      0.21%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9776596      0.27%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3666702949                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.426127                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17384107                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10723844                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           309087497                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32326238                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              362935361                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186478919                       # number of misc regfile writes
system.cpu1.numCycles                      3670340149                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17528056                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2572156255                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            778219445                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             163657009                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129794786                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             555320808                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8431690                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1737988915                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1228746897                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1031411709                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                287335991                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2174496                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13458149                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            663586198                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               253192264                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        489141884                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1248847031                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        371570                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11241                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                425322314                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11238                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4769193833                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2387474683                       # The number of ROB writes
system.cpu1.timesIdled                          36199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         93722072                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             27744431                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           139011066                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              59416                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              36978075                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    176357020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     348072835                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8478656                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4289485                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139756844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    115288162                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279417614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      119577647                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          173993108                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4193483                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1161                       # Transaction distribution
system.membus.trans_dist::CleanEvict        167525417                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           298345                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5198                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2056122                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2054560                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     173993109                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    524120503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              524120503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11535507968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11535507968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           236471                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         176352774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               176352774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           176352774                       # Request fanout histogram
system.membus.respLayer1.occupancy       911216967366                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             49.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        413554835558                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1162                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    362636.833046                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   250183.912944                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          581    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1554500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1843789103500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    210692000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     79048363                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        79048363                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     79048363                       # number of overall hits
system.cpu0.icache.overall_hits::total       79048363                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       166671                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166671                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       166671                       # number of overall misses
system.cpu0.icache.overall_misses::total       166671                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12649346498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12649346498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12649346498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12649346498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     79215034                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     79215034                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     79215034                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     79215034                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002104                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002104                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002104                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002104                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75894.105741                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75894.105741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75894.105741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75894.105741                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9465                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              142                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.654930                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152083                       # number of writebacks
system.cpu0.icache.writebacks::total           152083                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14588                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14588                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14588                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14588                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152083                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152083                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152083                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152083                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11632405998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11632405998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11632405998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11632405998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001920                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001920                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001920                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001920                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76487.220781                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76487.220781                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76487.220781                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76487.220781                       # average overall mshr miss latency
system.cpu0.icache.replacements                152083                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     79048363                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       79048363                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       166671                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166671                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12649346498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12649346498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     79215034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     79215034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002104                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002104                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75894.105741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75894.105741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14588                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14588                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152083                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152083                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11632405998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11632405998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001920                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001920                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76487.220781                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76487.220781                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           79200728                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152115                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           520.663498                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        158582151                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       158582151                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    143679762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       143679762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    143679762                       # number of overall hits
system.cpu0.dcache.overall_hits::total      143679762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    161955739                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     161955739                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    161955739                       # number of overall misses
system.cpu0.dcache.overall_misses::total    161955739                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 11771052903011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 11771052903011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 11771052903011                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 11771052903011                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305635501                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305635501                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305635501                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305635501                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.529898                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.529898                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.529898                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.529898                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72680.677917                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72680.677917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72680.677917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72680.677917                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2424354403                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       817272                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53707250                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11556                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.140170                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.722741                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69555978                       # number of writebacks
system.cpu0.dcache.writebacks::total         69555978                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     92196842                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     92196842                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     92196842                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     92196842                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69758897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69758897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69758897                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69758897                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6118158972589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6118158972589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6118158972589                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6118158972589                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228242                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228242                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228242                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228242                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87704.353648                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87704.353648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87704.353648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87704.353648                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69555894                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    125597567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      125597567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    154347222                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    154347222                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 11470453978500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11470453978500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279944789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279944789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.551349                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.551349                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74315.908183                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74315.908183                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     85969894                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     85969894                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68377328                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68377328                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6021889714500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6021889714500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244253                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244253                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88068.514676                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88068.514676                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18082195                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18082195                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7608517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7608517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 300598924511                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 300598924511                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25690712                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25690712                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.296158                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.296158                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39508.214874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39508.214874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6226948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6226948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1381569                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1381569                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  96269258089                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  96269258089                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053777                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053777                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69681.107559                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69681.107559                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5916                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5916                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1589                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1589                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65749000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65749000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.211726                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.211726                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41377.595972                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41377.595972                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1419                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1419                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.022652                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.022652                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13405.882353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13405.882353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4382                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4382                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11448500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11448500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.343028                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.343028                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5003.715035                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5003.715035                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2288                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2288                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9165500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9165500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.343028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.343028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4005.900350                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4005.900350                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       149500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       149500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       144500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       144500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6675                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6675                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191967                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191967                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   5386814997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   5386814997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       198642                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       198642                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.966397                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.966397                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 28061.151120                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 28061.151120                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191966                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191966                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   5194843997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   5194843997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.966392                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.966392                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 27061.271251                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 27061.271251                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.940028                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          213808806                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69814281                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.062537                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.940028                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        681510885                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       681510885                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9816106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5762                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             9858915                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19691850                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11067                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9816106                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5762                       # number of overall hits
system.l2.overall_hits::.cpu1.data            9858915                       # number of overall hits
system.l2.overall_hits::total                19691850                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            141017                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          59744223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             32353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          59491097                       # number of demand (read+write) misses
system.l2.demand_misses::total              119408690                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           141017                       # number of overall misses
system.l2.overall_misses::.cpu0.data         59744223                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            32353                       # number of overall misses
system.l2.overall_misses::.cpu1.data         59491097                       # number of overall misses
system.l2.overall_misses::total             119408690                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11264944488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5871089736059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2687475497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5849478505327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     11734520661371                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11264944488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5871089736059                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2687475497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5849478505327                       # number of overall miss cycles
system.l2.overall_miss_latency::total    11734520661371                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69560329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38115                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69350012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139100540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69560329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38115                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69350012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139100540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.927231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.858884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.848826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.857838                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858434                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.927231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.858884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.848826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.857838                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858434                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79883.591964                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98270.417477                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83067.273421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98325.275551                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98271.915230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79883.591964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98270.417477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83067.273421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98325.275551                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98271.915230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           19656977                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    857581                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.921423                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  56730127                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4193441                       # number of writebacks
system.l2.writebacks::total                   4193441                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            370                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1639375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            304                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1574606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3214655                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           370                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1639375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           304                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1574606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3214655                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       140647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     58104848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        32049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     57916491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         116194035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       140647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     58104848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        32049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     57916491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     64171490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        180365525                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9839086493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5198153442590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2354133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5181688141165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10392034803748                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9839086493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5198153442590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2354133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5181688141165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5622752715959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 16014787519707                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.924798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.835316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.840850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.835133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.835324                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.924798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.835316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.840850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.835133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.296656                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69955.893073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89461.613299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73454.195139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89468.268048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89436.904431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69955.893073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89461.613299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73454.195139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89468.268048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87620.728706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88790.734924                       # average overall mshr miss latency
system.l2.replacements                      286940568                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5342652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5342652                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           42                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             42                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5342694                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5342694                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           42                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           42                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125694417                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125694417                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1161                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1161                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125695578                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125695578                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1161                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1161                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     64171490                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       64171490                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5622752715959                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5622752715959                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87620.728706                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87620.728706                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           15532                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           15885                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                31417                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         35221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         34425                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              69646                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    338447981                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    364470982                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    702918963                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        50753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        50310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           101063                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.693969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.684258                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.689135                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9609.266659                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10587.392360                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10092.739899                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2836                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3006                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5842                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        32385                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        31419                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         63804                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    805702932                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    797819439                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1603522371                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.638090                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.624508                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.631329                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24878.892450                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25392.897260                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25132.003809                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          170                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              242                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       186500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       134000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       320500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          186                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.878049                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.913978                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.902985                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2590.277778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   788.235294                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1324.380165                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           69                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          168                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          237                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1446500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3442500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4889000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.841463                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.903226                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.884328                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20963.768116                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20491.071429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20628.691983                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           302055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           255040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                557095                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1036171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1022252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2058423                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92482398724                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  91185011427                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  183667410151                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1338226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1277292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2615518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.774287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.800328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.787004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89253.992559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89200.130131                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89227.243453                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2642                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2587                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5229                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1033529                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1019665                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2053194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  81977466225                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  80830674428                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 162808140653                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.772313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.798302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.785005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79318.012581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79271.794587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79295.059626                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       141017                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        32353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           173370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11264944488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2687475497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13952419985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         190199                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.927231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.848826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79883.591964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83067.273421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80477.706552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          370                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          304                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           674                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       140647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        32049                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172696                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9839086493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2354133500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12193219993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.924798                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.840850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.907975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69955.893073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73454.195139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70605.109516                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9514051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9603875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19117926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58708052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     58468845                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       117176897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5778607337335                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5758293493900                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 11536900831235                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68222103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68072720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136294823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.860543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.858917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98429.553366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98484.816895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98457.128723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1636733                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1572019                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3208752                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     57071319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56896826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    113968145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5116175976365                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5100857466737                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10217033443102                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.836552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.835824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89645.308116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89651.002092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89648.150745                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   326813119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 286940632                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.138957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.868534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.050086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.538223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.527499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.999485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.419821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.148867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.281242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2448893440                       # Number of tag accesses
system.l2.tags.data_accesses               2448893440                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9001344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3719405696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2051136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3707300288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3829292288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11267050752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9001344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2051136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11052480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    268382912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       268382912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         140646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       58115714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          32049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       57926567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     59832692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           176047668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4193483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4193483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4881424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2017031512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1112330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2010466757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2076622946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6110114968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4881424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1112330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5993753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      145543895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145543895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      145543895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4881424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2017031512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1112330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2010466757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2076622946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6255658863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3269323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    140647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  57626190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     32049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  57428490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  59308955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003626147752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       203753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       203753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           274383854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3081393                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   176047669                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4194644                       # Number of write requests accepted
system.mem_ctrls.readBursts                 176047669                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4194644                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1511338                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                925321                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6016259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5398162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4960404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4654026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5044796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5419471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          34548946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          26703277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          20465880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          14901645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         10719092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          8961436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7482090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6817408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5772858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6670581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            218827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            246954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            253438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            253685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           267940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168492                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 6018011309940                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               872681655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            9290567516190                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34479.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53229.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                146175946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2998564                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             176047669                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4194644                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10164191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                18293496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                24058443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                24137628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                18535010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                14192294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10952751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 8753015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7259798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 6346453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6506544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9909886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                5653204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3306745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2576105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1921587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1285161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 589858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  74874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  19288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 120730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 189584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 206117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 209420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 210896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 211097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 212662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 209295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 208290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 207581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 206913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 206310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 206098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     28631152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    397.453861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.445375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.656988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9322013     32.56%     32.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5745935     20.07%     52.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2433622      8.50%     61.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1621591      5.66%     66.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1225833      4.28%     71.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       974218      3.40%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       785691      2.74%     77.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       626462      2.19%     79.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5895787     20.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     28631152                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       203753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     856.607446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    220.309357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2603.498333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       188979     92.75%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         6517      3.20%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         2233      1.10%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1686      0.83%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239          953      0.47%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287          608      0.30%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          362      0.18%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          678      0.33%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          656      0.32%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          307      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          137      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          152      0.07%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          186      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           71      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           22      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           43      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           86      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           45      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           31      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        203753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       203753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.045526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.042400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.334880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           199237     97.78%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1308      0.64%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2136      1.05%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              739      0.36%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              230      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               70      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        203753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11170325184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                96725632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               209236736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11267050816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            268457216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6057.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6110.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        48.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    47.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1843999856500                       # Total gap between requests
system.mem_ctrls.avgGap                      10230.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9001408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3688076160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2051136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3675423360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3795773120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    209236736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4881458.242005537264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2000041523.323477029800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1112329.841361958999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1993179917.356449604034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2058445521.123703241348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113468958.353797167540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       140647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     58115714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        32049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     57926567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     59832692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4194644                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4026338239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2785225152716                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1023818221                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2776726775194                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3723565431820                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45931818232323                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28627.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47925.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31945.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47935.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62232.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10950111.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         106937229420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          56838500565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        583987668600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8468583480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     145563961920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     833758032300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5983894080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1741537870365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        944.434959                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8420561334                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61575280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1774003954166                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          97489138740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          51816717480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        662201727600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8597266920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     145563961920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     834363413340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5474099520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1805506325520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        979.125014                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6830328468                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61575280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1775594187032                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2576                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6850554.693561                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9422787.641841                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69260500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1835169430500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8830365000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77779176                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77779176                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77779176                       # number of overall hits
system.cpu1.icache.overall_hits::total       77779176                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41211                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41211                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41211                       # number of overall misses
system.cpu1.icache.overall_misses::total        41211                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3043105000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3043105000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3043105000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3043105000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77820387                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77820387                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77820387                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77820387                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000530                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000530                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000530                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000530                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73842.056732                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73842.056732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73842.056732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73842.056732                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38115                       # number of writebacks
system.cpu1.icache.writebacks::total            38115                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3096                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3096                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3096                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3096                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38115                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38115                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38115                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38115                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2813338000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2813338000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2813338000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2813338000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000490                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000490                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000490                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73811.832612                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73811.832612                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73811.832612                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73811.832612                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38115                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77779176                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77779176                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41211                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41211                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3043105000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3043105000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77820387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77820387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000530                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000530                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73842.056732                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73842.056732                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3096                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3096                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38115                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38115                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2813338000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2813338000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73811.832612                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73811.832612                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78048078                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38147                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2045.982069                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        155678889                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       155678889                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    142161498                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       142161498                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    142161498                       # number of overall hits
system.cpu1.dcache.overall_hits::total      142161498                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    162348698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     162348698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    162348698                       # number of overall misses
system.cpu1.dcache.overall_misses::total    162348698                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 11800552836789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11800552836789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 11800552836789                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11800552836789                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    304510196                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    304510196                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    304510196                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    304510196                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.533147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.533147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.533147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.533147                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72686.464272                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72686.464272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72686.464272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72686.464272                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2411451300                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       807302                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53373328                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11432                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.180831                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.617740                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69335355                       # number of writebacks
system.cpu1.dcache.writebacks::total         69335355                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     92804127                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     92804127                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     92804127                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     92804127                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69544571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69544571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69544571                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69544571                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6096364365679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6096364365679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6096364365679                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6096364365679                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.228382                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.228382                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.228382                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.228382                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87661.254905                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87661.254905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87661.254905                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87661.254905                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69335279                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    124332311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      124332311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    154929029                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    154929029                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 11506928520000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 11506928520000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    279261340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    279261340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.554782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.554782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74272.256105                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74272.256105                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     86702315                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     86702315                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68226714                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68226714                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6002129027500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6002129027500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.244311                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.244311                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87973.297783                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87973.297783                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17829187                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17829187                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7419669                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7419669                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 293624316789                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 293624316789                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25248856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25248856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.293862                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.293862                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 39573.775702                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39573.775702                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6101812                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6101812                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1317857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1317857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  94235338179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  94235338179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052195                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052195                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71506.497427                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71506.497427                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6399                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6399                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1560                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1560                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     57107500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     57107500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         7959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.196005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.196005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36607.371795                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36607.371795                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1284                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1284                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          276                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          276                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.034678                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034678                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8331.521739                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8331.521739                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2944                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2944                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16913500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16913500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.406069                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.406069                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5745.074728                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5745.074728                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2944                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2944                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13969500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13969500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.406069                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.406069                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4745.074728                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4745.074728                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3945                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3945                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       190296                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       190296                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   5348488500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   5348488500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       194241                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       194241                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979690                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979690                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28106.153046                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28106.153046                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       190296                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       190296                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   5158192500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   5158192500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979690                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979690                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27106.153046                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27106.153046                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.914229                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          212074993                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69599952                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.047057                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.914229                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        679039216                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       679039216                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1843999795500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136793766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9536135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133738434                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       282747500                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        109214522                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          331013                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         336240                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2810760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2810760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        190199                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136603568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       456250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209150215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       114345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208503238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418224048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19466624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8903440704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4878720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8875858432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17803644480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       396894642                       # Total snoops (count)
system.tol2bus.snoopTraffic                 300653504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        536272396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.247615                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              407772716     76.04%     76.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1              124210195     23.16%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4289485      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          536272396                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278996094872                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      104996737073                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228338571                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104676284050                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57352639                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           417213                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
