/* Copyright 2019 The TensorFlow Authors. All Rights Reserved.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
==============================================================================*/
#ifndef TENSORFLOW_LITE_KERNELS_INTERNAL_REFERENCE_INTEGER_OPS_CONV_H_
#define TENSORFLOW_LITE_KERNELS_INTERNAL_REFERENCE_INTEGER_OPS_CONV_H_

#include <algorithm>

#include "tensorflow/lite/kernels/internal/common.h"
#include "tensorflow/lite/kernels/internal/portable_tensor_utils.h"
#include "playground_util/print_params.h"

#include "cfu.h"


namespace tflite {
namespace reference_integer_ops {

inline int32_t RDBPOT(const int32_t x, const int32_t exp) {
  return cfu_op1(1, static_cast<uint32_t>(x), static_cast<uint32_t>(exp));
}

inline int32_t SRDHM(const int32_t a, const int32_t b) {
  return cfu_op1(2, static_cast<uint32_t>(a), static_cast<uint32_t>(b));
}

inline int32_t myMultiplyByQuantizedMultiplier(int32_t x,
                                             int32_t quantized_multiplier,
                                             int shift) {
  if (shift < 0) {
    return RDBPOT(SRDHM(x, quantized_multiplier), -shift);
  }
  else {
    return SRDHM(x << shift, quantized_multiplier);
  }
}

inline int8_t myRequant(
  int32_t acc, const int32_t output_multiplier, 
  const int32_t output_shift, const int32_t output_offset) {
  
  acc = myMultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
  acc += output_offset;
  acc = std::max(acc, -128l);
  acc = std::min(acc, 127l);
  return static_cast<int8_t>(acc);
}

// Fixed-point per-channel-quantization convolution reference kernel.
inline void ConvPerChannel(
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
  
  // Get parameters.
  const int32_t input_offset = params.input_offset;  // r = s(q - Z)
  const int stride_width = params.stride_width;
  const int pad_width = params.padding_values.width;
  const int32_t output_offset = params.output_offset;

  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);

  // Check dimensions of the tensors.
  const int input_width = input_shape.Dims(2);
  const int filter_width = filter_shape.Dims(2);
  const int filter_input_depth = filter_shape.Dims(3);
  const int output_width = output_shape.Dims(2);

  const uint32_t K = filter_width * filter_input_depth;
  const uint32_t P = output_width;

  // constexpr uint32_t KMax = 8192;
  constexpr uint32_t PMax = 256;
  constexpr uint32_t KernelMax = 2048;

  static int32_t result_arr[PMax][KernelMax];

  // GEMM
  // for (uint32_t p = 0; p < P; ++p){
  //   for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
  //     int32_t acc = 0;
  //     for (uint32_t k = 0; k < K; ++k) {
  //       acc += static_cast<int32_t>(int16_t(im2col[p][k]) + input_offset) * 
  //              static_cast<int32_t>(kernel[k][out_channel]);
               
  //     }
  //     if (bias_data)
  //       acc += bias_data[out_channel];
  //     result_arr_sw[p][out_channel] = acc;
  //   }
  // }

  // CFU GEMM (M * K @ K * N)
  const uint32_t M = P;
  const uint32_t N = output_depth;

  const uint32_t Tk = 512;
  const uint32_t Tn = 128;
  const int8_t neg_8_input_offset = static_cast<int8_t>(-input_offset);

  const uint32_t M_tile = M;
  const uint32_t row4_cnt = (M_tile + 3) >> 2;

  static uint32_t A_pack[8192 / 512][(256 / 4) * 512];

  const int32_t in_w = input_width;
  const int32_t in_d = filter_input_depth;

  for (uint32_t k0 = 0, kid = 0; k0 < K; k0 += Tk, ++kid) {
    const uint32_t K_tile = std::min(Tk, K - k0);

    for (uint32_t kk = 0; kk < K_tile; ++kk) {
      const uint32_t k = k0 + kk;

      const uint32_t filter_x   = k / static_cast<uint32_t>(in_d);
      const uint32_t in_channel = k - filter_x * static_cast<uint32_t>(in_d);

      int16_t inx_table[256];
      for (uint32_t out_x = 0; out_x < M_tile; ++out_x) {
        inx_table[out_x] = static_cast<int16_t>(
            static_cast<int32_t>(out_x) * stride_width - pad_width + static_cast<int32_t>(filter_x));
      }

      for (uint32_t r4 = 0; r4 < row4_cnt; ++r4) {
        const uint32_t m = r4 << 2;

        auto load_a = [&](uint32_t out_x) -> uint8_t {
          if (out_x >= M_tile) return static_cast<uint8_t>(neg_8_input_offset);
          const int32_t in_x = static_cast<int32_t>(inx_table[out_x]);
          if (in_x < 0 || in_x >= in_w) return static_cast<uint8_t>(neg_8_input_offset);
          return static_cast<uint8_t>(input_data[in_x * in_d + static_cast<int32_t>(in_channel)]);
        };

        const uint32_t packed =
            (uint32_t(load_a(m + 0)) << 24) |
            (uint32_t(load_a(m + 1)) << 16) |
            (uint32_t(load_a(m + 2)) <<  8) |
            (uint32_t(load_a(m + 3)));

        A_pack[kid][r4 * K_tile + kk] = packed;
      }
    }
  }

  for (uint32_t n0 = 0; n0 < N; n0 += Tn) {
    const uint32_t N_tile = std::min(Tn, N - n0);

    for (uint32_t i = 0; i < 8192; ++i)
      cfu_op0(5, i, 0);

    const uint32_t n4_cnt = (N_tile + 3) >> 2;

    for (uint32_t k0 = 0, kid = 0; k0 < K; k0 += Tk, ++kid) {
      const uint32_t K_tile = std::min(Tk, K - k0);
      const uint32_t A_words = row4_cnt * K_tile;
      for (uint32_t addr = 0; addr < A_words; ++addr) {
        cfu_op0(1, addr, A_pack[kid][addr]);
      }

      uint32_t addr = 0;

      for (uint32_t n4 = 0; n4 < n4_cnt; ++n4) {
        const uint32_t n_base = n0 + (n4 << 2);

        for (uint32_t kk = 0; kk < K_tile; ++kk) {
          const uint32_t k = k0 + kk;

          const uint32_t filter_x   = k / static_cast<uint32_t>(filter_input_depth);
          const uint32_t in_channel = k - filter_x * static_cast<uint32_t>(filter_input_depth);

          auto get_w = [&](uint32_t oc) -> uint8_t {
            if (oc >= static_cast<uint32_t>(output_depth)) return 0;
            if (oc >= n0 + N_tile) return 0;

            const uint32_t K_full = static_cast<uint32_t>(filter_width * filter_input_depth);
            const uint32_t idx = oc * K_full + filter_x * static_cast<uint32_t>(filter_input_depth) + in_channel;
            return static_cast<uint8_t>(filter_data[idx]);
          };

          const uint8_t b0 = get_w(n_base + 0);
          const uint8_t b1 = get_w(n_base + 1);
          const uint8_t b2 = get_w(n_base + 2);
          const uint8_t b3 = get_w(n_base + 3);

          const uint32_t packed =
              (uint32_t(b0) << 24) |
              (uint32_t(b1) << 16) |
              (uint32_t(b2) <<  8) |
              (uint32_t(b3)      );

          cfu_op0(2, addr++, packed);
        }
      }


      const uint32_t dim = (static_cast<uint32_t>(K_tile) << 20) |
                            (static_cast<uint32_t>(M_tile) << 10)  |
                            static_cast<uint32_t>(N_tile);
      cfu_op0(3, dim, static_cast<uint32_t>(input_offset));
    }
    uint32_t C_row_cnt = 0;
    for (uint32_t jj = 0; jj < N_tile; jj += 4) {
      for (uint32_t ii = 0; ii < M_tile; ++ii) {
        const uint32_t i = ii;
        const uint32_t j = n0 + jj;

        result_arr[i][j] = static_cast<int32_t>(cfu_op0(4, C_row_cnt, 0));
        if (jj + 1 < N_tile) result_arr[i][j + 1] = static_cast<int32_t>(cfu_op0(4, C_row_cnt, 1));
        if (jj + 2 < N_tile) result_arr[i][j + 2] = static_cast<int32_t>(cfu_op0(4, C_row_cnt, 2)); 
        if (jj + 3 < N_tile) result_arr[i][j + 3] = static_cast<int32_t>(cfu_op0(4, C_row_cnt, 3));
        ++C_row_cnt;
      }
    }
  }

  if (bias_data){
    for (uint32_t i = 0; i < M; ++i) {
      for (uint32_t j = 0; j < N; ++j) {
        result_arr[i][j] += bias_data[j];
      }
    }
  }

  // result to output tensor
  for (int out_x = 0; out_x < output_width; ++out_x) {
    for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
      output_data[out_x * output_depth + out_channel] =
          myRequant(result_arr[out_x][out_channel], output_multiplier[out_channel],
                    output_shift[out_channel], output_offset);
    }
  }

}

inline void ConvPerChannelWithPackedInt4Weights(
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_input, int8_t* unpacked_filter_data,
    const RuntimeShape& bias_shape, const int32_t* bias_data,
    const RuntimeShape& output_shape, int8_t* output_data) {
  TFLITE_DCHECK(unpacked_filter_data != nullptr);
  tflite::tensor_utils::UnpackDenseInt4IntoInt8(
      filter_input, filter_shape.FlatSize(), unpacked_filter_data);
  ConvPerChannel(params, output_multiplier, output_shift, input_shape,
                 input_data, filter_shape, unpacked_filter_data, bias_shape,
                 bias_data, output_shape, output_data);
}

// Fixed-point per-channel-quantization convolution reference kernel.
// 16-bit data and 8-bit filter
template <typename AccumScalar>
inline void ConvPerChannel(
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int16_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const AccumScalar* bias_data, const RuntimeShape& output_shape,
    int16_t* output_data) {
  // Get parameters.
  const int stride_width = params.stride_width;
  const int stride_height = params.stride_height;
  const int dilation_width_factor = params.dilation_width_factor;
  const int dilation_height_factor = params.dilation_height_factor;
  const int pad_width = params.padding_values.width;
  const int pad_height = params.padding_values.height;

  // Set min and max value of the output.
  const int32_t output_activation_min = params.quantized_activation_min;
  const int32_t output_activation_max = params.quantized_activation_max;

  // Consistency check.
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = input_shape.Dims(3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
  }

  // Check dimensions of the tensors.
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int filter_input_depth = filter_shape.Dims(3);
  const int groups = input_depth / filter_input_depth;
  TFLITE_DCHECK_EQ(input_depth % filter_input_depth, 0);
  const int filters_per_group = output_depth / groups;
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
    for (int out_y = 0; out_y < output_height; ++out_y) {
      const int in_y_origin = (out_y * stride_height) - pad_height;
      for (int out_x = 0; out_x < output_width; ++out_x) {
        const int in_x_origin = (out_x * stride_width) - pad_width;
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
          auto group = out_channel / filters_per_group;
          AccumScalar acc = 0;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
              const int in_x = in_x_origin + dilation_width_factor * filter_x;

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
                  (in_y < input_height);

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < filter_input_depth;
                   ++in_channel) {
                int32_t input_val =
                    input_data[Offset(input_shape, batch, in_y, in_x,
                                      in_channel + group * filter_input_depth)];
                int32_t filter_val = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
                // Accumulate with 64 bits accumulator.
                // int64_t += int8_t * int16_t so the highest value we can
                // get from each accumulation is [-127, 127] * ([-32768,
                // 32767] -
                // [-32768, 32767]), which is [-8322945, 8322945].
                // log2(8322945) = 22.99.
                acc += filter_val * input_val;
              }
            }
          }
          if (bias_data) {
            acc += bias_data[out_channel];
          }
          int32_t scaled_acc = MultiplyByQuantizedMultiplier(
              acc, output_multiplier[out_channel], output_shift[out_channel]);
          scaled_acc = std::max(scaled_acc, output_activation_min);
          scaled_acc = std::min(scaled_acc, output_activation_max);
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
              static_cast<int16_t>(scaled_acc);
        }
      }
    }
  }
}

}  // namespace reference_integer_ops
}  // namespace tflite

#endif  // TENSORFLOW_LITE_KERNELS_INTERNAL_REFERENCE_INTEGER_OPS_CONV_H_
