--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml IP2SOC_Top.twx IP2SOC_Top.ncd -o IP2SOC_Top.twr
IP2SOC_Top.pcf -ucf Org-Sword.ucf

Design file:              IP2SOC_Top.ncd
Physical constraint file: IP2SOC_Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.874ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X62Y51.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y51.A5      net (fanout=1)        0.505   U3_douta<15>
    SLICE_X65Y51.A       Tilo                  0.043   U1/MEM_WB/out<148>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X64Y51.C6      net (fanout=1)        0.215   U4_Cpu_data4bus<15>
    SLICE_X64Y51.CMUX    Tilo                  0.239   U1/IF_ID/out<184>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X63Y51.A6      net (fanout=13)       0.761   U5_Disp_num<15>
    SLICE_X63Y51.A       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X63Y50.B6      net (fanout=2)        0.218   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X63Y50.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X63Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X63Y50.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X62Y51.D5      net (fanout=1)        0.259   U6/XLXN_390<36>
    SLICE_X62Y51.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X62Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X62Y51.CLK     Tas                  -0.023   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (2.231ns logic, 2.354ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y51.A5      net (fanout=1)        0.505   U3_douta<15>
    SLICE_X65Y51.A       Tilo                  0.043   U1/MEM_WB/out<148>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X64Y51.C6      net (fanout=1)        0.215   U4_Cpu_data4bus<15>
    SLICE_X64Y51.CMUX    Tilo                  0.239   U1/IF_ID/out<184>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X63Y50.B4      net (fanout=13)       0.852   U5_Disp_num<15>
    SLICE_X63Y50.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X63Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X63Y50.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X62Y51.D5      net (fanout=1)        0.259   U6/XLXN_390<36>
    SLICE_X62Y51.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X62Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X62Y51.CLK     Tas                  -0.023   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.415ns (2.188ns logic, 2.227ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO13  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y48.B6      net (fanout=1)        0.368   U3_douta<13>
    SLICE_X63Y48.B       Tilo                  0.043   U1/MEM_WB/out<149>
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X63Y48.C6      net (fanout=1)        0.098   U4_Cpu_data4bus<13>
    SLICE_X63Y48.CMUX    Tilo                  0.244   U1/MEM_WB/out<149>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X63Y50.D4      net (fanout=12)       0.652   U5_Disp_num<13>
    SLICE_X63Y50.D       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X63Y50.B5      net (fanout=2)        0.241   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X63Y50.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X63Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X63Y50.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X62Y51.D5      net (fanout=1)        0.259   U6/XLXN_390<36>
    SLICE_X62Y51.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X62Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X62Y51.CLK     Tas                  -0.023   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (2.236ns logic, 2.014ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X62Y52.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y51.A5      net (fanout=1)        0.505   U3_douta<15>
    SLICE_X65Y51.A       Tilo                  0.043   U1/MEM_WB/out<148>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X64Y51.C6      net (fanout=1)        0.215   U4_Cpu_data4bus<15>
    SLICE_X64Y51.CMUX    Tilo                  0.239   U1/IF_ID/out<184>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X64Y50.A5      net (fanout=13)       0.811   U5_Disp_num<15>
    SLICE_X64Y50.A       Tilo                  0.043   U6/XLXN_390<42>
                                                       U6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X63Y51.B3      net (fanout=2)        0.362   U6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X63Y51.B       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X62Y52.B5      net (fanout=1)        0.241   U6/XLXN_390<39>
    SLICE_X62Y52.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X62Y52.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X62Y52.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (2.190ns logic, 2.378ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y51.A5      net (fanout=1)        0.505   U3_douta<15>
    SLICE_X65Y51.A       Tilo                  0.043   U1/MEM_WB/out<148>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X64Y51.C6      net (fanout=1)        0.215   U4_Cpu_data4bus<15>
    SLICE_X64Y51.CMUX    Tilo                  0.239   U1/IF_ID/out<184>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X65Y50.A5      net (fanout=13)       0.800   U5_Disp_num<15>
    SLICE_X65Y50.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS4/MSEG/XLXI_8
    SLICE_X63Y51.B6      net (fanout=1)        0.357   U6/SM1/HTS4/MSEG/XLXN_28
    SLICE_X63Y51.B       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X62Y52.B5      net (fanout=1)        0.241   U6/XLXN_390<39>
    SLICE_X62Y52.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X62Y52.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X62Y52.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (2.190ns logic, 2.362ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y51.A5      net (fanout=1)        0.505   U3_douta<15>
    SLICE_X65Y51.A       Tilo                  0.043   U1/MEM_WB/out<148>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X64Y51.C6      net (fanout=1)        0.215   U4_Cpu_data4bus<15>
    SLICE_X64Y51.CMUX    Tilo                  0.239   U1/IF_ID/out<184>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X63Y51.A6      net (fanout=13)       0.761   U5_Disp_num<15>
    SLICE_X63Y51.A       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X63Y51.B5      net (fanout=2)        0.157   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X63Y51.B       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X62Y52.B5      net (fanout=1)        0.241   U6/XLXN_390<39>
    SLICE_X62Y52.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X62Y52.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X62Y52.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (2.190ns logic, 2.123ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X55Y52.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y50.C6      net (fanout=1)        0.412   U3_douta<25>
    SLICE_X57Y50.C       Tilo                  0.043   U1/MEM_WB/out<137>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X55Y50.C5      net (fanout=1)        0.243   U4_Cpu_data4bus<25>
    SLICE_X55Y50.CMUX    Tilo                  0.244   U1/IF_ID/out<174>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X52Y51.A4      net (fanout=12)       0.636   U5_Disp_num<25>
    SLICE_X52Y51.A       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X55Y51.B6      net (fanout=2)        0.275   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X55Y51.B       Tilo                  0.043   U5/disp_data<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X55Y51.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X55Y51.A       Tilo                  0.043   U5/disp_data<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X55Y52.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X55Y52.B       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/M2/mux6711
    SLICE_X55Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X55Y52.CLK     Tas                   0.009   U6/M2/buffer<10>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (2.268ns logic, 2.263ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.427ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y49.B6      net (fanout=1)        0.606   U3_douta<24>
    SLICE_X54Y49.B       Tilo                  0.043   U1/MEM_WB/out<138>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X54Y49.C6      net (fanout=1)        0.105   U4_Cpu_data4bus<24>
    SLICE_X54Y49.CMUX    Tilo                  0.239   U1/MEM_WB/out<138>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X52Y51.A5      net (fanout=13)       0.481   U5_Disp_num<24>
    SLICE_X52Y51.A       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X55Y51.B6      net (fanout=2)        0.275   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X55Y51.B       Tilo                  0.043   U5/disp_data<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X55Y51.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X55Y51.A       Tilo                  0.043   U5/disp_data<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X55Y52.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X55Y52.B       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/M2/mux6711
    SLICE_X55Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X55Y52.CLK     Tas                   0.009   U6/M2/buffer<10>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.427ns (2.263ns logic, 2.164ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.420ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X52Y48.D6      net (fanout=1)        0.571   U3_douta<26>
    SLICE_X52Y48.D       Tilo                  0.043   U1/MEM_WB/out<136>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X52Y50.C6      net (fanout=1)        0.299   U4_Cpu_data4bus<26>
    SLICE_X52Y50.CMUX    Tilo                  0.244   U1/IF_ID/out<173>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X52Y51.A6      net (fanout=13)       0.310   U5_Disp_num<26>
    SLICE_X52Y51.A       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X55Y51.B6      net (fanout=2)        0.275   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X55Y51.B       Tilo                  0.043   U5/disp_data<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X55Y51.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X55Y51.A       Tilo                  0.043   U5/disp_data<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X55Y52.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X55Y52.B       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/M2/mux6711
    SLICE_X55Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X55Y52.CLK     Tas                   0.009   U6/M2/buffer<10>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.420ns (2.268ns logic, 2.152ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X69Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_55 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_55 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y46.AQ      Tcko                  0.100   U6/M2/buffer<54>
                                                       U6/M2/buffer_55
    SLICE_X69Y46.A6      net (fanout=2)        0.099   U6/M2/buffer<55>
    SLICE_X69Y46.CLK     Tah         (-Th)     0.032   U6/M2/buffer<54>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X36Y59.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y60.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X36Y59.B6      net (fanout=4)        0.115   U6/M2/shift_count<5>
    SLICE_X36Y59.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.068ns logic, 0.115ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_21 (SLICE_X51Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_21 (FF)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_21 to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.100   U6/M2/buffer<21>
                                                       U6/M2/buffer_21
    SLICE_X51Y47.A6      net (fanout=2)        0.101   U6/M2/buffer<21>
    SLICE_X51Y47.CLK     Tah         (-Th)     0.032   U6/M2/buffer<21>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.558|    4.937|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2180 connections

Design statistics:
   Minimum period:   9.874ns{1}   (Maximum frequency: 101.276MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 24 09:14:28 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



