// Seed: 1244411260
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output wor id_2,
    input uwire id_3,
    input wire id_4
    , id_32,
    output supply0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output supply0 module_0,
    output supply0 id_9,
    input wor id_10,
    output tri id_11,
    input uwire id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri0 id_15,
    output uwire id_16,
    output wand id_17,
    input supply1 id_18,
    input supply1 id_19,
    output wor id_20,
    input tri id_21,
    output supply0 id_22,
    input wand id_23,
    input uwire id_24,
    output tri0 id_25,
    output supply1 id_26,
    input wand id_27,
    output wor id_28,
    input supply0 id_29
    , id_33,
    output tri id_30
);
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd2
) (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2
    , id_18,
    input tri1 id_3,
    input wand id_4,
    output wire id_5,
    output supply0 id_6,
    input tri id_7,
    input supply0 _id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12,
    input uwire id_13,
    input supply1 id_14
    , id_19,
    input tri id_15,
    input supply1 id_16
);
  logic [1 : id_8  |  id_8] id_20;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_4,
      id_1,
      id_5,
      id_6,
      id_9,
      id_5,
      id_0,
      id_14,
      id_6,
      id_13,
      id_10,
      id_3,
      id_10,
      id_5,
      id_6,
      id_10,
      id_7,
      id_5,
      id_16,
      id_6,
      id_12,
      id_2,
      id_5,
      id_11,
      id_2,
      id_0,
      id_16,
      id_0
  );
  assign modCall_1.id_16 = 0;
endmodule
