$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 & addr [3:0] $end
  $var wire  1 # clk $end
  $var wire  4 % data_in [3:0] $end
  $var wire  4 ' data_out [3:0] $end
  $var wire  1 $ wr_en $end
  $scope module top $end
   $var wire  4 & addr [3:0] $end
   $var wire  1 # clk $end
   $var wire  4 % data_in [3:0] $end
   $var wire  4 ' data_out [3:0] $end
   $var wire  1 $ wr_en $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
b0000 %
b0000 &
b0000 '
#2
1#
#3
0#
1$
b0001 %
#4
1#
b0001 &
#5
0#
b0010 %
#6
1#
b0010 &
b0001 '
#7
0#
0$
b0001 %
#8
1#
b0010 '
#9
