<stg><name>decrypt</name>


<trans_list>

<trans id="915" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="5" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="7" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="13" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="34" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="35" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="38" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln461" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="39" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln461" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="40" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="44" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="45" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="47" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="62" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="63" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="66" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="68" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeySchedule.region_begin:0  %statemt_addr = getelementptr [32 x i32]* %statemt, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
KeySchedule.region_begin:1  %ret = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeySchedule.region_begin:2  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @KeySchedule_OC_regio) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
KeySchedule.region_begin:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i = phi i3 [ 0, %KeySchedule.region_begin ], [ %j, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln133 = icmp eq i3 %j_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j = add i3 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln133, label %.preheader1.i.preheader, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="3">
<![CDATA[
hls_label_4_begin:1  %trunc_ln137 = trunc i3 %j_0_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4_begin:2  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln137, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_begin:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.i.preheader:0  br label %.preheader1.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i3 [ 0, %hls_label_4_begin ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="3">
<![CDATA[
:1  %zext_ln135 = zext i3 %i_0_i to i4

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln135 = icmp eq i3 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln135, label %hls_label_4_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln137 = add i4 %shl_ln, %zext_ln135

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln137 = zext i4 %add_ln137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %key_addr = getelementptr [32 x i32]* %key, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
:3  %key_load = load i32* %key_addr, align 4

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
:3  %key_load = load i32* %key_addr, align 4

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:4  %tmp_37 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i_0_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="10">
<![CDATA[
:5  %zext_ln137_3 = zext i10 %tmp_37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln137_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:6  %tmp_38 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="6">
<![CDATA[
:7  %zext_ln137_4 = zext i6 %tmp_38 to i11

]]></Node>
<StgValue><ssdm name="zext_ln137_4"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %sub_ln137 = sub i11 %zext_ln137_3, %zext_ln137_4

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="11">
<![CDATA[
:9  %trunc_ln137_2 = trunc i11 %sub_ln137 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln137_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %or_ln137 = or i3 %trunc_ln137_2, %j_0_i

]]></Node>
<StgValue><ssdm name="or_ln137"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %sub_ln137, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:12  %tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_27, i3 %or_ln137)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="11">
<![CDATA[
:13  %sext_ln137 = sext i11 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %word_addr = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln137

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:15  store i32 %key_load, i32* %word_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.i:0  %j_1_i = phi i6 [ %j_7, %hls_label_5_end ], [ 4, %.preheader1.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_1_i"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.i:1  %icmp_ln140 = icmp eq i6 %j_1_i, -20

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.i:3  br i1 %icmp_ln140, label %AddRoundKey.region_begin, label %hls_label_5_begin

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5_begin:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="6">
<![CDATA[
hls_label_5_begin:1  %trunc_ln140 = trunc i6 %j_1_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_5_begin:2  %icmp_ln145 = icmp eq i2 %trunc_ln140, 0

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_5_begin:3  %add_ln147 = add i6 -1, %j_1_i

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
hls_label_5_begin:4  %zext_ln147 = zext i6 %add_ln147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="6">
<![CDATA[
hls_label_5_begin:5  %zext_ln147_8 = zext i6 %add_ln147 to i9

]]></Node>
<StgValue><ssdm name="zext_ln147_8"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="6">
<![CDATA[
hls_label_5_begin:6  %zext_ln147_9 = zext i6 %add_ln147 to i8

]]></Node>
<StgValue><ssdm name="zext_ln147_9"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5_begin:7  %add_ln147_3 = add i8 120, %zext_ln147_9

]]></Node>
<StgValue><ssdm name="add_ln147_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
hls_label_5_begin:8  %zext_ln147_10 = zext i8 %add_ln147_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147_10"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:9  %word_addr_19 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln147_10

]]></Node>
<StgValue><ssdm name="word_addr_19"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_5_begin:10  %add_ln148 = add i9 240, %zext_ln147_8

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
hls_label_5_begin:11  %zext_ln148 = zext i9 %add_ln148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:12  %word_addr_20 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="word_addr_20"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_5_begin:13  %add_ln149 = add i9 -152, %zext_ln147_8

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
hls_label_5_begin:14  %zext_ln149 = zext i9 %add_ln149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:15  %word_addr_21 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="word_addr_21"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:16  %word_addr_22 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="word_addr_22"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_5_begin:17  br i1 %icmp_ln145, label %._crit_edge.i, label %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:0  %temp_0_2 = load i32* %word_addr_22, align 4

]]></Node>
<StgValue><ssdm name="temp_0_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:1  %temp_1_2 = load i32* %word_addr_19, align 4

]]></Node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:0  %word_load_27 = load i32* %word_addr_19, align 4

]]></Node>
<StgValue><ssdm name="word_load_27"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:25  %word_load_28 = load i32* %word_addr_20, align 4

]]></Node>
<StgValue><ssdm name="word_load_28"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
AddRoundKey.region_begin:0  %rend4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @KeySchedule_OC_regio, i32 %rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
AddRoundKey.region_begin:1  store i5 10, i5* @round_val, align 1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
AddRoundKey.region_begin:2  store i4 4, i4* @nb, align 1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
AddRoundKey.region_begin:3  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @AddRoundKey_OC_regio) nounwind

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.region_begin:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:0  %temp_0_2 = load i32* %word_addr_22, align 4

]]></Node>
<StgValue><ssdm name="temp_0_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:1  %temp_1_2 = load i32* %word_addr_19, align 4

]]></Node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:2  %temp_2_2 = load i32* %word_addr_20, align 4

]]></Node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:3  %word_load = load i32* %word_addr_21, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:2  %temp_2_2 = load i32* %word_addr_20, align 4

]]></Node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
.critedge.i:3  %word_load = load i32* %word_addr_21, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.critedge.i:4  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:0  %word_load_27 = load i32* %word_addr_19, align 4

]]></Node>
<StgValue><ssdm name="word_load_27"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:1  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:25  %word_load_28 = load i32* %word_addr_20, align 4

]]></Node>
<StgValue><ssdm name="word_load_28"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:26  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:44  %word_load_29 = load i32* %word_addr_21, align 4

]]></Node>
<StgValue><ssdm name="word_load_29"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:63  %word_load_30 = load i32* %word_addr_22, align 4

]]></Node>
<StgValue><ssdm name="word_load_30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:2  %trunc_ln248 = trunc i32 %word_load_27 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:3  %sub_ln248 = sub i32 0, %word_load_27

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:4  %trunc_ln248_8 = trunc i32 %sub_ln248 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_8"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:5  %tmp_30 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_8)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:6  %sub_ln248_13 = sub i10 0, %tmp_30

]]></Node>
<StgValue><ssdm name="sub_ln248_13"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:7  %tmp_31 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:8  %select_ln248 = select i1 %tmp_29, i10 %sub_ln248_13, i10 %tmp_31

]]></Node>
<StgValue><ssdm name="select_ln248"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:9  %zext_ln = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:10  %sub_ln248_8 = sub i6 0, %zext_ln

]]></Node>
<StgValue><ssdm name="sub_ln248_8"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:11  %tmp_32 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_27, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.i:12  %select_ln248_8 = select i1 %tmp_29, i6 %sub_ln248_8, i6 %tmp_32

]]></Node>
<StgValue><ssdm name="select_ln248_8"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:13  %sext_ln248_8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_8, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_8_cast"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:14  %add_ln248 = add i10 %sext_ln248_8_cast, %select_ln248

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:27  %trunc_ln248_9 = trunc i32 %word_load_28 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_9"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:28  %sub_ln248_15 = sub i32 0, %word_load_28

]]></Node>
<StgValue><ssdm name="sub_ln248_15"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:29  %trunc_ln248_10 = trunc i32 %sub_ln248_15 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_10"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:30  %tmp_34 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_10)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:31  %sub_ln248_16 = sub i10 0, %tmp_34

]]></Node>
<StgValue><ssdm name="sub_ln248_16"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:32  %tmp_35 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_9)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:33  %select_ln248_9 = select i1 %tmp_33, i10 %sub_ln248_16, i10 %tmp_35

]]></Node>
<StgValue><ssdm name="select_ln248_9"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:34  %zext_ln248_9 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_15, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_9"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:35  %sub_ln248_10 = sub i6 0, %zext_ln248_9

]]></Node>
<StgValue><ssdm name="sub_ln248_10"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:36  %tmp_36 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_28, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.i:37  %select_ln248_10 = select i1 %tmp_33, i6 %sub_ln248_10, i6 %tmp_36

]]></Node>
<StgValue><ssdm name="select_ln248_10"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:38  %sext_ln248_10_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_10, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_10_cast"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:39  %add_ln248_4 = add i10 %sext_ln248_10_cast, %select_ln248_9

]]></Node>
<StgValue><ssdm name="add_ln248_4"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:44  %word_load_29 = load i32* %word_addr_21, align 4

]]></Node>
<StgValue><ssdm name="word_load_29"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:45  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:47  %sub_ln248_17 = sub i32 0, %word_load_29

]]></Node>
<StgValue><ssdm name="sub_ln248_17"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:48  %trunc_ln248_12 = trunc i32 %sub_ln248_17 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_12"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:53  %zext_ln248_s = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_17, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_s"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.i:63  %word_load_30 = load i32* %word_addr_22, align 4

]]></Node>
<StgValue><ssdm name="word_load_30"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:64  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:66  %sub_ln248_19 = sub i32 0, %word_load_30

]]></Node>
<StgValue><ssdm name="sub_ln248_19"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:67  %trunc_ln248_14 = trunc i32 %sub_ln248_19 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_14"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:72  %zext_ln248_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_19, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i:15  %sext_ln248 = sext i10 %add_ln248 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:16  %Sbox_addr = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248

]]></Node>
<StgValue><ssdm name="Sbox_addr"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:17  %Sbox_load = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:18  %trunc_ln147_6 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %j_1_i, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln147_6"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i:19  %add_ln147_2 = add i4 -1, %trunc_ln147_6

]]></Node>
<StgValue><ssdm name="add_ln147_2"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i:20  %zext_ln147_3 = zext i4 %add_ln147_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147_3"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:21  %Rcon0_addr = getelementptr [30 x i8]* @Rcon0, i64 0, i64 %zext_ln147_3

]]></Node>
<StgValue><ssdm name="Rcon0_addr"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.i:22  %Rcon0_load = load i8* %Rcon0_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon0_load"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i:40  %sext_ln248_4 = sext i10 %add_ln248_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_4"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:41  %Sbox_addr_36 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_4

]]></Node>
<StgValue><ssdm name="Sbox_addr_36"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:42  %temp_1 = load i8* %Sbox_addr_36, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:46  %trunc_ln248_11 = trunc i32 %word_load_29 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_11"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:49  %tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_12)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:50  %sub_ln248_18 = sub i10 0, %tmp_40

]]></Node>
<StgValue><ssdm name="sub_ln248_18"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:51  %tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_11)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:52  %select_ln248_11 = select i1 %tmp_39, i10 %sub_ln248_18, i10 %tmp_41

]]></Node>
<StgValue><ssdm name="select_ln248_11"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:54  %sub_ln248_12 = sub i6 0, %zext_ln248_s

]]></Node>
<StgValue><ssdm name="sub_ln248_12"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:55  %tmp_42 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_29, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.i:56  %select_ln248_12 = select i1 %tmp_39, i6 %sub_ln248_12, i6 %tmp_42

]]></Node>
<StgValue><ssdm name="select_ln248_12"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:57  %sext_ln248_12_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_12, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_12_cast"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:58  %add_ln248_5 = add i10 %sext_ln248_12_cast, %select_ln248_11

]]></Node>
<StgValue><ssdm name="add_ln248_5"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i:59  %sext_ln248_5 = sext i10 %add_ln248_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_5"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:60  %Sbox_addr_37 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_5

]]></Node>
<StgValue><ssdm name="Sbox_addr_37"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:61  %temp_2 = load i8* %Sbox_addr_37, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge.i:65  %trunc_ln248_13 = trunc i32 %word_load_30 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_13"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:68  %tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_14)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:69  %sub_ln248_20 = sub i10 0, %tmp_44

]]></Node>
<StgValue><ssdm name="sub_ln248_20"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:70  %tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_13)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:71  %select_ln248_13 = select i1 %tmp_43, i10 %sub_ln248_20, i10 %tmp_45

]]></Node>
<StgValue><ssdm name="select_ln248_13"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:73  %sub_ln248_14 = sub i6 0, %zext_ln248_1

]]></Node>
<StgValue><ssdm name="sub_ln248_14"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:74  %tmp_46 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_30, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge.i:75  %select_ln248_14 = select i1 %tmp_43, i6 %sub_ln248_14, i6 %tmp_46

]]></Node>
<StgValue><ssdm name="select_ln248_14"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.i:76  %sext_ln248_14_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_14, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_14_cast"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.i:77  %add_ln248_6 = add i10 %sext_ln248_14_cast, %select_ln248_13

]]></Node>
<StgValue><ssdm name="add_ln248_6"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.i:78  %sext_ln248_6 = sext i10 %add_ln248_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_6"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:79  %Sbox_addr_38 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_6

]]></Node>
<StgValue><ssdm name="Sbox_addr_38"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:80  %Sbox_load_38 = load i8* %Sbox_addr_38, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_38"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="226" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:17  %Sbox_load = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.i:22  %Rcon0_load = load i8* %Rcon0_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon0_load"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i:23  %temp_0 = xor i8 %Rcon0_load, %Sbox_load

]]></Node>
<StgValue><ssdm name="temp_0"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i:24  %zext_ln147_4 = zext i8 %temp_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln147_4"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:42  %temp_1 = load i8* %Sbox_addr_36, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i:43  %zext_ln248 = zext i8 %temp_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:61  %temp_2 = load i8* %Sbox_addr_37, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i:62  %zext_ln248_4 = zext i8 %temp_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_4"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i:80  %Sbox_load_38 = load i8* %Sbox_addr_38, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_38"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i:81  %zext_ln248_5 = zext i8 %Sbox_load_38 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_5"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:82  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i:0  %temp_2_0 = phi i32 [ %zext_ln248_4, %._crit_edge.i ], [ %temp_2_2, %.critedge.i ]

]]></Node>
<StgValue><ssdm name="temp_2_0"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i:1  %temp_1_0 = phi i32 [ %zext_ln248, %._crit_edge.i ], [ %temp_1_2, %.critedge.i ]

]]></Node>
<StgValue><ssdm name="temp_1_0"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i:2  %temp_0_0 = phi i32 [ %zext_ln147_4, %._crit_edge.i ], [ %temp_0_2, %.critedge.i ]

]]></Node>
<StgValue><ssdm name="temp_0_0"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i:3  %temp_3 = phi i32 [ %zext_ln248_5, %._crit_edge.i ], [ %word_load, %.critedge.i ]

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.i:4  %add_ln163 = add i6 %j_1_i, -4

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="6">
<![CDATA[
.loopexit.i:5  %zext_ln163 = zext i6 %add_ln163 to i10

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="6">
<![CDATA[
.loopexit.i:6  %zext_ln162 = zext i6 %j_1_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_2_i = phi i3 [ 0, %.loopexit.i ], [ %i_6, %4 ]

]]></Node>
<StgValue><ssdm name="i_2_i"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln162 = icmp eq i3 %i_2_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_6 = add i3 %i_2_i, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln162, label %hls_label_5_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:0  %tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i_2_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:1  %tmp_49 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_2_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="6">
<![CDATA[
:2  %zext_ln163_2 = zext i6 %tmp_49 to i10

]]></Node>
<StgValue><ssdm name="zext_ln163_2"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %sub_ln163 = sub i10 %tmp_48, %zext_ln163_2

]]></Node>
<StgValue><ssdm name="sub_ln163"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln163_3 = add i10 %zext_ln163, %sub_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_3"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
:5  %sext_ln163 = sext i10 %add_ln163_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %word_addr_27 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln163

]]></Node>
<StgValue><ssdm name="word_addr_27"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %add_ln163_4 = add i10 %zext_ln162, %sub_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_4"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="9">
<![CDATA[
:10  %word_load_18 = load i32* %word_addr_27, align 4

]]></Node>
<StgValue><ssdm name="word_load_18"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="3">
<![CDATA[
:11  %trunc_ln163 = trunc i3 %i_2_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:12  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %temp_0_0, i32 %temp_1_0, i32 %temp_2_0, i32 %temp_3, i2 %trunc_ln163)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5_end:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_5_end:1  %j_7 = add i6 %j_1_i, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5_end:2  br label %.preheader1.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
:8  %sext_ln163_2 = sext i10 %add_ln163_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln163_2"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %word_addr_28 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln163_2

]]></Node>
<StgValue><ssdm name="word_addr_28"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="9">
<![CDATA[
:10  %word_load_18 = load i32* %word_addr_27, align 4

]]></Node>
<StgValue><ssdm name="word_load_18"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %xor_ln163 = xor i32 %word_load_18, %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:14  store i32 %xor_ln163, i32* %word_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %3

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i7 = phi i3 [ 0, %AddRoundKey.region_begin ], [ %j_6, %6 ]

]]></Node>
<StgValue><ssdm name="j_0_i7"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln559 = icmp eq i3 %j_0_i7, -4

]]></Node>
<StgValue><ssdm name="icmp_ln559"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_6 = add i3 %j_0_i7, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln559, label %AddRoundKey.region_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %or_ln3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -3, i3 %j_0_i7)

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln564 = zext i6 %or_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln564"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="6">
<![CDATA[
:3  %zext_ln564_7 = zext i6 %or_ln3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln564_7"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %word_addr_23 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln564

]]></Node>
<StgValue><ssdm name="word_addr_23"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln565 = add i8 120, %zext_ln564_7

]]></Node>
<StgValue><ssdm name="add_ln565"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln565_3 = zext i8 %add_ln565 to i64

]]></Node>
<StgValue><ssdm name="zext_ln565_3"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %word_addr_24 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln565_3

]]></Node>
<StgValue><ssdm name="word_addr_24"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="9">
<![CDATA[
:14  %word_load_14 = load i32* %word_addr_23, align 4

]]></Node>
<StgValue><ssdm name="word_load_14"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="3">
<![CDATA[
:15  %trunc_ln564 = trunc i3 %j_0_i7 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:16  %shl_ln8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln564, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="4">
<![CDATA[
:17  %zext_ln564_3 = zext i4 %shl_ln8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln564_3"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %statemt_addr_48 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln564_3

]]></Node>
<StgValue><ssdm name="statemt_addr_48"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
:19  %statemt_load = load i32* %statemt_addr_48, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
:22  %word_load_15 = load i32* %word_addr_24, align 4

]]></Node>
<StgValue><ssdm name="word_load_15"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:23  %or_ln565 = or i4 %shl_ln8, 1

]]></Node>
<StgValue><ssdm name="or_ln565"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="4">
<![CDATA[
:24  %zext_ln565 = zext i4 %or_ln565 to i64

]]></Node>
<StgValue><ssdm name="zext_ln565"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %statemt_addr_49 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln565

]]></Node>
<StgValue><ssdm name="statemt_addr_49"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
:26  %statemt_load_61 = load i32* %statemt_addr_49, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_61"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:1  %statemt_addr_33 = getelementptr [32 x i32]* %statemt, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="statemt_addr_33"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:2  %statemt_load_45 = load i32* %statemt_addr_33, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_45"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:7  %statemt_addr_34 = getelementptr [32 x i32]* %statemt, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="statemt_addr_34"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:8  %statemt_load_46 = load i32* %statemt_addr_34, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_46"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="6">
<![CDATA[
:2  %zext_ln564_6 = zext i6 %or_ln3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln564_6"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %add_ln566 = add i9 240, %zext_ln564_6

]]></Node>
<StgValue><ssdm name="add_ln566"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="9">
<![CDATA[
:9  %zext_ln566_3 = zext i9 %add_ln566 to i64

]]></Node>
<StgValue><ssdm name="zext_ln566_3"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %word_addr_25 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln566_3

]]></Node>
<StgValue><ssdm name="word_addr_25"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %add_ln567 = add i9 -152, %zext_ln564_6

]]></Node>
<StgValue><ssdm name="add_ln567"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="9">
<![CDATA[
:12  %zext_ln567_3 = zext i9 %add_ln567 to i64

]]></Node>
<StgValue><ssdm name="zext_ln567_3"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %word_addr_26 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln567_3

]]></Node>
<StgValue><ssdm name="word_addr_26"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="9">
<![CDATA[
:14  %word_load_14 = load i32* %word_addr_23, align 4

]]></Node>
<StgValue><ssdm name="word_load_14"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
:19  %statemt_load = load i32* %statemt_addr_48, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %xor_ln564 = xor i32 %statemt_load, %word_load_14

]]></Node>
<StgValue><ssdm name="xor_ln564"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
:22  %word_load_15 = load i32* %word_addr_24, align 4

]]></Node>
<StgValue><ssdm name="word_load_15"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
:26  %statemt_load_61 = load i32* %statemt_addr_49, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_61"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %xor_ln565 = xor i32 %statemt_load_61, %word_load_15

]]></Node>
<StgValue><ssdm name="xor_ln565"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9">
<![CDATA[
:29  %word_load_16 = load i32* %word_addr_25, align 4

]]></Node>
<StgValue><ssdm name="word_load_16"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %or_ln566 = or i4 %shl_ln8, 2

]]></Node>
<StgValue><ssdm name="or_ln566"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="4">
<![CDATA[
:31  %zext_ln566 = zext i4 %or_ln566 to i64

]]></Node>
<StgValue><ssdm name="zext_ln566"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %statemt_addr_50 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln566

]]></Node>
<StgValue><ssdm name="statemt_addr_50"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
:33  %statemt_load_62 = load i32* %statemt_addr_50, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_62"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="9">
<![CDATA[
:36  %word_load_17 = load i32* %word_addr_26, align 4

]]></Node>
<StgValue><ssdm name="word_load_17"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %or_ln567 = or i4 %shl_ln8, 3

]]></Node>
<StgValue><ssdm name="or_ln567"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="4">
<![CDATA[
:38  %zext_ln567 = zext i4 %or_ln567 to i64

]]></Node>
<StgValue><ssdm name="zext_ln567"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %statemt_addr_51 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln567

]]></Node>
<StgValue><ssdm name="statemt_addr_51"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="5">
<![CDATA[
:40  %statemt_load_63 = load i32* %statemt_addr_51, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_63"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="320" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:21  store i32 %xor_ln564, i32* %statemt_addr_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:28  store i32 %xor_ln565, i32* %statemt_addr_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9">
<![CDATA[
:29  %word_load_16 = load i32* %word_addr_25, align 4

]]></Node>
<StgValue><ssdm name="word_load_16"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
:33  %statemt_load_62 = load i32* %statemt_addr_50, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_62"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %xor_ln566 = xor i32 %statemt_load_62, %word_load_16

]]></Node>
<StgValue><ssdm name="xor_ln566"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="9">
<![CDATA[
:36  %word_load_17 = load i32* %word_addr_26, align 4

]]></Node>
<StgValue><ssdm name="word_load_17"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="5">
<![CDATA[
:40  %statemt_load_63 = load i32* %statemt_addr_51, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_63"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %xor_ln567 = xor i32 %statemt_load_63, %word_load_17

]]></Node>
<StgValue><ssdm name="xor_ln567"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="328" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:35  store i32 %xor_ln566, i32* %statemt_addr_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:42  store i32 %xor_ln567, i32* %statemt_addr_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln567"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %5

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="331" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:2  %statemt_load_45 = load i32* %statemt_addr_33, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_45"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:3  %sext_ln263 = sext i32 %statemt_load_45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:4  %invSbox_addr = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln263

]]></Node>
<StgValue><ssdm name="invSbox_addr"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:5  %temp = load i8* %invSbox_addr, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:8  %statemt_load_46 = load i32* %statemt_addr_34, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_46"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:9  %sext_ln264 = sext i32 %statemt_load_46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln264"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:10  %invSbox_addr_1 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln264

]]></Node>
<StgValue><ssdm name="invSbox_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:11  %invSbox_load = load i8* %invSbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:14  %statemt_addr_35 = getelementptr [32 x i32]* %statemt, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="statemt_addr_35"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:15  %statemt_load_47 = load i32* %statemt_addr_35, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_47"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:21  %statemt_addr_36 = getelementptr [32 x i32]* %statemt, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="statemt_addr_36"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:22  %statemt_load_48 = load i32* %statemt_addr_36, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_48"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="343" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:5  %temp = load i8* %invSbox_addr, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:11  %invSbox_load = load i8* %invSbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:15  %statemt_load_47 = load i32* %statemt_addr_35, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_47"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:16  %sext_ln265 = sext i32 %statemt_load_47 to i64

]]></Node>
<StgValue><ssdm name="sext_ln265"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:17  %invSbox_addr_2 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln265

]]></Node>
<StgValue><ssdm name="invSbox_addr_2"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:18  %invSbox_load_1 = load i8* %invSbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_1"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:22  %statemt_load_48 = load i32* %statemt_addr_36, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_48"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:23  %sext_ln266 = sext i32 %statemt_load_48 to i64

]]></Node>
<StgValue><ssdm name="sext_ln266"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:24  %invSbox_addr_3 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln266

]]></Node>
<StgValue><ssdm name="invSbox_addr_3"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:25  %invSbox_load_2 = load i8* %invSbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_2"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:29  %statemt_addr_37 = getelementptr [32 x i32]* %statemt, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="statemt_addr_37"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:30  %statemt_load_49 = load i32* %statemt_addr_37, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_49"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:35  %statemt_addr_38 = getelementptr [32 x i32]* %statemt, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="statemt_addr_38"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:36  %statemt_load_50 = load i32* %statemt_addr_38, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_50"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="357" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:18  %invSbox_load_1 = load i8* %invSbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_1"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:25  %invSbox_load_2 = load i8* %invSbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_2"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:30  %statemt_load_49 = load i32* %statemt_addr_37, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_49"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:31  %sext_ln269 = sext i32 %statemt_load_49 to i64

]]></Node>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:32  %invSbox_addr_4 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln269

]]></Node>
<StgValue><ssdm name="invSbox_addr_4"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:33  %temp_8 = load i8* %invSbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:36  %statemt_load_50 = load i32* %statemt_addr_38, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_50"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:37  %sext_ln270 = sext i32 %statemt_load_50 to i64

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:38  %invSbox_addr_5 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln270

]]></Node>
<StgValue><ssdm name="invSbox_addr_5"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:39  %invSbox_load_4 = load i8* %invSbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_4"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:43  %statemt_addr_39 = getelementptr [32 x i32]* %statemt, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="statemt_addr_39"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:44  %statemt_load_51 = load i32* %statemt_addr_39, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_51"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:49  %statemt_addr_40 = getelementptr [32 x i32]* %statemt, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="statemt_addr_40"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:50  %statemt_load_52 = load i32* %statemt_addr_40, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_52"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="371" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:33  %temp_8 = load i8* %invSbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:39  %invSbox_load_4 = load i8* %invSbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_4"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:44  %statemt_load_51 = load i32* %statemt_addr_39, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_51"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:45  %sext_ln272 = sext i32 %statemt_load_51 to i64

]]></Node>
<StgValue><ssdm name="sext_ln272"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:46  %invSbox_addr_6 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln272

]]></Node>
<StgValue><ssdm name="invSbox_addr_6"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:47  %temp_9 = load i8* %invSbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:50  %statemt_load_52 = load i32* %statemt_addr_40, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_52"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:51  %sext_ln273 = sext i32 %statemt_load_52 to i64

]]></Node>
<StgValue><ssdm name="sext_ln273"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:52  %invSbox_addr_7 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln273

]]></Node>
<StgValue><ssdm name="invSbox_addr_7"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:53  %invSbox_load_6 = load i8* %invSbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_6"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:57  %statemt_addr_41 = getelementptr [32 x i32]* %statemt, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="statemt_addr_41"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:58  %statemt_load_53 = load i32* %statemt_addr_41, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_53"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:63  %statemt_addr_42 = getelementptr [32 x i32]* %statemt, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="statemt_addr_42"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:64  %statemt_load_54 = load i32* %statemt_addr_42, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_54"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="385" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:47  %temp_9 = load i8* %invSbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:53  %invSbox_load_6 = load i8* %invSbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_6"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:58  %statemt_load_53 = load i32* %statemt_addr_41, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_53"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:59  %sext_ln276 = sext i32 %statemt_load_53 to i64

]]></Node>
<StgValue><ssdm name="sext_ln276"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:60  %invSbox_addr_8 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln276

]]></Node>
<StgValue><ssdm name="invSbox_addr_8"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:61  %temp_10 = load i8* %invSbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:64  %statemt_load_54 = load i32* %statemt_addr_42, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_54"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:65  %sext_ln277 = sext i32 %statemt_load_54 to i64

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:66  %invSbox_addr_9 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln277

]]></Node>
<StgValue><ssdm name="invSbox_addr_9"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:67  %invSbox_load_8 = load i8* %invSbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_8"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:70  %statemt_addr_43 = getelementptr [32 x i32]* %statemt, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="statemt_addr_43"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:71  %statemt_load_55 = load i32* %statemt_addr_43, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_55"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:77  %statemt_addr_44 = getelementptr [32 x i32]* %statemt, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="statemt_addr_44"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:78  %statemt_load_56 = load i32* %statemt_addr_44, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_56"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="399" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:61  %temp_10 = load i8* %invSbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:67  %invSbox_load_8 = load i8* %invSbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_8"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:71  %statemt_load_55 = load i32* %statemt_addr_43, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_55"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:72  %sext_ln278 = sext i32 %statemt_load_55 to i64

]]></Node>
<StgValue><ssdm name="sext_ln278"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:73  %invSbox_addr_10 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln278

]]></Node>
<StgValue><ssdm name="invSbox_addr_10"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:74  %invSbox_load_9 = load i8* %invSbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_9"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:78  %statemt_load_56 = load i32* %statemt_addr_44, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_56"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:79  %sext_ln279 = sext i32 %statemt_load_56 to i64

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:80  %invSbox_addr_11 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln279

]]></Node>
<StgValue><ssdm name="invSbox_addr_11"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:81  %invSbox_load_10 = load i8* %invSbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_10"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:85  %statemt_load_57 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_57"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:91  %statemt_addr_45 = getelementptr [32 x i32]* %statemt, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="statemt_addr_45"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:92  %statemt_load_58 = load i32* %statemt_addr_45, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_58"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="412" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:74  %invSbox_load_9 = load i8* %invSbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_9"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:81  %invSbox_load_10 = load i8* %invSbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_10"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:85  %statemt_load_57 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_57"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:86  %sext_ln282 = sext i32 %statemt_load_57 to i64

]]></Node>
<StgValue><ssdm name="sext_ln282"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:87  %invSbox_addr_12 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln282

]]></Node>
<StgValue><ssdm name="invSbox_addr_12"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:88  %invSbox_load_11 = load i8* %invSbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_11"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:92  %statemt_load_58 = load i32* %statemt_addr_45, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_58"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:93  %sext_ln283 = sext i32 %statemt_load_58 to i64

]]></Node>
<StgValue><ssdm name="sext_ln283"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:94  %invSbox_addr_13 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln283

]]></Node>
<StgValue><ssdm name="invSbox_addr_13"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:95  %invSbox_load_12 = load i8* %invSbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_12"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:98  %statemt_addr_46 = getelementptr [32 x i32]* %statemt, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="statemt_addr_46"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:99  %statemt_load_59 = load i32* %statemt_addr_46, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_59"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:105  %statemt_addr_47 = getelementptr [32 x i32]* %statemt, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="statemt_addr_47"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:106  %statemt_load_60 = load i32* %statemt_addr_47, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_60"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="426" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:12  %zext_ln264 = zext i8 %invSbox_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:13  store i32 %zext_ln264, i32* %statemt_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="428" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:19  %zext_ln265 = zext i8 %invSbox_load_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="429" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:20  store i32 %zext_ln265, i32* %statemt_addr_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="430" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:88  %invSbox_load_11 = load i8* %invSbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_11"/></StgValue>
</operation>

<operation id="431" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:95  %invSbox_load_12 = load i8* %invSbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_12"/></StgValue>
</operation>

<operation id="432" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:99  %statemt_load_59 = load i32* %statemt_addr_46, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_59"/></StgValue>
</operation>

<operation id="433" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:100  %sext_ln284 = sext i32 %statemt_load_59 to i64

]]></Node>
<StgValue><ssdm name="sext_ln284"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:101  %invSbox_addr_14 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln284

]]></Node>
<StgValue><ssdm name="invSbox_addr_14"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:102  %invSbox_load_13 = load i8* %invSbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_13"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey.region_end:106  %statemt_load_60 = load i32* %statemt_addr_47, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_60"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey.region_end:107  %sext_ln285 = sext i32 %statemt_load_60 to i64

]]></Node>
<StgValue><ssdm name="sext_ln285"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.region_end:108  %invSbox_addr_15 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln285

]]></Node>
<StgValue><ssdm name="invSbox_addr_15"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:109  %invSbox_load_14 = load i8* %invSbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="440" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:6  %zext_ln263 = zext i8 %temp to i32

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="441" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:26  %zext_ln266 = zext i8 %invSbox_load_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="442" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:27  store i32 %zext_ln266, i32* %statemt_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:28  store i32 %zext_ln263, i32* %statemt_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:102  %invSbox_load_13 = load i8* %invSbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_13"/></StgValue>
</operation>

<operation id="445" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:109  %invSbox_load_14 = load i8* %invSbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="446" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:34  %zext_ln269 = zext i8 %temp_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:40  %zext_ln270 = zext i8 %invSbox_load_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="448" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:41  store i32 %zext_ln270, i32* %statemt_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:42  store i32 %zext_ln269, i32* %statemt_addr_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:48  %zext_ln272 = zext i8 %temp_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:54  %zext_ln273 = zext i8 %invSbox_load_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:55  store i32 %zext_ln273, i32* %statemt_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:56  store i32 %zext_ln272, i32* %statemt_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="454" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:68  %zext_ln277 = zext i8 %invSbox_load_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln277"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:69  store i32 %zext_ln277, i32* %statemt_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:75  %zext_ln278 = zext i8 %invSbox_load_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln278"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:76  store i32 %zext_ln278, i32* %statemt_addr_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:62  %zext_ln276 = zext i8 %temp_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln276"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:82  %zext_ln279 = zext i8 %invSbox_load_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:83  store i32 %zext_ln279, i32* %statemt_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:84  store i32 %zext_ln276, i32* %statemt_addr_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:89  %zext_ln282 = zext i8 %invSbox_load_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:90  store i32 %zext_ln282, i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:96  %zext_ln283 = zext i8 %invSbox_load_12 to i32

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:97  store i32 %zext_ln283, i32* %statemt_addr_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="466" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:0  %rend6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @AddRoundKey_OC_regio, i32 %rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:103  %zext_ln284 = zext i8 %invSbox_load_13 to i32

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:104  store i32 %zext_ln284, i32* %statemt_addr_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey.region_end:110  %zext_ln285 = zext i8 %invSbox_load_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end:111  store i32 %zext_ln285, i32* %statemt_addr_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.region_end:112  br label %7

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="472" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_5 = phi i4 [ -7, %AddRoundKey.region_end ], [ %add_ln115, %AddRoundKey_InversMixColumn.exit ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="473" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln115 = icmp eq i4 %i_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="474" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="475" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln115, label %AddRoundKey.region_begin2, label %8

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="476" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:0  %tmp_47 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="6">
<![CDATA[
:1  %zext_ln452 = zext i6 %tmp_47 to i7

]]></Node>
<StgValue><ssdm name="zext_ln452"/></StgValue>
</operation>

<operation id="478" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
AddRoundKey.region_begin2:0  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @AddRoundKey_OC_regio) nounwind

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.region_begin2:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="481" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i16 = phi i3 [ 0, %8 ], [ %j_9, %hls_label_8 ]

]]></Node>
<StgValue><ssdm name="j_0_i16"/></StgValue>
</operation>

<operation id="482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln452_1 = zext i3 %j_0_i16 to i7

]]></Node>
<StgValue><ssdm name="zext_ln452_1"/></StgValue>
</operation>

<operation id="483" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln452 = icmp eq i3 %j_0_i16, -4

]]></Node>
<StgValue><ssdm name="icmp_ln452"/></StgValue>
</operation>

<operation id="484" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="485" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j_9 = add i3 %j_0_i16, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="486" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln452, label %.preheader14.i.preheader, label %hls_label_8

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="487" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:0  %add_ln456 = add i7 %zext_ln452_1, %zext_ln452

]]></Node>
<StgValue><ssdm name="add_ln456"/></StgValue>
</operation>

<operation id="488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="7">
<![CDATA[
hls_label_8:1  %zext_ln456_1 = zext i7 %add_ln456 to i8

]]></Node>
<StgValue><ssdm name="zext_ln456_1"/></StgValue>
</operation>

<operation id="489" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="7">
<![CDATA[
hls_label_8:2  %zext_ln456_2 = zext i7 %add_ln456 to i64

]]></Node>
<StgValue><ssdm name="zext_ln456_2"/></StgValue>
</operation>

<operation id="490" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:4  %word_addr_33 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln456_2

]]></Node>
<StgValue><ssdm name="word_addr_33"/></StgValue>
</operation>

<operation id="491" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_8:5  %add_ln457 = add i8 %zext_ln456_1, 120

]]></Node>
<StgValue><ssdm name="add_ln457"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="8">
<![CDATA[
hls_label_8:6  %zext_ln457_1 = zext i8 %add_ln457 to i64

]]></Node>
<StgValue><ssdm name="zext_ln457_1"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:7  %word_addr_34 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln457_1

]]></Node>
<StgValue><ssdm name="word_addr_34"/></StgValue>
</operation>

<operation id="494" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:14  %word_load_23 = load i32* %word_addr_33, align 4

]]></Node>
<StgValue><ssdm name="word_load_23"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_8:15  %shl_ln9 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_0_i16, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="496" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="5">
<![CDATA[
hls_label_8:16  %zext_ln456 = zext i5 %shl_ln9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln456"/></StgValue>
</operation>

<operation id="497" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:17  %statemt_addr_56 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln456

]]></Node>
<StgValue><ssdm name="statemt_addr_56"/></StgValue>
</operation>

<operation id="498" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:18  %statemt_load_64 = load i32* %statemt_addr_56, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_64"/></StgValue>
</operation>

<operation id="499" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:21  %word_load_24 = load i32* %word_addr_34, align 4

]]></Node>
<StgValue><ssdm name="word_load_24"/></StgValue>
</operation>

<operation id="500" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_8:22  %or_ln457 = or i5 %shl_ln9, 1

]]></Node>
<StgValue><ssdm name="or_ln457"/></StgValue>
</operation>

<operation id="501" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="5">
<![CDATA[
hls_label_8:23  %zext_ln457 = zext i5 %or_ln457 to i64

]]></Node>
<StgValue><ssdm name="zext_ln457"/></StgValue>
</operation>

<operation id="502" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:24  %statemt_addr_57 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln457

]]></Node>
<StgValue><ssdm name="statemt_addr_57"/></StgValue>
</operation>

<operation id="503" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:25  %statemt_load_65 = load i32* %statemt_addr_57, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_65"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.i.preheader:0  br label %.preheader14.i

]]></Node>
<StgValue><ssdm name="br_ln461"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="505" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="7">
<![CDATA[
hls_label_8:3  %zext_ln456_3 = zext i7 %add_ln456 to i9

]]></Node>
<StgValue><ssdm name="zext_ln456_3"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_8:8  %add_ln458 = add i9 %zext_ln456_3, 240

]]></Node>
<StgValue><ssdm name="add_ln458"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="9">
<![CDATA[
hls_label_8:9  %zext_ln458_1 = zext i9 %add_ln458 to i64

]]></Node>
<StgValue><ssdm name="zext_ln458_1"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:10  %word_addr_35 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln458_1

]]></Node>
<StgValue><ssdm name="word_addr_35"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_8:11  %add_ln459 = add i9 %zext_ln456_3, -152

]]></Node>
<StgValue><ssdm name="add_ln459"/></StgValue>
</operation>

<operation id="510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="9">
<![CDATA[
hls_label_8:12  %zext_ln459_1 = zext i9 %add_ln459 to i64

]]></Node>
<StgValue><ssdm name="zext_ln459_1"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:13  %word_addr_36 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln459_1

]]></Node>
<StgValue><ssdm name="word_addr_36"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:14  %word_load_23 = load i32* %word_addr_33, align 4

]]></Node>
<StgValue><ssdm name="word_load_23"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:18  %statemt_load_64 = load i32* %statemt_addr_56, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_64"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_8:19  %xor_ln456 = xor i32 %statemt_load_64, %word_load_23

]]></Node>
<StgValue><ssdm name="xor_ln456"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:21  %word_load_24 = load i32* %word_addr_34, align 4

]]></Node>
<StgValue><ssdm name="word_load_24"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:25  %statemt_load_65 = load i32* %statemt_addr_57, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_65"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_8:26  %xor_ln457 = xor i32 %statemt_load_65, %word_load_24

]]></Node>
<StgValue><ssdm name="xor_ln457"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:28  %word_load_25 = load i32* %word_addr_35, align 4

]]></Node>
<StgValue><ssdm name="word_load_25"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_8:29  %or_ln458 = or i5 %shl_ln9, 2

]]></Node>
<StgValue><ssdm name="or_ln458"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="5">
<![CDATA[
hls_label_8:30  %zext_ln458 = zext i5 %or_ln458 to i64

]]></Node>
<StgValue><ssdm name="zext_ln458"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:31  %statemt_addr_58 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="statemt_addr_58"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:32  %statemt_load_66 = load i32* %statemt_addr_58, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_66"/></StgValue>
</operation>

<operation id="523" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:35  %word_load_26 = load i32* %word_addr_36, align 4

]]></Node>
<StgValue><ssdm name="word_load_26"/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_8:36  %or_ln459 = or i5 %shl_ln9, 3

]]></Node>
<StgValue><ssdm name="or_ln459"/></StgValue>
</operation>

<operation id="525" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="5">
<![CDATA[
hls_label_8:37  %zext_ln459 = zext i5 %or_ln459 to i64

]]></Node>
<StgValue><ssdm name="zext_ln459"/></StgValue>
</operation>

<operation id="526" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:38  %statemt_addr_59 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln459

]]></Node>
<StgValue><ssdm name="statemt_addr_59"/></StgValue>
</operation>

<operation id="527" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:39  %statemt_load_67 = load i32* %statemt_addr_59, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_67"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="528" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_8:20  store i32 %xor_ln456, i32* %statemt_addr_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_8:27  store i32 %xor_ln457, i32* %statemt_addr_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln457"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:28  %word_load_25 = load i32* %word_addr_35, align 4

]]></Node>
<StgValue><ssdm name="word_load_25"/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:32  %statemt_load_66 = load i32* %statemt_addr_58, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_66"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_8:33  %xor_ln458 = xor i32 %statemt_load_66, %word_load_25

]]></Node>
<StgValue><ssdm name="xor_ln458"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:35  %word_load_26 = load i32* %word_addr_36, align 4

]]></Node>
<StgValue><ssdm name="word_load_26"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:39  %statemt_load_67 = load i32* %statemt_addr_59, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_67"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_8:40  %xor_ln459 = xor i32 %statemt_load_67, %word_load_26

]]></Node>
<StgValue><ssdm name="xor_ln459"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="536" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_8:34  store i32 %xor_ln458, i32* %statemt_addr_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="537" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
hls_label_8:41  store i32 %xor_ln459, i32* %statemt_addr_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="538" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
hls_label_8:42  br label %9

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="539" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader14.i:0  %j_1_i17 = phi i3 [ %j_10, %hls_label_9_end ], [ 0, %.preheader14.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_1_i17"/></StgValue>
</operation>

<operation id="540" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.i:1  %icmp_ln461 = icmp eq i3 %j_1_i17, -4

]]></Node>
<StgValue><ssdm name="icmp_ln461"/></StgValue>
</operation>

<operation id="541" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="542" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.i:3  %j_10 = add i3 %j_1_i17, 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="543" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14.i:4  br i1 %icmp_ln461, label %.preheader.i.preheader, label %hls_label_9_begin

]]></Node>
<StgValue><ssdm name="br_ln461"/></StgValue>
</operation>

<operation id="544" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln461" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_9_begin:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln461" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_9_begin:1  %shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_1_i17, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="546" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln461" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9_begin:2  br label %10

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="547" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="548" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i18 = phi i3 [ 0, %hls_label_9_begin ], [ %i_9, %11 ]

]]></Node>
<StgValue><ssdm name="i_0_i18"/></StgValue>
</operation>

<operation id="549" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="3">
<![CDATA[
:1  %zext_ln465 = zext i3 %i_0_i18 to i5

]]></Node>
<StgValue><ssdm name="zext_ln465"/></StgValue>
</operation>

<operation id="550" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln465 = icmp eq i3 %i_0_i18, -4

]]></Node>
<StgValue><ssdm name="icmp_ln465"/></StgValue>
</operation>

<operation id="551" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="552" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_9 = add i3 %i_0_i18, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="553" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln465, label %hls_label_9_end, label %11

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="554" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln467 = add i5 %zext_ln465, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln467"/></StgValue>
</operation>

<operation id="555" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln467 = zext i5 %add_ln467 to i64

]]></Node>
<StgValue><ssdm name="zext_ln467"/></StgValue>
</operation>

<operation id="556" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %statemt_addr_61 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln467

]]></Node>
<StgValue><ssdm name="statemt_addr_61"/></StgValue>
</operation>

<operation id="557" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="5">
<![CDATA[
:3  %statemt_load_73 = load i32* %statemt_addr_61, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_73"/></StgValue>
</operation>

<operation id="558" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="3">
<![CDATA[
:27  %trunc_ln480 = trunc i3 %i_0_i18 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln480"/></StgValue>
</operation>

<operation id="559" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:28  %add_ln480_1 = add i2 %trunc_ln480, 1

]]></Node>
<StgValue><ssdm name="add_ln480_1"/></StgValue>
</operation>

<operation id="560" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:29  %or_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_1_i17, i2 %add_ln480_1)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="561" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="5">
<![CDATA[
:30  %zext_ln480 = zext i5 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="562" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %statemt_addr_62 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln480

]]></Node>
<StgValue><ssdm name="statemt_addr_62"/></StgValue>
</operation>

<operation id="563" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="5">
<![CDATA[
:32  %statemt_load_74 = load i32* %statemt_addr_62, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_74"/></StgValue>
</operation>

<operation id="564" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_9_end:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="565" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9_end:1  br label %.preheader14.i

]]></Node>
<StgValue><ssdm name="br_ln461"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="566" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="5">
<![CDATA[
:3  %statemt_load_73 = load i32* %statemt_addr_61, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_73"/></StgValue>
</operation>

<operation id="567" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_53 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %statemt_load_73, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="568" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:5  %and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_53, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="569" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln468 = icmp eq i32 %and_ln, 256

]]></Node>
<StgValue><ssdm name="icmp_ln468"/></StgValue>
</operation>

<operation id="570" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="30" op_0_bw="32">
<![CDATA[
:7  %trunc_ln469 = trunc i32 %statemt_load_73 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln469"/></StgValue>
</operation>

<operation id="571" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="31" op_0_bw="32">
<![CDATA[
:11  %trunc_ln470 = trunc i32 %statemt_load_73 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln470"/></StgValue>
</operation>

<operation id="572" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="5">
<![CDATA[
:32  %statemt_load_74 = load i32* %statemt_addr_62, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_74"/></StgValue>
</operation>

<operation id="573" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_56 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %statemt_load_74, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="574" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:35  %and_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_56, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="575" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %icmp_ln481 = icmp eq i32 %and_ln1, 256

]]></Node>
<StgValue><ssdm name="icmp_ln481"/></StgValue>
</operation>

<operation id="576" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="30" op_0_bw="32">
<![CDATA[
:37  %trunc_ln482 = trunc i32 %statemt_load_74 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln482"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:38  %tmp_57 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln482, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:39  %xor_ln483 = xor i31 %tmp_57, 283

]]></Node>
<StgValue><ssdm name="xor_ln483"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="30" op_0_bw="32">
<![CDATA[
:40  %trunc_ln483 = trunc i32 %statemt_load_74 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln483"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:41  %tmp_58 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln483, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:42  %select_ln481 = select i1 %icmp_ln481, i31 %xor_ln483, i31 %tmp_58

]]></Node>
<StgValue><ssdm name="select_ln481"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_59 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %select_ln481, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:56  %xor_ln493 = xor i2 %trunc_ln480, -2

]]></Node>
<StgValue><ssdm name="xor_ln493"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:57  %or_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_1_i17, i2 %xor_ln493)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="5">
<![CDATA[
:58  %zext_ln493 = zext i5 %or_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln493"/></StgValue>
</operation>

<operation id="586" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %statemt_addr_63 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln493

]]></Node>
<StgValue><ssdm name="statemt_addr_63"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="5">
<![CDATA[
:60  %statemt_load_75 = load i32* %statemt_addr_63, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_75"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:83  %add_ln506 = add i2 %trunc_ln480, -1

]]></Node>
<StgValue><ssdm name="add_ln506"/></StgValue>
</operation>

<operation id="589" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:84  %or_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_1_i17, i2 %add_ln506)

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="590" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="5">
<![CDATA[
:85  %zext_ln506 = zext i5 %or_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln506"/></StgValue>
</operation>

<operation id="591" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %statemt_addr_64 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln506

]]></Node>
<StgValue><ssdm name="statemt_addr_64"/></StgValue>
</operation>

<operation id="592" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="5">
<![CDATA[
:87  %statemt_load_76 = load i32* %statemt_addr_64, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_76"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="593" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:8  %trunc_ln6 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln469, i1 false)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="594" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:9  %xor_ln468 = xor i31 %trunc_ln6, 283

]]></Node>
<StgValue><ssdm name="xor_ln468"/></StgValue>
</operation>

<operation id="595" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:10  %select_ln468 = select i1 %icmp_ln468, i31 %xor_ln468, i31 %trunc_ln6

]]></Node>
<StgValue><ssdm name="select_ln468"/></StgValue>
</operation>

<operation id="596" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:12  %xor_ln471 = xor i31 %select_ln468, %trunc_ln470

]]></Node>
<StgValue><ssdm name="xor_ln471"/></StgValue>
</operation>

<operation id="597" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_54 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %xor_ln471, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="598" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:14  %and_ln8 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_54, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="599" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %icmp_ln472 = icmp eq i32 %and_ln8, 256

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:16  %shl_ln473 = shl i31 %xor_ln471, 1

]]></Node>
<StgValue><ssdm name="shl_ln473"/></StgValue>
</operation>

<operation id="601" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:17  %xor_ln472 = xor i31 %shl_ln473, 283

]]></Node>
<StgValue><ssdm name="xor_ln472"/></StgValue>
</operation>

<operation id="602" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:18  %select_ln472 = select i1 %icmp_ln472, i31 %xor_ln472, i31 %shl_ln473

]]></Node>
<StgValue><ssdm name="select_ln472"/></StgValue>
</operation>

<operation id="603" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %xor_ln475 = xor i31 %select_ln472, %trunc_ln470

]]></Node>
<StgValue><ssdm name="xor_ln475"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:20  %x = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln475, i1 false)

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_55 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %xor_ln475, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:22  %and_ln9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_55, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %icmp_ln476 = icmp eq i32 %and_ln9, 256

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %x_8 = xor i32 %x, 283

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %x_9 = select i1 %icmp_ln476, i32 %x_8, i32 %x

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="31" op_0_bw="32">
<![CDATA[
:33  %trunc_ln480_1 = trunc i32 %statemt_load_74 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln480_1"/></StgValue>
</operation>

<operation id="611" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:44  %and_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_59, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="612" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %icmp_ln484 = icmp eq i32 %and_ln2, 256

]]></Node>
<StgValue><ssdm name="icmp_ln484"/></StgValue>
</operation>

<operation id="613" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:46  %shl_ln485 = shl i31 %select_ln481, 1

]]></Node>
<StgValue><ssdm name="shl_ln485"/></StgValue>
</operation>

<operation id="614" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:47  %xor_ln484 = xor i31 %shl_ln485, 283

]]></Node>
<StgValue><ssdm name="xor_ln484"/></StgValue>
</operation>

<operation id="615" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:48  %select_ln484 = select i1 %icmp_ln484, i31 %xor_ln484, i31 %shl_ln485

]]></Node>
<StgValue><ssdm name="select_ln484"/></StgValue>
</operation>

<operation id="616" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:49  %xor_ln487 = xor i31 %select_ln484, %trunc_ln480_1

]]></Node>
<StgValue><ssdm name="xor_ln487"/></StgValue>
</operation>

<operation id="617" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:50  %x_10 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln487, i1 false)

]]></Node>
<StgValue><ssdm name="x_10"/></StgValue>
</operation>

<operation id="618" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_60 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %xor_ln487, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="619" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:52  %and_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_60, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln3"/></StgValue>
</operation>

<operation id="620" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %icmp_ln488 = icmp eq i32 %and_ln3, 256

]]></Node>
<StgValue><ssdm name="icmp_ln488"/></StgValue>
</operation>

<operation id="621" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %x_11 = xor i32 %x_10, 283

]]></Node>
<StgValue><ssdm name="x_11"/></StgValue>
</operation>

<operation id="622" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %x_12 = select i1 %icmp_ln488, i32 %x_11, i32 %x_10

]]></Node>
<StgValue><ssdm name="x_12"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="5">
<![CDATA[
:60  %statemt_load_75 = load i32* %statemt_addr_63, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_75"/></StgValue>
</operation>

<operation id="624" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %tmp_61 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %statemt_load_75, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:62  %and_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_61, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %icmp_ln494 = icmp eq i32 %and_ln4, 256

]]></Node>
<StgValue><ssdm name="icmp_ln494"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="30" op_0_bw="32">
<![CDATA[
:64  %trunc_ln495 = trunc i32 %statemt_load_75 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln495"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:65  %trunc_ln = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln495, i1 false)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:66  %xor_ln494 = xor i31 %trunc_ln, 283

]]></Node>
<StgValue><ssdm name="xor_ln494"/></StgValue>
</operation>

<operation id="630" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:67  %select_ln494 = select i1 %icmp_ln494, i31 %xor_ln494, i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln494"/></StgValue>
</operation>

<operation id="631" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="31" op_0_bw="32">
<![CDATA[
:68  %trunc_ln496 = trunc i32 %statemt_load_75 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln496"/></StgValue>
</operation>

<operation id="632" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:69  %xor_ln497 = xor i31 %select_ln494, %trunc_ln496

]]></Node>
<StgValue><ssdm name="xor_ln497"/></StgValue>
</operation>

<operation id="633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70  %tmp_62 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %xor_ln497, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="634" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="5">
<![CDATA[
:87  %statemt_load_76 = load i32* %statemt_addr_64, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_76"/></StgValue>
</operation>

<operation id="635" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88  %tmp_64 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %statemt_load_76, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="636" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:89  %and_ln7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_64, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="637" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %icmp_ln507 = icmp eq i32 %and_ln7, 256

]]></Node>
<StgValue><ssdm name="icmp_ln507"/></StgValue>
</operation>

<operation id="638" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="30" op_0_bw="32">
<![CDATA[
:91  %trunc_ln508 = trunc i32 %statemt_load_76 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln508"/></StgValue>
</operation>

<operation id="639" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:92  %tmp_65 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln508, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="640" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:93  %xor_ln509 = xor i31 %tmp_65, 283

]]></Node>
<StgValue><ssdm name="xor_ln509"/></StgValue>
</operation>

<operation id="641" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="30" op_0_bw="32">
<![CDATA[
:94  %trunc_ln509 = trunc i32 %statemt_load_76 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln509"/></StgValue>
</operation>

<operation id="642" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:95  %tmp_66 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln509, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="643" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:96  %select_ln507 = select i1 %icmp_ln507, i31 %xor_ln509, i31 %tmp_66

]]></Node>
<StgValue><ssdm name="select_ln507"/></StgValue>
</operation>

<operation id="644" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97  %tmp_67 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %select_ln507, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="645" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %xor_ln516_3 = xor i32 %x_9, %x_12

]]></Node>
<StgValue><ssdm name="xor_ln516_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="646" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:71  %and_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_62, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %icmp_ln498 = icmp eq i32 %and_ln5, 256

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:73  %shl_ln499 = shl i31 %xor_ln497, 1

]]></Node>
<StgValue><ssdm name="shl_ln499"/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:74  %xor_ln500 = xor i31 %shl_ln499, 283

]]></Node>
<StgValue><ssdm name="xor_ln500"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:75  %shl_ln500 = shl i31 %xor_ln497, 1

]]></Node>
<StgValue><ssdm name="shl_ln500"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:76  %select_ln498 = select i1 %icmp_ln498, i31 %xor_ln500, i31 %shl_ln500

]]></Node>
<StgValue><ssdm name="select_ln498"/></StgValue>
</operation>

<operation id="652" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:77  %x_13 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %select_ln498, i1 false)

]]></Node>
<StgValue><ssdm name="x_13"/></StgValue>
</operation>

<operation id="653" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_63 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %select_ln498, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="654" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:79  %and_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_63, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="655" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %icmp_ln501 = icmp eq i32 %and_ln6, 256

]]></Node>
<StgValue><ssdm name="icmp_ln501"/></StgValue>
</operation>

<operation id="656" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %x_14 = xor i32 %x_13, 283

]]></Node>
<StgValue><ssdm name="x_14"/></StgValue>
</operation>

<operation id="657" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %select_ln501 = select i1 %icmp_ln501, i32 %x_14, i32 %x_13

]]></Node>
<StgValue><ssdm name="select_ln501"/></StgValue>
</operation>

<operation id="658" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:98  %and_ln10 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_67, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln10"/></StgValue>
</operation>

<operation id="659" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %icmp_ln510 = icmp eq i32 %and_ln10, 256

]]></Node>
<StgValue><ssdm name="icmp_ln510"/></StgValue>
</operation>

<operation id="660" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:100  %shl_ln511 = shl i31 %select_ln507, 1

]]></Node>
<StgValue><ssdm name="shl_ln511"/></StgValue>
</operation>

<operation id="661" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:101  %xor_ln512 = xor i31 %shl_ln511, 283

]]></Node>
<StgValue><ssdm name="xor_ln512"/></StgValue>
</operation>

<operation id="662" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:102  %shl_ln512 = shl i31 %select_ln507, 1

]]></Node>
<StgValue><ssdm name="shl_ln512"/></StgValue>
</operation>

<operation id="663" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:103  %select_ln510 = select i1 %icmp_ln510, i31 %xor_ln512, i31 %shl_ln512

]]></Node>
<StgValue><ssdm name="select_ln510"/></StgValue>
</operation>

<operation id="664" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:104  %x_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %select_ln510, i1 false)

]]></Node>
<StgValue><ssdm name="x_15"/></StgValue>
</operation>

<operation id="665" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:105  %tmp_68 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %select_ln510, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:106  %and_ln11 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_68, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="667" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %icmp_ln513 = icmp eq i32 %and_ln11, 256

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="668" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %x_16 = xor i32 %x_15, 283

]]></Node>
<StgValue><ssdm name="x_16"/></StgValue>
</operation>

<operation id="669" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:109  %x_17 = select i1 %icmp_ln513, i32 %x_16, i32 %x_15

]]></Node>
<StgValue><ssdm name="x_17"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %xor_ln516_1 = xor i32 %statemt_load_75, %statemt_load_76

]]></Node>
<StgValue><ssdm name="xor_ln516_1"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %xor_ln516_2 = xor i32 %xor_ln516_1, %statemt_load_74

]]></Node>
<StgValue><ssdm name="xor_ln516_2"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %xor_ln516_4 = xor i32 %select_ln501, %x_17

]]></Node>
<StgValue><ssdm name="xor_ln516_4"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %xor_ln516_5 = xor i32 %xor_ln516_4, %xor_ln516_3

]]></Node>
<StgValue><ssdm name="xor_ln516_5"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %xor_ln516 = xor i32 %xor_ln516_5, %xor_ln516_2

]]></Node>
<StgValue><ssdm name="xor_ln516"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="675" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %ret_addr = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln467

]]></Node>
<StgValue><ssdm name="ret_addr"/></StgValue>
</operation>

<operation id="676" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:116  store i32 %xor_ln516, i32* %ret_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>

<operation id="677" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
:117  br label %10

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="678" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i_1_i = phi i3 [ %i_8, %hls_label_10 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_1_i"/></StgValue>
</operation>

<operation id="679" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:1  %icmp_ln519 = icmp eq i3 %i_1_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln519"/></StgValue>
</operation>

<operation id="680" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="681" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %i_8 = add i3 %i_1_i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="682" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln519, label %AddRoundKey_InversMixColumn.exit, label %hls_label_10

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="683" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_10:0  %shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="684" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="5">
<![CDATA[
hls_label_10:1  %zext_ln524 = zext i5 %shl_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln524"/></StgValue>
</operation>

<operation id="685" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:2  %ret_addr_8 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln524

]]></Node>
<StgValue><ssdm name="ret_addr_8"/></StgValue>
</operation>

<operation id="686" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:3  %ret_load = load i32* %ret_addr_8, align 16

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="687" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_10:6  %or_ln525 = or i5 %shl_ln2, 1

]]></Node>
<StgValue><ssdm name="or_ln525"/></StgValue>
</operation>

<operation id="688" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="5">
<![CDATA[
hls_label_10:7  %zext_ln525 = zext i5 %or_ln525 to i64

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="689" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:8  %ret_addr_9 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="ret_addr_9"/></StgValue>
</operation>

<operation id="690" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:9  %ret_load_4 = load i32* %ret_addr_9, align 4

]]></Node>
<StgValue><ssdm name="ret_load_4"/></StgValue>
</operation>

<operation id="691" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:0  %statemt_load_77 = load i32* %statemt_addr_33, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_77"/></StgValue>
</operation>

<operation id="692" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:5  %statemt_load_78 = load i32* %statemt_addr_34, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_78"/></StgValue>
</operation>

<operation id="693" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
AddRoundKey_InversMixColumn.exit:96  %add_ln115 = add i4 %i_5, -1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="694" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:3  %ret_load = load i32* %ret_addr_8, align 16

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="695" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:4  %statemt_addr_65 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln524

]]></Node>
<StgValue><ssdm name="statemt_addr_65"/></StgValue>
</operation>

<operation id="696" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
hls_label_10:5  store i32 %ret_load, i32* %statemt_addr_65, align 4

]]></Node>
<StgValue><ssdm name="store_ln524"/></StgValue>
</operation>

<operation id="697" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:9  %ret_load_4 = load i32* %ret_addr_9, align 4

]]></Node>
<StgValue><ssdm name="ret_load_4"/></StgValue>
</operation>

<operation id="698" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:10  %statemt_addr_66 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="statemt_addr_66"/></StgValue>
</operation>

<operation id="699" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
hls_label_10:11  store i32 %ret_load_4, i32* %statemt_addr_66, align 4

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="700" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_10:12  %or_ln526 = or i5 %shl_ln2, 2

]]></Node>
<StgValue><ssdm name="or_ln526"/></StgValue>
</operation>

<operation id="701" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="5">
<![CDATA[
hls_label_10:13  %zext_ln526 = zext i5 %or_ln526 to i64

]]></Node>
<StgValue><ssdm name="zext_ln526"/></StgValue>
</operation>

<operation id="702" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:14  %ret_addr_10 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln526

]]></Node>
<StgValue><ssdm name="ret_addr_10"/></StgValue>
</operation>

<operation id="703" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:15  %ret_load_5 = load i32* %ret_addr_10, align 8

]]></Node>
<StgValue><ssdm name="ret_load_5"/></StgValue>
</operation>

<operation id="704" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_10:18  %or_ln527 = or i5 %shl_ln2, 3

]]></Node>
<StgValue><ssdm name="or_ln527"/></StgValue>
</operation>

<operation id="705" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="5">
<![CDATA[
hls_label_10:19  %zext_ln527 = zext i5 %or_ln527 to i64

]]></Node>
<StgValue><ssdm name="zext_ln527"/></StgValue>
</operation>

<operation id="706" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:20  %ret_addr_11 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %zext_ln527

]]></Node>
<StgValue><ssdm name="ret_addr_11"/></StgValue>
</operation>

<operation id="707" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:21  %ret_load_6 = load i32* %ret_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ret_load_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="708" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:15  %ret_load_5 = load i32* %ret_addr_10, align 8

]]></Node>
<StgValue><ssdm name="ret_load_5"/></StgValue>
</operation>

<operation id="709" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:16  %statemt_addr_67 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln526

]]></Node>
<StgValue><ssdm name="statemt_addr_67"/></StgValue>
</operation>

<operation id="710" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
hls_label_10:17  store i32 %ret_load_5, i32* %statemt_addr_67, align 4

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="711" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="5">
<![CDATA[
hls_label_10:21  %ret_load_6 = load i32* %ret_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ret_load_6"/></StgValue>
</operation>

<operation id="712" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:22  %statemt_addr_68 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln527

]]></Node>
<StgValue><ssdm name="statemt_addr_68"/></StgValue>
</operation>

<operation id="713" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
hls_label_10:23  store i32 %ret_load_6, i32* %statemt_addr_68, align 4

]]></Node>
<StgValue><ssdm name="store_ln527"/></StgValue>
</operation>

<operation id="714" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
hls_label_10:24  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="715" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:0  %statemt_load_77 = load i32* %statemt_addr_33, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_77"/></StgValue>
</operation>

<operation id="716" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:1  %sext_ln263_1 = sext i32 %statemt_load_77 to i64

]]></Node>
<StgValue><ssdm name="sext_ln263_1"/></StgValue>
</operation>

<operation id="717" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:2  %invSbox_addr_16 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln263_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_16"/></StgValue>
</operation>

<operation id="718" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:3  %temp_11 = load i8* %invSbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="719" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:5  %statemt_load_78 = load i32* %statemt_addr_34, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_78"/></StgValue>
</operation>

<operation id="720" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:6  %sext_ln264_1 = sext i32 %statemt_load_78 to i64

]]></Node>
<StgValue><ssdm name="sext_ln264_1"/></StgValue>
</operation>

<operation id="721" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:7  %invSbox_addr_17 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln264_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_17"/></StgValue>
</operation>

<operation id="722" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:8  %invSbox_load_17 = load i8* %invSbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_17"/></StgValue>
</operation>

<operation id="723" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:11  %statemt_load_79 = load i32* %statemt_addr_35, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_79"/></StgValue>
</operation>

<operation id="724" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:17  %statemt_load_80 = load i32* %statemt_addr_36, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_80"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="725" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:3  %temp_11 = load i8* %invSbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="726" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:8  %invSbox_load_17 = load i8* %invSbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_17"/></StgValue>
</operation>

<operation id="727" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:11  %statemt_load_79 = load i32* %statemt_addr_35, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_79"/></StgValue>
</operation>

<operation id="728" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:12  %sext_ln265_1 = sext i32 %statemt_load_79 to i64

]]></Node>
<StgValue><ssdm name="sext_ln265_1"/></StgValue>
</operation>

<operation id="729" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:13  %invSbox_addr_18 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln265_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_18"/></StgValue>
</operation>

<operation id="730" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:14  %invSbox_load_18 = load i8* %invSbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_18"/></StgValue>
</operation>

<operation id="731" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:17  %statemt_load_80 = load i32* %statemt_addr_36, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_80"/></StgValue>
</operation>

<operation id="732" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:18  %sext_ln266_1 = sext i32 %statemt_load_80 to i64

]]></Node>
<StgValue><ssdm name="sext_ln266_1"/></StgValue>
</operation>

<operation id="733" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:19  %invSbox_addr_19 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln266_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_19"/></StgValue>
</operation>

<operation id="734" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:20  %invSbox_load_19 = load i8* %invSbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_19"/></StgValue>
</operation>

<operation id="735" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:24  %statemt_load_81 = load i32* %statemt_addr_37, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_81"/></StgValue>
</operation>

<operation id="736" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:29  %statemt_load_82 = load i32* %statemt_addr_38, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_82"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="737" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:14  %invSbox_load_18 = load i8* %invSbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_18"/></StgValue>
</operation>

<operation id="738" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:20  %invSbox_load_19 = load i8* %invSbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_19"/></StgValue>
</operation>

<operation id="739" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:24  %statemt_load_81 = load i32* %statemt_addr_37, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_81"/></StgValue>
</operation>

<operation id="740" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:25  %sext_ln269_1 = sext i32 %statemt_load_81 to i64

]]></Node>
<StgValue><ssdm name="sext_ln269_1"/></StgValue>
</operation>

<operation id="741" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:26  %invSbox_addr_20 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_20"/></StgValue>
</operation>

<operation id="742" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:27  %temp_12 = load i8* %invSbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="743" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:29  %statemt_load_82 = load i32* %statemt_addr_38, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_82"/></StgValue>
</operation>

<operation id="744" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:30  %sext_ln270_1 = sext i32 %statemt_load_82 to i64

]]></Node>
<StgValue><ssdm name="sext_ln270_1"/></StgValue>
</operation>

<operation id="745" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:31  %invSbox_addr_21 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln270_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_21"/></StgValue>
</operation>

<operation id="746" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:32  %invSbox_load_21 = load i8* %invSbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_21"/></StgValue>
</operation>

<operation id="747" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:36  %statemt_load_83 = load i32* %statemt_addr_39, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_83"/></StgValue>
</operation>

<operation id="748" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:41  %statemt_load_84 = load i32* %statemt_addr_40, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_84"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="749" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:27  %temp_12 = load i8* %invSbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="750" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:32  %invSbox_load_21 = load i8* %invSbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_21"/></StgValue>
</operation>

<operation id="751" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:36  %statemt_load_83 = load i32* %statemt_addr_39, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_83"/></StgValue>
</operation>

<operation id="752" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:37  %sext_ln272_1 = sext i32 %statemt_load_83 to i64

]]></Node>
<StgValue><ssdm name="sext_ln272_1"/></StgValue>
</operation>

<operation id="753" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:38  %invSbox_addr_22 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln272_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_22"/></StgValue>
</operation>

<operation id="754" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:39  %temp_13 = load i8* %invSbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="755" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:41  %statemt_load_84 = load i32* %statemt_addr_40, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_84"/></StgValue>
</operation>

<operation id="756" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:42  %sext_ln273_1 = sext i32 %statemt_load_84 to i64

]]></Node>
<StgValue><ssdm name="sext_ln273_1"/></StgValue>
</operation>

<operation id="757" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:43  %invSbox_addr_23 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln273_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_23"/></StgValue>
</operation>

<operation id="758" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:44  %invSbox_load_23 = load i8* %invSbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_23"/></StgValue>
</operation>

<operation id="759" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:48  %statemt_load_85 = load i32* %statemt_addr_41, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_85"/></StgValue>
</operation>

<operation id="760" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:53  %statemt_load_86 = load i32* %statemt_addr_42, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_86"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="761" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:39  %temp_13 = load i8* %invSbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="762" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:44  %invSbox_load_23 = load i8* %invSbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_23"/></StgValue>
</operation>

<operation id="763" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:48  %statemt_load_85 = load i32* %statemt_addr_41, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_85"/></StgValue>
</operation>

<operation id="764" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:49  %sext_ln276_1 = sext i32 %statemt_load_85 to i64

]]></Node>
<StgValue><ssdm name="sext_ln276_1"/></StgValue>
</operation>

<operation id="765" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:50  %invSbox_addr_24 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln276_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_24"/></StgValue>
</operation>

<operation id="766" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:51  %temp_14 = load i8* %invSbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="767" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:53  %statemt_load_86 = load i32* %statemt_addr_42, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_86"/></StgValue>
</operation>

<operation id="768" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:54  %sext_ln277_1 = sext i32 %statemt_load_86 to i64

]]></Node>
<StgValue><ssdm name="sext_ln277_1"/></StgValue>
</operation>

<operation id="769" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:55  %invSbox_addr_25 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln277_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_25"/></StgValue>
</operation>

<operation id="770" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:56  %invSbox_load_25 = load i8* %invSbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_25"/></StgValue>
</operation>

<operation id="771" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:59  %statemt_load_87 = load i32* %statemt_addr_43, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_87"/></StgValue>
</operation>

<operation id="772" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:65  %statemt_load_88 = load i32* %statemt_addr_44, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_88"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="773" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:51  %temp_14 = load i8* %invSbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="774" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:56  %invSbox_load_25 = load i8* %invSbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_25"/></StgValue>
</operation>

<operation id="775" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:59  %statemt_load_87 = load i32* %statemt_addr_43, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_87"/></StgValue>
</operation>

<operation id="776" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:60  %sext_ln278_1 = sext i32 %statemt_load_87 to i64

]]></Node>
<StgValue><ssdm name="sext_ln278_1"/></StgValue>
</operation>

<operation id="777" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:61  %invSbox_addr_26 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln278_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_26"/></StgValue>
</operation>

<operation id="778" st_id="53" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:62  %invSbox_load_26 = load i8* %invSbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_26"/></StgValue>
</operation>

<operation id="779" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:65  %statemt_load_88 = load i32* %statemt_addr_44, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_88"/></StgValue>
</operation>

<operation id="780" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:66  %sext_ln279_1 = sext i32 %statemt_load_88 to i64

]]></Node>
<StgValue><ssdm name="sext_ln279_1"/></StgValue>
</operation>

<operation id="781" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:67  %invSbox_addr_27 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln279_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_27"/></StgValue>
</operation>

<operation id="782" st_id="53" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:68  %invSbox_load_27 = load i8* %invSbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_27"/></StgValue>
</operation>

<operation id="783" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:72  %statemt_load_89 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_89"/></StgValue>
</operation>

<operation id="784" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:78  %statemt_load_90 = load i32* %statemt_addr_45, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_90"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="785" st_id="54" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:62  %invSbox_load_26 = load i8* %invSbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_26"/></StgValue>
</operation>

<operation id="786" st_id="54" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:68  %invSbox_load_27 = load i8* %invSbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_27"/></StgValue>
</operation>

<operation id="787" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:72  %statemt_load_89 = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_89"/></StgValue>
</operation>

<operation id="788" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:73  %sext_ln282_1 = sext i32 %statemt_load_89 to i64

]]></Node>
<StgValue><ssdm name="sext_ln282_1"/></StgValue>
</operation>

<operation id="789" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:74  %invSbox_addr_28 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln282_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_28"/></StgValue>
</operation>

<operation id="790" st_id="54" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:75  %invSbox_load_28 = load i8* %invSbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_28"/></StgValue>
</operation>

<operation id="791" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:78  %statemt_load_90 = load i32* %statemt_addr_45, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_90"/></StgValue>
</operation>

<operation id="792" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:79  %sext_ln283_1 = sext i32 %statemt_load_90 to i64

]]></Node>
<StgValue><ssdm name="sext_ln283_1"/></StgValue>
</operation>

<operation id="793" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:80  %invSbox_addr_29 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln283_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_29"/></StgValue>
</operation>

<operation id="794" st_id="54" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:81  %invSbox_load_29 = load i8* %invSbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_29"/></StgValue>
</operation>

<operation id="795" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:84  %statemt_load_91 = load i32* %statemt_addr_46, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_91"/></StgValue>
</operation>

<operation id="796" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:90  %statemt_load_92 = load i32* %statemt_addr_47, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_92"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="797" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:9  %zext_ln264_1 = zext i8 %invSbox_load_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln264_1"/></StgValue>
</operation>

<operation id="798" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:10  store i32 %zext_ln264_1, i32* %statemt_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="799" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:15  %zext_ln265_1 = zext i8 %invSbox_load_18 to i32

]]></Node>
<StgValue><ssdm name="zext_ln265_1"/></StgValue>
</operation>

<operation id="800" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:16  store i32 %zext_ln265_1, i32* %statemt_addr_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="801" st_id="55" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:75  %invSbox_load_28 = load i8* %invSbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_28"/></StgValue>
</operation>

<operation id="802" st_id="55" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:81  %invSbox_load_29 = load i8* %invSbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_29"/></StgValue>
</operation>

<operation id="803" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:84  %statemt_load_91 = load i32* %statemt_addr_46, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_91"/></StgValue>
</operation>

<operation id="804" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:85  %sext_ln284_1 = sext i32 %statemt_load_91 to i64

]]></Node>
<StgValue><ssdm name="sext_ln284_1"/></StgValue>
</operation>

<operation id="805" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:86  %invSbox_addr_30 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_30"/></StgValue>
</operation>

<operation id="806" st_id="55" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:87  %invSbox_load_30 = load i8* %invSbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_30"/></StgValue>
</operation>

<operation id="807" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="5">
<![CDATA[
AddRoundKey_InversMixColumn.exit:90  %statemt_load_92 = load i32* %statemt_addr_47, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_92"/></StgValue>
</operation>

<operation id="808" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:91  %sext_ln285_1 = sext i32 %statemt_load_92 to i64

]]></Node>
<StgValue><ssdm name="sext_ln285_1"/></StgValue>
</operation>

<operation id="809" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey_InversMixColumn.exit:92  %invSbox_addr_31 = getelementptr [256 x i8]* @invSbox, i64 0, i64 %sext_ln285_1

]]></Node>
<StgValue><ssdm name="invSbox_addr_31"/></StgValue>
</operation>

<operation id="810" st_id="55" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:93  %invSbox_load_31 = load i8* %invSbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_31"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="811" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:4  %zext_ln263_1 = zext i8 %temp_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln263_1"/></StgValue>
</operation>

<operation id="812" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:21  %zext_ln266_1 = zext i8 %invSbox_load_19 to i32

]]></Node>
<StgValue><ssdm name="zext_ln266_1"/></StgValue>
</operation>

<operation id="813" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:22  store i32 %zext_ln266_1, i32* %statemt_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="814" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:23  store i32 %zext_ln263_1, i32* %statemt_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="815" st_id="56" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:87  %invSbox_load_30 = load i8* %invSbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_30"/></StgValue>
</operation>

<operation id="816" st_id="56" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:93  %invSbox_load_31 = load i8* %invSbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="invSbox_load_31"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="817" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:28  %zext_ln269_1 = zext i8 %temp_12 to i32

]]></Node>
<StgValue><ssdm name="zext_ln269_1"/></StgValue>
</operation>

<operation id="818" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:33  %zext_ln270_1 = zext i8 %invSbox_load_21 to i32

]]></Node>
<StgValue><ssdm name="zext_ln270_1"/></StgValue>
</operation>

<operation id="819" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:34  store i32 %zext_ln270_1, i32* %statemt_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="820" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:35  store i32 %zext_ln269_1, i32* %statemt_addr_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="821" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:40  %zext_ln272_1 = zext i8 %temp_13 to i32

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="822" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:45  %zext_ln273_1 = zext i8 %invSbox_load_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln273_1"/></StgValue>
</operation>

<operation id="823" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:46  store i32 %zext_ln273_1, i32* %statemt_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="824" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:47  store i32 %zext_ln272_1, i32* %statemt_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="825" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:57  %zext_ln277_1 = zext i8 %invSbox_load_25 to i32

]]></Node>
<StgValue><ssdm name="zext_ln277_1"/></StgValue>
</operation>

<operation id="826" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:58  store i32 %zext_ln277_1, i32* %statemt_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="827" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:63  %zext_ln278_1 = zext i8 %invSbox_load_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln278_1"/></StgValue>
</operation>

<operation id="828" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:64  store i32 %zext_ln278_1, i32* %statemt_addr_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="829" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:52  %zext_ln276_1 = zext i8 %temp_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln276_1"/></StgValue>
</operation>

<operation id="830" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:69  %zext_ln279_1 = zext i8 %invSbox_load_27 to i32

]]></Node>
<StgValue><ssdm name="zext_ln279_1"/></StgValue>
</operation>

<operation id="831" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:70  store i32 %zext_ln279_1, i32* %statemt_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="832" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:71  store i32 %zext_ln276_1, i32* %statemt_addr_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="833" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:76  %zext_ln282_1 = zext i8 %invSbox_load_28 to i32

]]></Node>
<StgValue><ssdm name="zext_ln282_1"/></StgValue>
</operation>

<operation id="834" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:77  store i32 %zext_ln282_1, i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="835" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:82  %zext_ln283_1 = zext i8 %invSbox_load_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln283_1"/></StgValue>
</operation>

<operation id="836" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:83  store i32 %zext_ln283_1, i32* %statemt_addr_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="837" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:88  %zext_ln284_1 = zext i8 %invSbox_load_30 to i32

]]></Node>
<StgValue><ssdm name="zext_ln284_1"/></StgValue>
</operation>

<operation id="838" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:89  store i32 %zext_ln284_1, i32* %statemt_addr_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="839" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="8">
<![CDATA[
AddRoundKey_InversMixColumn.exit:94  %zext_ln285_1 = zext i8 %invSbox_load_31 to i32

]]></Node>
<StgValue><ssdm name="zext_ln285_1"/></StgValue>
</operation>

<operation id="840" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
AddRoundKey_InversMixColumn.exit:95  store i32 %zext_ln285_1, i32* %statemt_addr_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="841" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey_InversMixColumn.exit:97  br label %7

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="842" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i27 = phi i3 [ 0, %AddRoundKey.region_begin2 ], [ %j_8, %13 ]

]]></Node>
<StgValue><ssdm name="j_0_i27"/></StgValue>
</operation>

<operation id="843" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln559_2 = icmp eq i3 %j_0_i27, -4

]]></Node>
<StgValue><ssdm name="icmp_ln559_2"/></StgValue>
</operation>

<operation id="844" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="845" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_8 = add i3 %j_0_i27, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="846" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln559_2, label %AddRoundKey.region_end2, label %13

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="847" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln564_4 = zext i3 %j_0_i27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln564_4"/></StgValue>
</operation>

<operation id="848" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %word_addr_29 = getelementptr [480 x i32]* @word, i64 0, i64 %zext_ln564_4

]]></Node>
<StgValue><ssdm name="word_addr_29"/></StgValue>
</operation>

<operation id="849" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:2  %tmp_50 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 15, i3 %j_0_i27)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="850" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %word_addr_30 = getelementptr [480 x i32]* @word, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="word_addr_30"/></StgValue>
</operation>

<operation id="851" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="9">
<![CDATA[
:8  %word_load_19 = load i32* %word_addr_29, align 4

]]></Node>
<StgValue><ssdm name="word_load_19"/></StgValue>
</operation>

<operation id="852" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="2" op_0_bw="3">
<![CDATA[
:9  %trunc_ln564_2 = trunc i3 %j_0_i27 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln564_2"/></StgValue>
</operation>

<operation id="853" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:10  %shl_ln564_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln564_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln564_2"/></StgValue>
</operation>

<operation id="854" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln564_5 = zext i4 %shl_ln564_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln564_5"/></StgValue>
</operation>

<operation id="855" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %statemt_addr_52 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln564_5

]]></Node>
<StgValue><ssdm name="statemt_addr_52"/></StgValue>
</operation>

<operation id="856" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
:13  %statemt_load_68 = load i32* %statemt_addr_52, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_68"/></StgValue>
</operation>

<operation id="857" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="9">
<![CDATA[
:16  %word_load_20 = load i32* %word_addr_30, align 4

]]></Node>
<StgValue><ssdm name="word_load_20"/></StgValue>
</operation>

<operation id="858" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17  %or_ln565_2 = or i4 %shl_ln564_2, 1

]]></Node>
<StgValue><ssdm name="or_ln565_2"/></StgValue>
</operation>

<operation id="859" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="4">
<![CDATA[
:18  %zext_ln565_2 = zext i4 %or_ln565_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln565_2"/></StgValue>
</operation>

<operation id="860" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %statemt_addr_53 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln565_2

]]></Node>
<StgValue><ssdm name="statemt_addr_53"/></StgValue>
</operation>

<operation id="861" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="5">
<![CDATA[
:20  %statemt_load_69 = load i32* %statemt_addr_53, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_69"/></StgValue>
</operation>

<operation id="862" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
AddRoundKey.region_end2:0  %rend26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @AddRoundKey_OC_regio, i32 %rbegin8) nounwind

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="863" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
AddRoundKey.region_end2:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="864" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:4  %tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 30, i3 %j_0_i27)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="865" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %word_addr_31 = getelementptr [480 x i32]* @word, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="word_addr_31"/></StgValue>
</operation>

<operation id="866" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:6  %tmp_52 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 45, i3 %j_0_i27)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="867" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %word_addr_32 = getelementptr [480 x i32]* @word, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="word_addr_32"/></StgValue>
</operation>

<operation id="868" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="9">
<![CDATA[
:8  %word_load_19 = load i32* %word_addr_29, align 4

]]></Node>
<StgValue><ssdm name="word_load_19"/></StgValue>
</operation>

<operation id="869" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
:13  %statemt_load_68 = load i32* %statemt_addr_52, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_68"/></StgValue>
</operation>

<operation id="870" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln564_2 = xor i32 %statemt_load_68, %word_load_19

]]></Node>
<StgValue><ssdm name="xor_ln564_2"/></StgValue>
</operation>

<operation id="871" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="9">
<![CDATA[
:16  %word_load_20 = load i32* %word_addr_30, align 4

]]></Node>
<StgValue><ssdm name="word_load_20"/></StgValue>
</operation>

<operation id="872" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="5">
<![CDATA[
:20  %statemt_load_69 = load i32* %statemt_addr_53, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_69"/></StgValue>
</operation>

<operation id="873" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %xor_ln565_2 = xor i32 %statemt_load_69, %word_load_20

]]></Node>
<StgValue><ssdm name="xor_ln565_2"/></StgValue>
</operation>

<operation id="874" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="9">
<![CDATA[
:23  %word_load_21 = load i32* %word_addr_31, align 4

]]></Node>
<StgValue><ssdm name="word_load_21"/></StgValue>
</operation>

<operation id="875" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %or_ln566_2 = or i4 %shl_ln564_2, 2

]]></Node>
<StgValue><ssdm name="or_ln566_2"/></StgValue>
</operation>

<operation id="876" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="4">
<![CDATA[
:25  %zext_ln566_2 = zext i4 %or_ln566_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln566_2"/></StgValue>
</operation>

<operation id="877" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %statemt_addr_54 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln566_2

]]></Node>
<StgValue><ssdm name="statemt_addr_54"/></StgValue>
</operation>

<operation id="878" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="5">
<![CDATA[
:27  %statemt_load_70 = load i32* %statemt_addr_54, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_70"/></StgValue>
</operation>

<operation id="879" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="9">
<![CDATA[
:30  %word_load_22 = load i32* %word_addr_32, align 4

]]></Node>
<StgValue><ssdm name="word_load_22"/></StgValue>
</operation>

<operation id="880" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %or_ln567_2 = or i4 %shl_ln564_2, 3

]]></Node>
<StgValue><ssdm name="or_ln567_2"/></StgValue>
</operation>

<operation id="881" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="4">
<![CDATA[
:32  %zext_ln567_2 = zext i4 %or_ln567_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln567_2"/></StgValue>
</operation>

<operation id="882" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %statemt_addr_55 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln567_2

]]></Node>
<StgValue><ssdm name="statemt_addr_55"/></StgValue>
</operation>

<operation id="883" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
:34  %statemt_load_71 = load i32* %statemt_addr_55, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_71"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="884" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:15  store i32 %xor_ln564_2, i32* %statemt_addr_52, align 4

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="885" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:22  store i32 %xor_ln565_2, i32* %statemt_addr_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="886" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="9">
<![CDATA[
:23  %word_load_21 = load i32* %word_addr_31, align 4

]]></Node>
<StgValue><ssdm name="word_load_21"/></StgValue>
</operation>

<operation id="887" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="5">
<![CDATA[
:27  %statemt_load_70 = load i32* %statemt_addr_54, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_70"/></StgValue>
</operation>

<operation id="888" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %xor_ln566_2 = xor i32 %statemt_load_70, %word_load_21

]]></Node>
<StgValue><ssdm name="xor_ln566_2"/></StgValue>
</operation>

<operation id="889" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="9">
<![CDATA[
:30  %word_load_22 = load i32* %word_addr_32, align 4

]]></Node>
<StgValue><ssdm name="word_load_22"/></StgValue>
</operation>

<operation id="890" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
:34  %statemt_load_71 = load i32* %statemt_addr_55, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_71"/></StgValue>
</operation>

<operation id="891" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %xor_ln567_2 = xor i32 %statemt_load_71, %word_load_22

]]></Node>
<StgValue><ssdm name="xor_ln567_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="892" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:29  store i32 %xor_ln566_2, i32* %statemt_addr_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="893" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:36  store i32 %xor_ln567_2, i32* %statemt_addr_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln567"/></StgValue>
</operation>

<operation id="894" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %12

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="895" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i5 [ %i_7, %14 ], [ 0, %AddRoundKey.region_end2 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="896" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln135_1 = icmp eq i5 %i_2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln135_1"/></StgValue>
</operation>

<operation id="897" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="898" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_7 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="899" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln135_1, label %15, label %14

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="900" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln136_1 = zext i5 %i_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="901" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %statemt_addr_60 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="statemt_addr_60"/></StgValue>
</operation>

<operation id="902" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="5">
<![CDATA[
:2  %statemt_load_72 = load i32* %statemt_addr_60, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_72"/></StgValue>
</operation>

<operation id="903" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_dec_statemt_addr = getelementptr [16 x i8]* @out_dec_statemt, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="out_dec_statemt_addr"/></StgValue>
</operation>

<operation id="904" st_id="67" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="4">
<![CDATA[
:4  %out_dec_statemt_load = load i8* %out_dec_statemt_addr, align 1

]]></Node>
<StgValue><ssdm name="out_dec_statemt_load"/></StgValue>
</operation>

<operation id="905" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="906" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="5">
<![CDATA[
:2  %statemt_load_72 = load i32* %statemt_addr_60, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_72"/></StgValue>
</operation>

<operation id="907" st_id="68" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="4">
<![CDATA[
:4  %out_dec_statemt_load = load i8* %out_dec_statemt_addr, align 1

]]></Node>
<StgValue><ssdm name="out_dec_statemt_load"/></StgValue>
</operation>

<operation id="908" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="8">
<![CDATA[
:5  %zext_ln136_2 = zext i8 %out_dec_statemt_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln136_2"/></StgValue>
</operation>

<operation id="909" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln136 = icmp ne i32 %statemt_load_72, %zext_ln136_2

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="910" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="1">
<![CDATA[
:7  %zext_ln136 = zext i1 %icmp_ln136 to i32

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="911" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32">
<![CDATA[
:8  %main_result_load = load i32* @main_result, align 4

]]></Node>
<StgValue><ssdm name="main_result_load"/></StgValue>
</operation>

<operation id="912" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln136 = add nsw i32 %main_result_load, %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="913" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  store i32 %add_ln136, i32* @main_result, align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="914" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
