NET clk LOC = P15 | IOSTANDARD = LVCMOS33;
NET "clk" TNM_NET = "clk";
TIMESPEC TS_clk = PERIOD clk 48 MHz HIGH 50 %;

NET "led[0]"  LOC = "U9" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[1]"  LOC = "V9" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[2]"  LOC = "U8" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[3]"  LOC = "V7" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[4]"  LOC = "U7" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[5]"  LOC = "V6" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[6]"  LOC = "U6" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[7]"  LOC = "V5" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[8]"  LOC = "T8" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
NET "led[9]"  LOC = "V4" | IOSTANDARD = LVCMOS33 | DRIVE = 12;
