Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/amer/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto cdf8691d879a421dbf8400c0080e5f3e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot factorial_tb_behav xil_defaultlib.factorial_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_GT
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.factorial_DP
Compiling module xil_defaultlib.factorial_CU
Compiling module xil_defaultlib.factorial_top_level
Compiling module xil_defaultlib.factorial_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot factorial_tb_behav
