{"text": "IWIA 1 Technical Program Maui HPCC Thursday January 18 2 1 8 3 Coffee and registration 9 Opening 9 15In Memory Architectures Cache in Memory Jason Zawodny and Peter M Kogge Notre Dame An Architecture of On Chip Memory Processor FUCE Processor Takanori Matsuzaki Hiroshi Tomiyasu Makoto Amamiya Kyushu U Break 1 25High Performance Computing Present State of Development of the Earth Simulator Mitsuo Yokokawa Earth Simulator Effective usage of on chip memory space for high performance computing H Nakamura M Kondo and T Boku U Tokyo U Tsukuba 11 25Discussion 12 Lunch on your own 1 3 Fine Grain Parallel Processing CEFOS A Fine grain Multithreaded Operating System Hiroshi Nakayama Takuya Tanabayashi Hideo Taniguchi Makoto Amamiya Kyushu U Evaluation of Single Chip Multiprocessor Core Architecture with Near Fine Grain Parallel Processing Keiji Kimura and Hironori Kasahara Waseda U Break 2 45Low Power Systems Energy Efficient Instruction Cache for Wide issue Processors Ana Maria Badulesku and Alex Veidenbaum UC Irvine Impact of Loop Optimizations on Power Consumption A Fresh Look Hongbo Yang Guang Gao George Cai Ziang Hu Break 4 Discussion Friday January 19 2 1 8 3 Coffee and Registration 9 Memory Hierarchy Portability of Temporal Locality across Memory Hierarchies Gianfranco Bilardi U of Padova and IBM Research Enoch Peserico MIT Pipelined Memory Hierarchy Characterizing Application Performance Gianfranco Bilardi Uof Padova and IBM Research Kattamuri Ekanadham Pratap Pattnaik IBM Research Break 1 15Potpourri Dynamic Power Management Strategies in the COPPER Project R Gupta et al UC Irvine Architectural Characteristics of Loop Unrolling Effect SuperScalar and Memory Latency Hiding Hiroyuki Sato and Teruhiko Yoshida U Tokyo 11 15Discussion and closing 12 Lunch on your own ", "_id": "http://www.ics.uci.edu/~alexv/IWIA/2000/Prog.html", "title": "iwia'99 technical program", "html": "<HTML>\n<HEAD>\n<META HTTP-EQUIV=\"Content-Type\" CONTENT=\"text/html; charset=windows-1252\">\n<META NAME=\"Generator\" CONTENT=\"Microsoft Word 97\">\n<TITLE>IWIA'99 Technical Program</TITLE>\n<META NAME=\"Template\" CONTENT=\"C:\\PROGRAM FILES\\MICROSOFT OFFICE\\OFFICE\\html.dot\">\n</HEAD>\n<BODY LINK=\"#0000ff\" VLINK=\"#800080\">\n\n<B><FONT SIZE=5><P ALIGN=\"CENTER\">IWIA'01 Technical Program</P>\n</B><P ALIGN=\"CENTER\">Maui HPCC</P>\n</FONT><B><FONT SIZE=4><P ALIGN=\"CENTER\">Thursday</P>\n<P ALIGN=\"CENTER\">January 18, 2001</P>\n</B></FONT><P ALIGN=\"JUSTIFY\">8:30&#9;<U>Coffee and registration</P>\n</U><P ALIGN=\"JUSTIFY\">9:00&#9;<U>Opening</P>\n</U><P ALIGN=\"JUSTIFY\">9:15&#9;<U>In-Memory Architectures</P>\n</U><P ALIGN=\"JUSTIFY\">&#9;\"Cache in Memory\"</P><DIR>\n<DIR>\n<DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Jason Zawodny and Peter M. Kogge&#9;(Notre Dame)</P></DIR>\n</DIR>\n\n<P ALIGN=\"JUSTIFY\">\"An Architecture of On-Chip Memory Processor:FUCE Processor\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Takanori Matsuzaki, Hiroshi Tomiyasu, Makoto Amamiya (Kyushu U)</P></DIR>\n</DIR>\n</DIR>\n</DIR>\n\n<U><P ALIGN=\"JUSTIFY\">Break</P>\n</U><P ALIGN=\"JUSTIFY\">10:25&#9;<U>High-Performance Computing</P><DIR>\n<DIR>\n\n</U><P ALIGN=\"JUSTIFY\">\"Present State of Development of the Earth Simulator\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Mitsuo Yokokawa (Earth Simulator)</P></DIR>\n</DIR>\n\n<P ALIGN=\"JUSTIFY\">\"Effective usage of on-chip memory space for high performance computing\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">H.Nakamura*, M.Kondo*, and T.Boku+ (*U Tokyo, +U Tsukuba)</P>\n<P ALIGN=\"JUSTIFY\">&nbsp;</P></DIR>\n</DIR>\n</DIR>\n</DIR>\n\n<P ALIGN=\"JUSTIFY\">11:25&#9;<U>Discussion</P>\n</U><P ALIGN=\"JUSTIFY\">12:00&#9;<U>Lunch (on your own)</P>\n</U><P ALIGN=\"JUSTIFY\">1:30&#9;<U>Fine Grain Parallel Processing</P>\n</U><P ALIGN=\"JUSTIFY\">&#9;\"CEFOS: A Fine-grain Multithreaded Operating System\"</P><DIR>\n<DIR>\n<DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Hiroshi Nakayama, Takuya Tanabayashi, Hideo Taniguchi, Makoto Amamiya &#9;(Kyushu U)</P></DIR>\n</DIR>\n\n<P ALIGN=\"JUSTIFY\">\"Evaluation of Single Chip Multiprocessor Core Architecture with Near Fine Grain </P>\n<P ALIGN=\"JUSTIFY\">Parallel Processing\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Keiji Kimura and Hironori Kasahara &#9;(Waseda U)</P></DIR>\n</DIR>\n</DIR>\n</DIR>\n\n<U><P ALIGN=\"JUSTIFY\">Break</P>\n</U><P ALIGN=\"JUSTIFY\">2:45&#9;<U>Low-Power Systems</P><DIR>\n<DIR>\n\n</U><P ALIGN=\"JUSTIFY\">\"Energy Efficient Instruction Cache for Wide-issue Processors\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Ana-Maria Badulesku and Alex Veidenbaum&#9;(UC Irvine)</P></DIR>\n</DIR>\n\n<P ALIGN=\"JUSTIFY\">\"Impact of Loop Optimizations on Power Consumption - A Fresh Look\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Hongbo Yang, Guang Gao, George Cai, Ziang Hu</P></DIR>\n</DIR>\n</DIR>\n</DIR>\n\n<U><P ALIGN=\"JUSTIFY\">Break</P>\n</U><P ALIGN=\"JUSTIFY\">4:00&#9;<U>Discussion</U> </P>\n<B><FONT SIZE=4><P ALIGN=\"CENTER\">Friday</P>\n<P ALIGN=\"CENTER\">January 19, 2001</P>\n</B></FONT><P ALIGN=\"JUSTIFY\">8:30&#9;Coffee and Registration</P>\n<P ALIGN=\"JUSTIFY\">9:00&#9;<U>Memory Hierarchy</P><DIR>\n<DIR>\n\n</U><P ALIGN=\"JUSTIFY\">\"Portability of Temporal Locality across Memory Hierarchies\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Gianfranco Bilardi, (U of Padova and IBM Research), Enoch Peserico - MIT</P></DIR>\n</DIR>\n\n<P ALIGN=\"JUSTIFY\">\"Pipelined Memory Hierarchy: Characterizing Application Performance\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Gianfranco Bilardi (Uof Padova and IBM Research), Kattamuri Ekanadham &amp;</P>\n<P ALIGN=\"JUSTIFY\">Pratap Pattnaik (IBM Research)</P></DIR>\n</DIR>\n</DIR>\n</DIR>\n\n<U><P ALIGN=\"JUSTIFY\">Break</P>\n</U><P ALIGN=\"JUSTIFY\">10:15&#9;<U>Potpourri</P>\n</U><P ALIGN=\"JUSTIFY\">\"Dynamic Power Management Strategies in the COPPER Project\"</P><DIR>\n<DIR>\n<DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">R. Gupta et al,&#9;(UC Irvine)</P></DIR>\n</DIR>\n\n<P ALIGN=\"JUSTIFY\">\"Architectural Characteristics of Loop Unrolling Effect: SuperScalar and Memory Latency Hiding\"</P><DIR>\n<DIR>\n\n<P ALIGN=\"JUSTIFY\">Hiroyuki Sato and Teruhiko Yoshida (U Tokyo)</P></DIR>\n</DIR>\n</DIR>\n</DIR>\n\n<P ALIGN=\"JUSTIFY\">11:15&#9;<U>Discussion and closing</P>\n</U><P ALIGN=\"JUSTIFY\">12:00&#9;<U>Lunch (on your own)</P>\n</U><P ALIGN=\"JUSTIFY\">&nbsp;</P>\n<P ALIGN=\"JUSTIFY\">&nbsp;</P></BODY>\n</HTML>\n", "id": 934.0}