# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 414823939 # Weave simulation time
 time: # Simulator time breakdown
  init: 59258806227
  bound: 12237839718
  weave: 680075028
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 9110 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 91100043 # Simulated unhalted cycles
   cCycles: 6850744 # Cycles due to contention stalls
   instrs: 100022050 # Simulated instructions
   uops: 113821775 # Retired micro-ops
   bbls: 14848668 # Basic blocks
   approxInstrs: 596117 # Instrs with approx uop decoding
   mispredBranches: 789686 # Mispredicted branches
   condBranches: 12877710 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 19610510 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 198 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 162 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 20088 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 25373029 # Filtered GETS hits
   fhGETX: 11435241 # Filtered GETX hits
   hGETS: 990035 # GETS hits
   hGETX: 1631834 # GETX hits
   mGETS: 1935245 # GETS misses
   mGETXIM: 1093128 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 101904644 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 940568 # GETS hits
   hGETX: 119059 # GETX hits
   mGETS: 994839 # GETS misses
   mGETXIM: 974069 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 943002 # Clean evictions (from lower level)
   PUTX: 2084859 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 71639382 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 917052 # GETS hits
   hGETX: 780905 # GETX hits
   mGETS: 77787 # GETS misses
   mGETXIM: 193164 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 580101 # Clean evictions (from lower level)
   PUTX: 1384711 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 24385590 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 67732 # Read requests
   wr: 51148 # Write requests
   rdlat: 9183389 # Total latency experienced by read requests
   wrlat: 7499087 # Total latency experienced by write requests
   rdhits: 741 # Read row hits
   wrhits: 569 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 130
    12: 135
    13: 61998
    14: 2208
    15: 1060
    16: 602
    17: 132
    18: 135
    19: 132
    20: 132
    21: 176
    22: 43
    23: 49
    24: 66
    25: 50
    26: 31
    27: 30
    28: 41
    29: 25
    30: 25
    31: 36
    32: 44
    33: 47
    34: 37
    35: 39
    36: 53
    37: 53
    38: 42
    39: 37
    40: 46
    41: 27
    42: 36
    43: 17
    44: 4
    45: 4
    46: 2
    47: 7
    48: 1
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 67741 # Read requests
   wr: 51165 # Write requests
   rdlat: 9189553 # Total latency experienced by read requests
   wrlat: 7515303 # Total latency experienced by write requests
   rdhits: 755 # Read row hits
   wrhits: 565 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 110
    12: 170
    13: 61941
    14: 2176
    15: 1116
    16: 613
    17: 156
    18: 140
    19: 153
    20: 137
    21: 150
    22: 49
    23: 50
    24: 66
    25: 62
    26: 32
    27: 23
    28: 32
    29: 21
    30: 37
    31: 37
    32: 38
    33: 41
    34: 32
    35: 41
    36: 32
    37: 52
    38: 43
    39: 36
    40: 36
    41: 36
    42: 32
    43: 20
    44: 8
    45: 4
    46: 7
    47: 7
    48: 4
    49: 1
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 67788 # Read requests
   wr: 51130 # Write requests
   rdlat: 9189474 # Total latency experienced by read requests
   wrlat: 7483947 # Total latency experienced by write requests
   rdhits: 803 # Read row hits
   wrhits: 600 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 117
    12: 181
    13: 61911
    14: 2201
    15: 1141
    16: 611
    17: 155
    18: 129
    19: 129
    20: 178
    21: 174
    22: 59
    23: 55
    24: 54
    25: 47
    26: 25
    27: 27
    28: 25
    29: 38
    30: 30
    31: 28
    32: 46
    33: 50
    34: 35
    35: 32
    36: 45
    37: 54
    38: 48
    39: 30
    40: 28
    41: 31
    42: 32
    43: 15
    44: 7
    45: 6
    46: 5
    47: 5
    48: 1
    49: 1
    50: 1
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 67690 # Read requests
   wr: 50963 # Write requests
   rdlat: 9180047 # Total latency experienced by read requests
   wrlat: 7445759 # Total latency experienced by write requests
   rdhits: 743 # Read row hits
   wrhits: 562 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 129
    12: 139
    13: 61960
    14: 2189
    15: 1103
    16: 616
    17: 130
    18: 121
    19: 140
    20: 119
    21: 154
    22: 51
    23: 59
    24: 57
    25: 57
    26: 30
    27: 18
    28: 31
    29: 37
    30: 50
    31: 33
    32: 34
    33: 42
    34: 52
    35: 26
    36: 34
    37: 44
    38: 39
    39: 45
    40: 48
    41: 37
    42: 31
    43: 9
    44: 6
    45: 7
    46: 5
    47: 4
    48: 4
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 9110
  rqSzHist: # Run queue size histogram
   0: 9110
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 91100043
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100022050
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
