//! **************************************************************************
// Written by: Map O.87xd on Wed Oct 15 12:45:15 2014
//! **************************************************************************

SCHEMATIC START;
COMP "SSEL[0]" LOCATE = SITE "A11" LEVEL 1;
COMP "SSEL[1]" LOCATE = SITE "C11" LEVEL 1;
COMP "VGASSN[1]" LOCATE = SITE "F3" LEVEL 1;
COMP "VGASSN[2]" LOCATE = SITE "J4" LEVEL 1;
COMP "VGASSN[3]" LOCATE = SITE "R7" LEVEL 1;
COMP "VGASSN[4]" LOCATE = SITE "T11" LEVEL 1;
COMP "CSN" LOCATE = SITE "N13" LEVEL 1;
COMP "OEN" LOCATE = SITE "J12" LEVEL 1;
COMP "SYNC_IN" LOCATE = SITE "A5" LEVEL 1;
COMP "WEN" LOCATE = SITE "K13" LEVEL 1;
COMP "RF_ENN[1]" LOCATE = SITE "C1" LEVEL 1;
COMP "RF_ENN[2]" LOCATE = SITE "C2" LEVEL 1;
COMP "RF_ENN[3]" LOCATE = SITE "D3" LEVEL 1;
COMP "RF_ENN[4]" LOCATE = SITE "E7" LEVEL 1;
COMP "VGA_SSELN" LOCATE = SITE "E10" LEVEL 1;
COMP "EXTDIG_IN[0]" LOCATE = SITE "C13" LEVEL 1;
COMP "EXTDIG_IN[1]" LOCATE = SITE "D13" LEVEL 1;
COMP "EXTDIG_IN[2]" LOCATE = SITE "B15" LEVEL 1;
COMP "EXTDIG_IN[3]" LOCATE = SITE "B14" LEVEL 1;
COMP "EXTDIG_IN[4]" LOCATE = SITE "D14" LEVEL 1;
COMP "EXTDIG_IN[5]" LOCATE = SITE "E14" LEVEL 1;
COMP "EXTDIG_IN[6]" LOCATE = SITE "D15" LEVEL 1;
COMP "EXTDIG_IN[7]" LOCATE = SITE "D16" LEVEL 1;
COMP "EXTDIG_IN[8]" LOCATE = SITE "G13" LEVEL 1;
COMP "EXTDIG_IN[9]" LOCATE = SITE "K12" LEVEL 1;
COMP "TEST_LEDN" LOCATE = SITE "R14" LEVEL 1;
COMP "A[1]" LOCATE = SITE "H15" LEVEL 1;
COMP "A[2]" LOCATE = SITE "H16" LEVEL 1;
COMP "A[3]" LOCATE = SITE "F15" LEVEL 1;
COMP "A[4]" LOCATE = SITE "F13" LEVEL 1;
COMP "RF_GATE[1]" LOCATE = SITE "H5" LEVEL 1;
COMP "A[5]" LOCATE = SITE "G16" LEVEL 1;
COMP "RF_GATE[2]" LOCATE = SITE "N1" LEVEL 1;
COMP "A[6]" LOCATE = SITE "G14" LEVEL 1;
COMP "RF_GATE[3]" LOCATE = SITE "R9" LEVEL 1;
COMP "A[7]" LOCATE = SITE "H13" LEVEL 1;
COMP "RF_GATE[4]" LOCATE = SITE "P11" LEVEL 1;
COMP "D[0]" LOCATE = SITE "M13" LEVEL 1;
COMP "D[1]" LOCATE = SITE "L13" LEVEL 1;
COMP "D[2]" LOCATE = SITE "K15" LEVEL 1;
COMP "D[3]" LOCATE = SITE "M14" LEVEL 1;
COMP "D[4]" LOCATE = SITE "N16" LEVEL 1;
COMP "D[5]" LOCATE = SITE "M15" LEVEL 1;
COMP "D[6]" LOCATE = SITE "P16" LEVEL 1;
COMP "D[7]" LOCATE = SITE "R15" LEVEL 1;
COMP "D[8]" LOCATE = SITE "M16" LEVEL 1;
COMP "D[9]" LOCATE = SITE "P15" LEVEL 1;
COMP "EXTDIG_IN[10]" LOCATE = SITE "G12" LEVEL 1;
COMP "EXTDIG_IN[11]" LOCATE = SITE "F12" LEVEL 1;
COMP "D[10]" LOCATE = SITE "L14" LEVEL 1;
COMP "D[11]" LOCATE = SITE "J13" LEVEL 1;
COMP "D[12]" LOCATE = SITE "K14" LEVEL 1;
COMP "D[13]" LOCATE = SITE "N14" LEVEL 1;
COMP "D[14]" LOCATE = SITE "J16" LEVEL 1;
COMP "D[15]" LOCATE = SITE "L16" LEVEL 1;
COMP "SYNC_OUTX" LOCATE = SITE "C5" LEVEL 1;
COMP "SS_IN" LOCATE = SITE "D9" LEVEL 1;
COMP "CHAN_ENN[1]" LOCATE = SITE "D4" LEVEL 1;
COMP "CHAN_ENN[2]" LOCATE = SITE "B6" LEVEL 1;
COMP "CHAN_ENN[3]" LOCATE = SITE "A6" LEVEL 1;
COMP "CHAN_ENN[4]" LOCATE = SITE "C6" LEVEL 1;
COMP "SYNSSN[1]" LOCATE = SITE "G3" LEVEL 1;
COMP "SYNSSN[2]" LOCATE = SITE "M1" LEVEL 1;
COMP "SYNSSN[3]" LOCATE = SITE "T9" LEVEL 1;
COMP "SYNSSN[4]" LOCATE = SITE "P13" LEVEL 1;
COMP "SYN_SSELN" LOCATE = SITE "E16" LEVEL 1;
COMP "I2CINT" LOCATE = SITE "A9" LEVEL 1;
COMP "I2CEXT" LOCATE = SITE "F8" LEVEL 1;
COMP "I2C[1]" LOCATE = SITE "C7" LEVEL 1;
COMP "I2C[2]" LOCATE = SITE "B8" LEVEL 1;
COMP "I2C[3]" LOCATE = SITE "A8" LEVEL 1;
COMP "I2C[4]" LOCATE = SITE "A7" LEVEL 1;
COMP "SCK[1]" LOCATE = SITE "H4" LEVEL 1;
COMP "SCK[2]" LOCATE = SITE "L4" LEVEL 1;
COMP "SCK[3]" LOCATE = SITE "N9" LEVEL 1;
COMP "SCK[4]" LOCATE = SITE "R13" LEVEL 1;
COMP "SCK_IN" LOCATE = SITE "C10" LEVEL 1;
COMP "DACSSN[1]" LOCATE = SITE "G4" LEVEL 1;
COMP "DACSSN[2]" LOCATE = SITE "J6" LEVEL 1;
COMP "DACSSN[3]" LOCATE = SITE "T7" LEVEL 1;
COMP "DACSSN[4]" LOCATE = SITE "R11" LEVEL 1;
COMP "DAC_SSELN" LOCATE = SITE "A12" LEVEL 1;
COMP "CFG_SSELN" LOCATE = SITE "D10" LEVEL 1;
COMP "TRIG_INN[1]" LOCATE = SITE "C4" LEVEL 1;
COMP "TRIG_INN[2]" LOCATE = SITE "D6" LEVEL 1;
COMP "TRIG_INN[3]" LOCATE = SITE "D12" LEVEL 1;
COMP "TRIG_INN[4]" LOCATE = SITE "E6" LEVEL 1;
COMP "ANTSEL[0]" LOCATE = SITE "B4" LEVEL 1;
COMP "ANTSEL[1]" LOCATE = SITE "A4" LEVEL 1;
COMP "ANTSEL[2]" LOCATE = SITE "B3" LEVEL 1;
COMP "FPGA_IRQN" LOCATE = SITE "L2" LEVEL 1;
COMP "MCU_SYNCOUT" LOCATE = SITE "D7" LEVEL 1;
COMP "MCU_TRIGIN" LOCATE = SITE "A3" LEVEL 1;
COMP "ADCF_SCK[1]" LOCATE = SITE "G2" LEVEL 1;
COMP "ADCF_SCK[2]" LOCATE = SITE "N3" LEVEL 1;
COMP "ADCF_SCK[3]" LOCATE = SITE "N10" LEVEL 1;
COMP "ADCF_SCK[4]" LOCATE = SITE "N12" LEVEL 1;
COMP "ADCF_SDO[1]" LOCATE = SITE "J1" LEVEL 1;
COMP "ADCF_SDO[2]" LOCATE = SITE "M3" LEVEL 1;
COMP "ADCF_SDO[3]" LOCATE = SITE "L7" LEVEL 1;
COMP "ADCF_SDO[4]" LOCATE = SITE "L9" LEVEL 1;
COMP "FPGA_CLK" LOCATE = SITE "K16" LEVEL 1;
COMP "CONVN[1]" LOCATE = SITE "R5" LEVEL 1;
COMP "CONVN[2]" LOCATE = SITE "T6" LEVEL 1;
COMP "CONVN[3]" LOCATE = SITE "N8" LEVEL 1;
COMP "CONVN[4]" LOCATE = SITE "P6" LEVEL 1;
COMP "CONVP[1]" LOCATE = SITE "T4" LEVEL 1;
COMP "CONVP[2]" LOCATE = SITE "T5" LEVEL 1;
COMP "CONVP[3]" LOCATE = SITE "P7" LEVEL 1;
COMP "CONVP[4]" LOCATE = SITE "N7" LEVEL 1;
COMP "GPIO519" LOCATE = SITE "F14" LEVEL 1;
COMP "I2C_SEL[0]" LOCATE = SITE "C9" LEVEL 1;
COMP "I2C_SEL[1]" LOCATE = SITE "C8" LEVEL 1;
COMP "I2C_SEL[2]" LOCATE = SITE "D8" LEVEL 1;
COMP "EXT_UNLOCK" LOCATE = SITE "E9" LEVEL 1;
COMP "MISO_OUT" LOCATE = SITE "B10" LEVEL 1;
COMP "ADCR_SCK[1]" LOCATE = SITE "H1" LEVEL 1;
COMP "ADCR_SCK[2]" LOCATE = SITE "P1" LEVEL 1;
COMP "ADCR_SCK[3]" LOCATE = SITE "M10" LEVEL 1;
COMP "ADCR_SCK[4]" LOCATE = SITE "P12" LEVEL 1;
COMP "MOSI[1]" LOCATE = SITE "F1" LEVEL 1;
COMP "MOSI[2]" LOCATE = SITE "L3" LEVEL 1;
COMP "MOSI[3]" LOCATE = SITE "P8" LEVEL 1;
COMP "MOSI[4]" LOCATE = SITE "T13" LEVEL 1;
COMP "ADCR_SDO[1]" LOCATE = SITE "J2" LEVEL 1;
COMP "ADCR_SDO[2]" LOCATE = SITE "N2" LEVEL 1;
COMP "ADCR_SDO[3]" LOCATE = SITE "L8" LEVEL 1;
COMP "ADCR_SDO[4]" LOCATE = SITE "L10" LEVEL 1;
COMP "MOSI_IN" LOCATE = SITE "A10" LEVEL 1;
PIN tg[1]/mfifo[0]_pins<19> = BEL "tg[1]/mfifo[0]" PINNAME CLKA;
PIN tg[1]/mfifo[0]_pins<20> = BEL "tg[1]/mfifo[0]" PINNAME CLKB;
PIN tg[1]/mfifo[1]_pins<19> = BEL "tg[1]/mfifo[1]" PINNAME CLKA;
PIN tg[1]/mfifo[1]_pins<20> = BEL "tg[1]/mfifo[1]" PINNAME CLKB;
PIN tg[1]/mfifo[2]_pins<19> = BEL "tg[1]/mfifo[2]" PINNAME CLKA;
PIN tg[1]/mfifo[2]_pins<20> = BEL "tg[1]/mfifo[2]" PINNAME CLKB;
PIN tg[1]/mfifo[3]_pins<19> = BEL "tg[1]/mfifo[3]" PINNAME CLKA;
PIN tg[1]/mfifo[3]_pins<20> = BEL "tg[1]/mfifo[3]" PINNAME CLKB;
PIN tg[2]/mfifo[0]_pins<19> = BEL "tg[2]/mfifo[0]" PINNAME CLKA;
PIN tg[2]/mfifo[0]_pins<20> = BEL "tg[2]/mfifo[0]" PINNAME CLKB;
PIN tg[2]/mfifo[1]_pins<19> = BEL "tg[2]/mfifo[1]" PINNAME CLKA;
PIN tg[2]/mfifo[1]_pins<20> = BEL "tg[2]/mfifo[1]" PINNAME CLKB;
PIN tg[2]/mfifo[2]_pins<19> = BEL "tg[2]/mfifo[2]" PINNAME CLKA;
PIN tg[2]/mfifo[2]_pins<20> = BEL "tg[2]/mfifo[2]" PINNAME CLKB;
PIN tg[2]/mfifo[3]_pins<19> = BEL "tg[2]/mfifo[3]" PINNAME CLKA;
PIN tg[2]/mfifo[3]_pins<20> = BEL "tg[2]/mfifo[3]" PINNAME CLKB;
PIN tg[3]/mfifo[0]_pins<19> = BEL "tg[3]/mfifo[0]" PINNAME CLKA;
PIN tg[3]/mfifo[0]_pins<20> = BEL "tg[3]/mfifo[0]" PINNAME CLKB;
PIN tg[3]/mfifo[1]_pins<19> = BEL "tg[3]/mfifo[1]" PINNAME CLKA;
PIN tg[3]/mfifo[1]_pins<20> = BEL "tg[3]/mfifo[1]" PINNAME CLKB;
PIN tg[3]/mfifo[2]_pins<19> = BEL "tg[3]/mfifo[2]" PINNAME CLKA;
PIN tg[3]/mfifo[2]_pins<20> = BEL "tg[3]/mfifo[2]" PINNAME CLKB;
PIN tg[3]/mfifo[3]_pins<19> = BEL "tg[3]/mfifo[3]" PINNAME CLKA;
PIN tg[3]/mfifo[3]_pins<20> = BEL "tg[3]/mfifo[3]" PINNAME CLKB;
PIN tg[4]/mfifo[0]_pins<19> = BEL "tg[4]/mfifo[0]" PINNAME CLKA;
PIN tg[4]/mfifo[0]_pins<20> = BEL "tg[4]/mfifo[0]" PINNAME CLKB;
PIN tg[4]/mfifo[1]_pins<19> = BEL "tg[4]/mfifo[1]" PINNAME CLKA;
PIN tg[4]/mfifo[1]_pins<20> = BEL "tg[4]/mfifo[1]" PINNAME CLKB;
PIN tg[4]/mfifo[2]_pins<19> = BEL "tg[4]/mfifo[2]" PINNAME CLKA;
PIN tg[4]/mfifo[2]_pins<20> = BEL "tg[4]/mfifo[2]" PINNAME CLKB;
PIN tg[4]/mfifo[3]_pins<19> = BEL "tg[4]/mfifo[3]" PINNAME CLKA;
PIN tg[4]/mfifo[3]_pins<20> = BEL "tg[4]/mfifo[3]" PINNAME CLKB;
TIMEGRP clk100_speed = BEL "ctrl_0" BEL "ctrl_1" BEL "ctrl_2" BEL "ctrl_3" BEL
        "ctrl_8" BEL "ctrl_9" BEL "ctrl_10" BEL "ctrl_11" BEL "ctrl_14" BEL
        "ctrl_15" BEL "extdig_0" BEL "extdig_1" BEL "extdig_2" BEL "extdig_3"
        BEL "extdig_4" BEL "extdig_5" BEL "extdig_6" BEL "extdig_7" BEL
        "extdig_8" BEL "extdig_9" BEL "extdig_10" BEL "extdig_11" BEL
        "ANTSEL_0" BEL "ANTSEL_1" BEL "ANTSEL_2" BEL "trig_1" BEL "trig_2" BEL
        "trig_3" BEL "trig_4" BEL "MCU_TRIGIN" BEL "icap_word_0" BEL
        "icap_word_1" BEL "icap_word_2" BEL "icap_word_3" BEL "icap_cen" BEL
        "icap_clk" BEL "led_trig10" BEL "multiboot_0" BEL "irq_clr_0" BEL
        "irq_clr_1" BEL "irq_clr_2" BEL "irq_clr_4" BEL "irq_clr_5" BEL
        "irq_clr_6" BEL "irq_clr_8" BEL "irq_clr_9" BEL "irq_clr_10" BEL
        "irq_clr_12" BEL "irq_clr_13" BEL "irq_clr_14" BEL "trigflt_dly_1" BEL
        "trigflt_dly_2" BEL "trigflt_dly_3" BEL "trigflt_dly_4" BEL
        "trigflt_dly_5" BEL "irq_latch[0]/Q" BEL "irq_latch[1]/Q" BEL
        "irq_latch[2]/Q" BEL "irq_latch[4]/Q" BEL "irq_latch[5]/Q" BEL
        "irq_latch[6]/Q" BEL "irq_latch[8]/Q" BEL "irq_latch[9]/Q" BEL
        "irq_latch[10]/Q" BEL "irq_latch[12]/Q" BEL "irq_latch[13]/Q" BEL
        "irq_latch[14]/Q" BEL "istate_FSM_FFd3" BEL "istate_FSM_FFd4" BEL
        "istate_FSM_FFd5" BEL "istate_FSM_FFd2" BEL "istate_FSM_FFd1" BEL
        "tg[1]/tstate_FSM_FFd5" BEL "tg[1]/tstate_FSM_FFd6" BEL
        "tg[1]/tstate_FSM_FFd7" BEL "tg[1]/tstate_FSM_FFd8" BEL
        "tg[1]/tstate_FSM_FFd9" BEL "tg[1]/tstate_FSM_FFd12" BEL
        "tg[1]/tstate_FSM_FFd11" BEL "tg[1]/tstate_FSM_FFd13" BEL
        "tg[1]/tstate_FSM_FFd10" BEL "tg[1]/tstate_FSM_FFd4" BEL
        "tg[1]/tstate_FSM_FFd3" BEL "tg[1]/tstate_FSM_FFd2" BEL
        "tg[1]/tstate_FSM_FFd1" BEL "tg[1]/sstate_FSM_FFd9" BEL
        "tg[1]/sstate_FSM_FFd8" BEL "tg[1]/sstate_FSM_FFd7" BEL
        "tg[1]/sstate_FSM_FFd1" BEL "tg[1]/sstate_FSM_FFd12" BEL
        "tg[1]/sstate_FSM_FFd11" BEL "tg[1]/sstate_FSM_FFd13" BEL
        "tg[1]/sstate_FSM_FFd10" BEL "tg[1]/sstate_FSM_FFd6" BEL
        "tg[1]/sstate_FSM_FFd5" BEL "tg[1]/sstate_FSM_FFd4" BEL
        "tg[1]/sstate_FSM_FFd3" BEL "tg[1]/sstate_FSM_FFd2" BEL
        "tg[1]/mstate_FSM_FFd8" BEL "tg[1]/mstate_FSM_FFd7" BEL
        "tg[1]/mstate_FSM_FFd6" BEL "tg[1]/mstate_FSM_FFd5" BEL
        "tg[1]/mstate_FSM_FFd4" BEL "tg[1]/mstate_FSM_FFd3" BEL
        "tg[1]/mstate_FSM_FFd2" BEL "tg[1]/mstate_FSM_FFd1" BEL
        "tg[1]/astate_FSM_FFd1" BEL "tg[1]/astate_FSM_FFd5" BEL
        "tg[1]/astate_FSM_FFd4" BEL "tg[1]/astate_FSM_FFd6" BEL
        "tg[1]/astate_FSM_FFd2" BEL "tg[1]/astate_FSM_FFd3" BEL
        "tg[1]/mwptr_10" BEL "tg[1]/mwptr_9" BEL "tg[1]/mwptr_8" BEL
        "tg[1]/mwptr_7" BEL "tg[1]/mwptr_6" BEL "tg[1]/mwptr_5" BEL
        "tg[1]/mwptr_4" BEL "tg[1]/mwptr_3" BEL "tg[1]/mwptr_2" BEL
        "tg[1]/mwptr_1" BEL "tg[1]/mwptr_0" BEL "tg[1]/mrptr_11" BEL
        "tg[1]/mrptr_10" BEL "tg[1]/mrptr_9" BEL "tg[1]/mrptr_8" BEL
        "tg[1]/mrptr_7" BEL "tg[1]/mrptr_6" BEL "tg[1]/mrptr_5" BEL
        "tg[1]/mrptr_4" BEL "tg[1]/mrptr_3" BEL "tg[1]/mrptr_2" BEL
        "tg[1]/mrptr_1" BEL "tg[1]/mrptr_0" BEL "tg[1]/tiptr_4" BEL
        "tg[1]/tiptr_3" BEL "tg[1]/tiptr_2" BEL "tg[1]/tiptr_1" BEL
        "tg[1]/tiptr_0" BEL "tg[1]/mcount_12" BEL "tg[1]/mcount_11" BEL
        "tg[1]/mcount_10" BEL "tg[1]/mcount_9" BEL "tg[1]/mcount_8" BEL
        "tg[1]/mcount_7" BEL "tg[1]/mcount_6" BEL "tg[1]/mcount_5" BEL
        "tg[1]/mcount_4" BEL "tg[1]/mcount_3" BEL "tg[1]/mcount_2" BEL
        "tg[1]/mcount_1" BEL "tg[1]/mcount_0" BEL "tg[1]/tcount_4" BEL
        "tg[1]/tcount_3" BEL "tg[1]/tcount_2" BEL "tg[1]/tcount_1" BEL
        "tg[1]/tcount_0" BEL "tg[1]/tick_count_2" BEL "tg[1]/tick_count_1" BEL
        "tg[1]/mtimer_count_14" BEL "tg[1]/mtimer_count_13" BEL
        "tg[1]/mtimer_count_12" BEL "tg[1]/mtimer_count_11" BEL
        "tg[1]/mtimer_count_10" BEL "tg[1]/mtimer_count_9" BEL
        "tg[1]/mtimer_count_8" BEL "tg[1]/mtimer_count_7" BEL
        "tg[1]/mtimer_count_6" BEL "tg[1]/mtimer_count_5" BEL
        "tg[1]/mtimer_count_4" BEL "tg[1]/mtimer_count_3" BEL
        "tg[1]/mtimer_count_2" BEL "tg[1]/mtimer_count_1" BEL
        "tg[1]/mtimer_count_0" BEL "tg[1]/tick_count_0" BEL
        "tg[1]/ttimer_count_14" BEL "tg[1]/ttimer_count_13" BEL
        "tg[1]/ttimer_count_12" BEL "tg[1]/ttimer_count_11" BEL
        "tg[1]/ttimer_count_10" BEL "tg[1]/ttimer_count_9" BEL
        "tg[1]/ttimer_count_8" BEL "tg[1]/ttimer_count_7" BEL
        "tg[1]/ttimer_count_6" BEL "tg[1]/ttimer_count_5" BEL
        "tg[1]/ttimer_count_4" BEL "tg[1]/ttimer_count_3" BEL
        "tg[1]/ttimer_count_2" BEL "tg[1]/ttimer_count_1" BEL
        "tg[1]/ttimer_count_0" BEL "tg[1]/toptr_3" BEL "tg[1]/toptr_2" BEL
        "tg[1]/toptr_1" BEL "tg[1]/toptr_0" BEL "tg[1]/Mram_tram31.SLICEM_F"
        BEL "tg[1]/Mram_tram31.SLICEM_G" BEL "tg[1]/Mram_tram30.SLICEM_F" BEL
        "tg[1]/Mram_tram30.SLICEM_G" BEL "tg[1]/Mram_tram29.SLICEM_F" BEL
        "tg[1]/Mram_tram29.SLICEM_G" BEL "tg[1]/Mram_tram28.SLICEM_F" BEL
        "tg[1]/Mram_tram28.SLICEM_G" BEL "tg[1]/Mram_tram27.SLICEM_F" BEL
        "tg[1]/Mram_tram27.SLICEM_G" BEL "tg[1]/Mram_tram25.SLICEM_F" BEL
        "tg[1]/Mram_tram25.SLICEM_G" BEL "tg[1]/Mram_tram24.SLICEM_F" BEL
        "tg[1]/Mram_tram24.SLICEM_G" BEL "tg[1]/Mram_tram26.SLICEM_F" BEL
        "tg[1]/Mram_tram26.SLICEM_G" BEL "tg[1]/Mram_tram23.SLICEM_F" BEL
        "tg[1]/Mram_tram23.SLICEM_G" BEL "tg[1]/Mram_tram22.SLICEM_F" BEL
        "tg[1]/Mram_tram22.SLICEM_G" BEL "tg[1]/Mram_tram21.SLICEM_F" BEL
        "tg[1]/Mram_tram21.SLICEM_G" BEL "tg[1]/Mram_tram20.SLICEM_F" BEL
        "tg[1]/Mram_tram20.SLICEM_G" BEL "tg[1]/Mram_tram19.SLICEM_F" BEL
        "tg[1]/Mram_tram19.SLICEM_G" BEL "tg[1]/Mram_tram18.SLICEM_F" BEL
        "tg[1]/Mram_tram18.SLICEM_G" BEL "tg[1]/Mram_tram16.SLICEM_F" BEL
        "tg[1]/Mram_tram16.SLICEM_G" BEL "tg[1]/Mram_tram15.SLICEM_F" BEL
        "tg[1]/Mram_tram15.SLICEM_G" BEL "tg[1]/Mram_tram17.SLICEM_F" BEL
        "tg[1]/Mram_tram17.SLICEM_G" BEL "tg[1]/Mram_tram14.SLICEM_F" BEL
        "tg[1]/Mram_tram14.SLICEM_G" BEL "tg[1]/Mram_tram13.SLICEM_F" BEL
        "tg[1]/Mram_tram13.SLICEM_G" BEL "tg[1]/Mram_tram12.SLICEM_F" BEL
        "tg[1]/Mram_tram12.SLICEM_G" BEL "tg[1]/Mram_tram11.SLICEM_F" BEL
        "tg[1]/Mram_tram11.SLICEM_G" BEL "tg[1]/Mram_tram10.SLICEM_F" BEL
        "tg[1]/Mram_tram10.SLICEM_G" BEL "tg[1]/Mram_tram9.SLICEM_F" BEL
        "tg[1]/Mram_tram9.SLICEM_G" BEL "tg[1]/Mram_tram7.SLICEM_F" BEL
        "tg[1]/Mram_tram7.SLICEM_G" BEL "tg[1]/Mram_tram6.SLICEM_F" BEL
        "tg[1]/Mram_tram6.SLICEM_G" BEL "tg[1]/Mram_tram8.SLICEM_F" BEL
        "tg[1]/Mram_tram8.SLICEM_G" BEL "tg[1]/Mram_tram5.SLICEM_F" BEL
        "tg[1]/Mram_tram5.SLICEM_G" BEL "tg[1]/Mram_tram4.SLICEM_F" BEL
        "tg[1]/Mram_tram4.SLICEM_G" BEL "tg[1]/Mram_tram3.SLICEM_F" BEL
        "tg[1]/Mram_tram3.SLICEM_G" BEL "tg[1]/Mram_tram2.SLICEM_F" BEL
        "tg[1]/Mram_tram2.SLICEM_G" BEL "tg[1]/Mram_tram1.SLICEM_F" BEL
        "tg[1]/Mram_tram1.SLICEM_G" BEL "tg[1]/last_pwr_5" BEL
        "tg[1]/last_pwr_4" BEL "tg[1]/last_pwr_3" BEL "tg[1]/last_pwr_2" BEL
        "tg[1]/last_pwr_1" BEL "tg[1]/last_pwr_0" BEL "tg[1]/last_freq_6" BEL
        "tg[1]/last_freq_5" BEL "tg[1]/last_freq_4" BEL "tg[1]/last_freq_3"
        BEL "tg[1]/last_freq_2" BEL "tg[1]/last_freq_1" BEL
        "tg[1]/last_freq_0" BEL "tg[1]/tparam4_30" BEL "tg[1]/tparam4_29" BEL
        "tg[1]/tparam4_28" BEL "tg[1]/tparam4_27" BEL "tg[1]/tparam4_26" BEL
        "tg[1]/tparam4_25" BEL "tg[1]/tparam4_24" BEL "tg[1]/tparam4_23" BEL
        "tg[1]/tparam4_22" BEL "tg[1]/tparam4_21" BEL "tg[1]/tparam4_20" BEL
        "tg[1]/tparam4_19" BEL "tg[1]/tparam4_18" BEL "tg[1]/tparam4_17" BEL
        "tg[1]/tparam4_16" BEL "tg[1]/tparam4_15" BEL "tg[1]/tparam4_14" BEL
        "tg[1]/tparam4_13" BEL "tg[1]/tparam4_12" BEL "tg[1]/tparam4_11" BEL
        "tg[1]/tparam4_10" BEL "tg[1]/tparam4_9" BEL "tg[1]/tparam4_8" BEL
        "tg[1]/tparam4_7" BEL "tg[1]/tparam4_6" BEL "tg[1]/tparam4_5" BEL
        "tg[1]/tparam4_4" BEL "tg[1]/tparam4_3" BEL "tg[1]/tparam4_2" BEL
        "tg[1]/tparam4_1" BEL "tg[1]/tparam4_0" BEL "tg[1]/tparam2_30" BEL
        "tg[1]/tparam2_29" BEL "tg[1]/tparam2_28" BEL "tg[1]/tparam2_27" BEL
        "tg[1]/tparam2_26" BEL "tg[1]/tparam2_25" BEL "tg[1]/tparam2_24" BEL
        "tg[1]/tparam2_23" BEL "tg[1]/tparam2_22" BEL "tg[1]/tparam2_21" BEL
        "tg[1]/tparam2_20" BEL "tg[1]/tparam2_19" BEL "tg[1]/tparam2_18" BEL
        "tg[1]/tparam2_17" BEL "tg[1]/tparam2_16" BEL "tg[1]/tparam2_14" BEL
        "tg[1]/tparam2_13" BEL "tg[1]/tparam2_12" BEL "tg[1]/tparam2_11" BEL
        "tg[1]/tparam2_10" BEL "tg[1]/tparam2_9" BEL "tg[1]/tparam2_8" BEL
        "tg[1]/tparam2_7" BEL "tg[1]/tparam2_6" BEL "tg[1]/tparam2_5" BEL
        "tg[1]/tparam2_4" BEL "tg[1]/tparam2_3" BEL "tg[1]/tparam2_2" BEL
        "tg[1]/tparam2_1" BEL "tg[1]/tparam2_0" BEL "tg[1]/tparam1_29" BEL
        "tg[1]/tparam1_28" BEL "tg[1]/tparam1_27" BEL "tg[1]/tparam1_26" BEL
        "tg[1]/tparam1_25" BEL "tg[1]/tparam1_24" BEL "tg[1]/tparam1_23" BEL
        "tg[1]/tparam1_22" BEL "tg[1]/tparam1_21" BEL "tg[1]/tparam1_20" BEL
        "tg[1]/tparam1_19" BEL "tg[1]/tparam1_18" BEL "tg[1]/tparam1_17" BEL
        "tg[1]/tparam1_16" BEL "tg[1]/tparam1_15" BEL "tg[1]/tparam1_14" BEL
        "tg[1]/tparam1_13" BEL "tg[1]/tparam1_12" BEL "tg[1]/tparam1_11" BEL
        "tg[1]/tparam1_10" BEL "tg[1]/tparam1_9" BEL "tg[1]/tparam1_8" BEL
        "tg[1]/tparam1_7" BEL "tg[1]/tparam1_6" BEL "tg[1]/tparam1_5" BEL
        "tg[1]/tparam1_4" BEL "tg[1]/tparam1_3" BEL "tg[1]/tparam1_2" BEL
        "tg[1]/tparam1_1" BEL "tg[1]/tparam1_0" BEL "tg[1]/tparam3_30" BEL
        "tg[1]/tparam3_29" BEL "tg[1]/tparam3_28" BEL "tg[1]/tparam3_27" BEL
        "tg[1]/tparam3_26" BEL "tg[1]/tparam3_25" BEL "tg[1]/tparam3_24" BEL
        "tg[1]/tparam3_23" BEL "tg[1]/tparam3_22" BEL "tg[1]/tparam3_21" BEL
        "tg[1]/tparam3_20" BEL "tg[1]/tparam3_19" BEL "tg[1]/tparam3_18" BEL
        "tg[1]/tparam3_17" BEL "tg[1]/tparam3_16" BEL "tg[1]/tparam3_14" BEL
        "tg[1]/tparam3_13" BEL "tg[1]/tparam3_12" BEL "tg[1]/tparam3_11" BEL
        "tg[1]/tparam3_10" BEL "tg[1]/tparam3_9" BEL "tg[1]/tparam3_8" BEL
        "tg[1]/tparam3_7" BEL "tg[1]/tparam3_6" BEL "tg[1]/tparam3_5" BEL
        "tg[1]/tparam3_4" BEL "tg[1]/tparam3_3" BEL "tg[1]/tparam3_2" BEL
        "tg[1]/tparam3_1" BEL "tg[1]/tparam3_0" BEL "tg[1]/mqueue_rd_dly2" BEL
        "tg[1]/conv_force" BEL "tg[1]/tval_30" BEL "tg[1]/tval_29" BEL
        "tg[1]/tval_28" BEL "tg[1]/tval_27" BEL "tg[1]/tval_26" BEL
        "tg[1]/tval_25" BEL "tg[1]/tval_24" BEL "tg[1]/tval_23" BEL
        "tg[1]/tval_22" BEL "tg[1]/tval_21" BEL "tg[1]/tval_20" BEL
        "tg[1]/tval_19" BEL "tg[1]/tval_18" BEL "tg[1]/tval_17" BEL
        "tg[1]/tval_16" BEL "tg[1]/tval_15" BEL "tg[1]/tval_14" BEL
        "tg[1]/tval_13" BEL "tg[1]/tval_12" BEL "tg[1]/tval_11" BEL
        "tg[1]/tval_10" BEL "tg[1]/tval_9" BEL "tg[1]/tval_8" BEL
        "tg[1]/tval_7" BEL "tg[1]/tval_6" BEL "tg[1]/tval_5" BEL
        "tg[1]/tval_4" BEL "tg[1]/tval_3" BEL "tg[1]/tval_2" BEL
        "tg[1]/tval_1" BEL "tg[1]/tval_0" BEL "tg[1]/tqueue_ld_dly2" BEL
        "tg[1]/mqueue_rd_dly" BEL "tg[1]/tqueue_ld_dly" BEL "tg[1]/tctrl_15"
        BEL "tg[1]/tctrl_14" BEL "tg[1]/tctrl_13" BEL "tg[1]/tctrl_12" BEL
        "tg[1]/tctrl_11" BEL "tg[1]/tctrl_10" BEL "tg[1]/mctrl_15" BEL
        "tg[1]/mctrl_14" BEL "tg[1]/mctrl_12" BEL "tg[1]/mhalf" BEL
        "tg[1]/spi_pwr_flag" BEL "tg[1]/spi_freq_flag" BEL "tg[1]/adcr_dat_31"
        BEL "tg[1]/adcr_dat_30" BEL "tg[1]/adcr_dat_29" BEL
        "tg[1]/adcr_dat_28" BEL "tg[1]/adcr_dat_27" BEL "tg[1]/adcr_dat_26"
        BEL "tg[1]/adcr_dat_25" BEL "tg[1]/adcr_dat_24" BEL
        "tg[1]/adcr_dat_23" BEL "tg[1]/adcr_dat_22" BEL "tg[1]/adcr_dat_21"
        BEL "tg[1]/adcr_dat_20" BEL "tg[1]/adcr_dat_19" BEL
        "tg[1]/adcr_dat_15" BEL "tg[1]/adcr_dat_14" BEL "tg[1]/adcr_dat_13"
        BEL "tg[1]/adcr_dat_12" BEL "tg[1]/adcr_dat_11" BEL
        "tg[1]/adcr_dat_10" BEL "tg[1]/adcr_dat_9" BEL "tg[1]/adcr_dat_8" BEL
        "tg[1]/adcr_dat_7" BEL "tg[1]/adcr_dat_6" BEL "tg[1]/adcr_dat_5" BEL
        "tg[1]/adcr_dat_4" BEL "tg[1]/adcr_dat_3" BEL "tg[1]/adcf_dat_31" BEL
        "tg[1]/adcf_dat_30" BEL "tg[1]/adcf_dat_29" BEL "tg[1]/adcf_dat_28"
        BEL "tg[1]/adcf_dat_27" BEL "tg[1]/adcf_dat_26" BEL
        "tg[1]/adcf_dat_25" BEL "tg[1]/adcf_dat_24" BEL "tg[1]/adcf_dat_23"
        BEL "tg[1]/adcf_dat_22" BEL "tg[1]/adcf_dat_21" BEL
        "tg[1]/adcf_dat_20" BEL "tg[1]/adcf_dat_19" BEL "tg[1]/adcf_dat_15"
        BEL "tg[1]/adcf_dat_14" BEL "tg[1]/adcf_dat_13" BEL
        "tg[1]/adcf_dat_12" BEL "tg[1]/adcf_dat_11" BEL "tg[1]/adcf_dat_10"
        BEL "tg[1]/adcf_dat_9" BEL "tg[1]/adcf_dat_8" BEL "tg[1]/adcf_dat_7"
        BEL "tg[1]/adcf_dat_6" BEL "tg[1]/adcf_dat_5" BEL "tg[1]/adcf_dat_4"
        BEL "tg[1]/adcf_dat_3" BEL "tg[1]/adc_dat_31" BEL "tg[1]/adc_dat_30"
        BEL "tg[1]/adc_dat_29" BEL "tg[1]/adc_dat_28" BEL "tg[1]/adc_dat_27"
        BEL "tg[1]/adc_dat_26" BEL "tg[1]/adc_dat_25" BEL "tg[1]/adc_dat_24"
        BEL "tg[1]/adc_dat_23" BEL "tg[1]/adc_dat_22" BEL "tg[1]/adc_dat_21"
        BEL "tg[1]/adc_dat_20" BEL "tg[1]/adc_dat_19" BEL "tg[1]/adc_dat_18"
        BEL "tg[1]/adc_dat_15" BEL "tg[1]/adc_dat_14" BEL "tg[1]/adc_dat_13"
        BEL "tg[1]/adc_dat_12" BEL "tg[1]/adc_dat_11" BEL "tg[1]/adc_dat_10"
        BEL "tg[1]/adc_dat_9" BEL "tg[1]/adc_dat_8" BEL "tg[1]/adc_dat_7" BEL
        "tg[1]/adc_dat_6" BEL "tg[1]/adc_dat_5" BEL "tg[1]/adc_dat_4" BEL
        "tg[1]/adc_dat_3" BEL "tg[1]/adc_dat_2" BEL "tg[1]/adc_sck_o" BEL
        "tg[1]/acount_5" BEL "tg[1]/acount_4" BEL "tg[1]/acount_3" BEL
        "tg[1]/acount_2" BEL "tg[1]/acount_1" BEL "tg[1]/acount_0" BEL
        "tg[1]/sck_time_1" BEL "tg[1]/sck_time_0" BEL "tg[1]/mtimer_14" BEL
        "tg[1]/mtimer_13" BEL "tg[1]/mtimer_12" BEL "tg[1]/mtimer_11" BEL
        "tg[1]/mtimer_10" BEL "tg[1]/mtimer_9" BEL "tg[1]/mtimer_8" BEL
        "tg[1]/mtimer_7" BEL "tg[1]/mtimer_6" BEL "tg[1]/mtimer_5" BEL
        "tg[1]/mtimer_4" BEL "tg[1]/mtimer_3" BEL "tg[1]/mtimer_2" BEL
        "tg[1]/mtimer_1" BEL "tg[1]/mtimer_0" BEL "tg[1]/mnskip_11" BEL
        "tg[1]/mnskip_10" BEL "tg[1]/mnskip_9" BEL "tg[1]/mnskip_8" BEL
        "tg[1]/mnskip_7" BEL "tg[1]/mnskip_6" BEL "tg[1]/mnskip_5" BEL
        "tg[1]/mnskip_4" BEL "tg[1]/mnskip_3" BEL "tg[1]/mnskip_2" BEL
        "tg[1]/mnskip_1" BEL "tg[1]/mnskip_0" BEL "tg[1]/adc_dat_wr" BEL
        "tg[1]/maxpulses_10" BEL "tg[1]/maxpulses_9" BEL "tg[1]/maxpulses_8"
        BEL "tg[1]/maxpulses_7" BEL "tg[1]/maxpulses_6" BEL
        "tg[1]/maxpulses_5" BEL "tg[1]/maxpulses_4" BEL "tg[1]/maxpulses_3"
        BEL "tg[1]/maxpulses_2" BEL "tg[1]/maxpulses_1" BEL
        "tg[1]/maxpulses_0" BEL "tg[1]/conv_o" BEL "tg[1]/mnpulses_11" BEL
        "tg[1]/mnpulses_10" BEL "tg[1]/mnpulses_9" BEL "tg[1]/mnpulses_8" BEL
        "tg[1]/mnpulses_7" BEL "tg[1]/mnpulses_6" BEL "tg[1]/mnpulses_5" BEL
        "tg[1]/mnpulses_4" BEL "tg[1]/mnpulses_3" BEL "tg[1]/mnpulses_2" BEL
        "tg[1]/mnpulses_1" BEL "tg[1]/mnpulses_0" BEL "tg[1]/mtimer_load" BEL
        "tg[1]/tick_sync7" BEL "tg[1]/tick_sync" BEL "tg[1]/mprescale_3" BEL
        "tg[1]/mprescale_2" BEL "tg[1]/mprescale_1" BEL "tg[1]/mprescale_0"
        BEL "tg[1]/sck_pol" BEL "tg[1]/sdone" BEL "tg[1]/nbits_5" BEL
        "tg[1]/nbits_4" BEL "tg[1]/nbits_3" BEL "tg[1]/nbits_2" BEL
        "tg[1]/nbits_1" BEL "tg[1]/nbits_0" BEL "tg[1]/synssn_o" BEL
        "tg[1]/dacssn_o" BEL "tg[1]/vgassn_o" BEL "tg[1]/sdo_31" BEL
        "tg[1]/sdo_30" BEL "tg[1]/sdo_29" BEL "tg[1]/sdo_28" BEL
        "tg[1]/sdo_27" BEL "tg[1]/sdo_26" BEL "tg[1]/sdo_25" BEL
        "tg[1]/sdo_24" BEL "tg[1]/sdo_23" BEL "tg[1]/sdo_22" BEL
        "tg[1]/sdo_21" BEL "tg[1]/sdo_20" BEL "tg[1]/sdo_19" BEL
        "tg[1]/sdo_18" BEL "tg[1]/sdo_17" BEL "tg[1]/sdo_16" BEL
        "tg[1]/sdo_15" BEL "tg[1]/sdo_14" BEL "tg[1]/sdo_13" BEL
        "tg[1]/sdo_12" BEL "tg[1]/sdo_11" BEL "tg[1]/sdo_10" BEL "tg[1]/sdo_9"
        BEL "tg[1]/sdo_8" BEL "tg[1]/spi_pwr_started" BEL "tg[1]/sck" BEL
        "tg[1]/spi_ext_flag" BEL "tg[1]/spi_freq_started" BEL
        "tg[1]/dacss_dly" BEL "tg[1]/ttimer_14" BEL "tg[1]/ttimer_13" BEL
        "tg[1]/ttimer_12" BEL "tg[1]/ttimer_11" BEL "tg[1]/ttimer_10" BEL
        "tg[1]/ttimer_9" BEL "tg[1]/ttimer_8" BEL "tg[1]/ttimer_7" BEL
        "tg[1]/ttimer_6" BEL "tg[1]/ttimer_5" BEL "tg[1]/ttimer_4" BEL
        "tg[1]/ttimer_3" BEL "tg[1]/ttimer_2" BEL "tg[1]/ttimer_1" BEL
        "tg[1]/ttimer_0" BEL "tg[1]/burst_loaded" BEL "tg[1]/spi_new_pwr" BEL
        "tg[1]/spi_new_freq" BEL "tg[1]/tfetch" BEL "tg[1]/gate" BEL
        "tg[1]/pulse" BEL "tg[1]/tdone" BEL "tg[1]/tstart" BEL
        "tg[1]/ttimer_load" BEL "tg[1]/tnpulses_11" BEL "tg[1]/tnpulses_10"
        BEL "tg[1]/tnpulses_9" BEL "tg[1]/tnpulses_8" BEL "tg[1]/tnpulses_7"
        BEL "tg[1]/tnpulses_6" BEL "tg[1]/tnpulses_5" BEL "tg[1]/tnpulses_4"
        BEL "tg[1]/tnpulses_3" BEL "tg[1]/tnpulses_2" BEL "tg[1]/tnpulses_1"
        BEL "tg[1]/tnpulses_0" BEL "tg[1]/tprescale_3" BEL "tg[1]/tprescale_2"
        BEL "tg[1]/tprescale_1" BEL "tg[1]/tprescale_0" BEL "tg[1]/trig_dly"
        BEL "tg[2]/tstate_FSM_FFd5" BEL "tg[2]/tstate_FSM_FFd6" BEL
        "tg[2]/tstate_FSM_FFd7" BEL "tg[2]/tstate_FSM_FFd8" BEL
        "tg[2]/tstate_FSM_FFd9" BEL "tg[2]/tstate_FSM_FFd12" BEL
        "tg[2]/tstate_FSM_FFd11" BEL "tg[2]/tstate_FSM_FFd13" BEL
        "tg[2]/tstate_FSM_FFd10" BEL "tg[2]/tstate_FSM_FFd4" BEL
        "tg[2]/tstate_FSM_FFd3" BEL "tg[2]/tstate_FSM_FFd2" BEL
        "tg[2]/tstate_FSM_FFd1" BEL "tg[2]/sstate_FSM_FFd9" BEL
        "tg[2]/sstate_FSM_FFd8" BEL "tg[2]/sstate_FSM_FFd7" BEL
        "tg[2]/sstate_FSM_FFd1" BEL "tg[2]/sstate_FSM_FFd12" BEL
        "tg[2]/sstate_FSM_FFd11" BEL "tg[2]/sstate_FSM_FFd13" BEL
        "tg[2]/sstate_FSM_FFd10" BEL "tg[2]/sstate_FSM_FFd6" BEL
        "tg[2]/sstate_FSM_FFd5" BEL "tg[2]/sstate_FSM_FFd4" BEL
        "tg[2]/sstate_FSM_FFd3" BEL "tg[2]/sstate_FSM_FFd2" BEL
        "tg[2]/mstate_FSM_FFd8" BEL "tg[2]/mstate_FSM_FFd7" BEL
        "tg[2]/mstate_FSM_FFd6" BEL "tg[2]/mstate_FSM_FFd5" BEL
        "tg[2]/mstate_FSM_FFd4" BEL "tg[2]/mstate_FSM_FFd3" BEL
        "tg[2]/mstate_FSM_FFd2" BEL "tg[2]/mstate_FSM_FFd1" BEL
        "tg[2]/astate_FSM_FFd1" BEL "tg[2]/astate_FSM_FFd5" BEL
        "tg[2]/astate_FSM_FFd4" BEL "tg[2]/astate_FSM_FFd6" BEL
        "tg[2]/astate_FSM_FFd2" BEL "tg[2]/astate_FSM_FFd3" BEL
        "tg[2]/mwptr_10" BEL "tg[2]/mwptr_9" BEL "tg[2]/mwptr_8" BEL
        "tg[2]/mwptr_7" BEL "tg[2]/mwptr_6" BEL "tg[2]/mwptr_5" BEL
        "tg[2]/mwptr_4" BEL "tg[2]/mwptr_3" BEL "tg[2]/mwptr_2" BEL
        "tg[2]/mwptr_1" BEL "tg[2]/mwptr_0" BEL "tg[2]/mrptr_11" BEL
        "tg[2]/mrptr_10" BEL "tg[2]/mrptr_9" BEL "tg[2]/mrptr_8" BEL
        "tg[2]/mrptr_7" BEL "tg[2]/mrptr_6" BEL "tg[2]/mrptr_5" BEL
        "tg[2]/mrptr_4" BEL "tg[2]/mrptr_3" BEL "tg[2]/mrptr_2" BEL
        "tg[2]/mrptr_1" BEL "tg[2]/mrptr_0" BEL "tg[2]/tiptr_4" BEL
        "tg[2]/tiptr_3" BEL "tg[2]/tiptr_2" BEL "tg[2]/tiptr_1" BEL
        "tg[2]/tiptr_0" BEL "tg[2]/mcount_12" BEL "tg[2]/mcount_11" BEL
        "tg[2]/mcount_10" BEL "tg[2]/mcount_9" BEL "tg[2]/mcount_8" BEL
        "tg[2]/mcount_7" BEL "tg[2]/mcount_6" BEL "tg[2]/mcount_5" BEL
        "tg[2]/mcount_4" BEL "tg[2]/mcount_3" BEL "tg[2]/mcount_2" BEL
        "tg[2]/mcount_1" BEL "tg[2]/mcount_0" BEL "tg[2]/tcount_4" BEL
        "tg[2]/tcount_3" BEL "tg[2]/tcount_2" BEL "tg[2]/tcount_1" BEL
        "tg[2]/tcount_0" BEL "tg[2]/tick_count_2" BEL "tg[2]/tick_count_1" BEL
        "tg[2]/mtimer_count_14" BEL "tg[2]/mtimer_count_13" BEL
        "tg[2]/mtimer_count_12" BEL "tg[2]/mtimer_count_11" BEL
        "tg[2]/mtimer_count_10" BEL "tg[2]/mtimer_count_9" BEL
        "tg[2]/mtimer_count_8" BEL "tg[2]/mtimer_count_7" BEL
        "tg[2]/mtimer_count_6" BEL "tg[2]/mtimer_count_5" BEL
        "tg[2]/mtimer_count_4" BEL "tg[2]/mtimer_count_3" BEL
        "tg[2]/mtimer_count_2" BEL "tg[2]/mtimer_count_1" BEL
        "tg[2]/mtimer_count_0" BEL "tg[2]/tick_count_0" BEL
        "tg[2]/ttimer_count_14" BEL "tg[2]/ttimer_count_13" BEL
        "tg[2]/ttimer_count_12" BEL "tg[2]/ttimer_count_11" BEL
        "tg[2]/ttimer_count_10" BEL "tg[2]/ttimer_count_9" BEL
        "tg[2]/ttimer_count_8" BEL "tg[2]/ttimer_count_7" BEL
        "tg[2]/ttimer_count_6" BEL "tg[2]/ttimer_count_5" BEL
        "tg[2]/ttimer_count_4" BEL "tg[2]/ttimer_count_3" BEL
        "tg[2]/ttimer_count_2" BEL "tg[2]/ttimer_count_1" BEL
        "tg[2]/ttimer_count_0" BEL "tg[2]/toptr_3" BEL "tg[2]/toptr_2" BEL
        "tg[2]/toptr_1" BEL "tg[2]/toptr_0" BEL "tg[2]/Mram_tram31.SLICEM_F"
        BEL "tg[2]/Mram_tram31.SLICEM_G" BEL "tg[2]/Mram_tram30.SLICEM_F" BEL
        "tg[2]/Mram_tram30.SLICEM_G" BEL "tg[2]/Mram_tram29.SLICEM_F" BEL
        "tg[2]/Mram_tram29.SLICEM_G" BEL "tg[2]/Mram_tram28.SLICEM_F" BEL
        "tg[2]/Mram_tram28.SLICEM_G" BEL "tg[2]/Mram_tram27.SLICEM_F" BEL
        "tg[2]/Mram_tram27.SLICEM_G" BEL "tg[2]/Mram_tram25.SLICEM_F" BEL
        "tg[2]/Mram_tram25.SLICEM_G" BEL "tg[2]/Mram_tram24.SLICEM_F" BEL
        "tg[2]/Mram_tram24.SLICEM_G" BEL "tg[2]/Mram_tram26.SLICEM_F" BEL
        "tg[2]/Mram_tram26.SLICEM_G" BEL "tg[2]/Mram_tram23.SLICEM_F" BEL
        "tg[2]/Mram_tram23.SLICEM_G" BEL "tg[2]/Mram_tram22.SLICEM_F" BEL
        "tg[2]/Mram_tram22.SLICEM_G" BEL "tg[2]/Mram_tram21.SLICEM_F" BEL
        "tg[2]/Mram_tram21.SLICEM_G" BEL "tg[2]/Mram_tram20.SLICEM_F" BEL
        "tg[2]/Mram_tram20.SLICEM_G" BEL "tg[2]/Mram_tram19.SLICEM_F" BEL
        "tg[2]/Mram_tram19.SLICEM_G" BEL "tg[2]/Mram_tram18.SLICEM_F" BEL
        "tg[2]/Mram_tram18.SLICEM_G" BEL "tg[2]/Mram_tram16.SLICEM_F" BEL
        "tg[2]/Mram_tram16.SLICEM_G" BEL "tg[2]/Mram_tram15.SLICEM_F" BEL
        "tg[2]/Mram_tram15.SLICEM_G" BEL "tg[2]/Mram_tram17.SLICEM_F" BEL
        "tg[2]/Mram_tram17.SLICEM_G" BEL "tg[2]/Mram_tram14.SLICEM_F" BEL
        "tg[2]/Mram_tram14.SLICEM_G" BEL "tg[2]/Mram_tram13.SLICEM_F" BEL
        "tg[2]/Mram_tram13.SLICEM_G" BEL "tg[2]/Mram_tram12.SLICEM_F" BEL
        "tg[2]/Mram_tram12.SLICEM_G" BEL "tg[2]/Mram_tram11.SLICEM_F" BEL
        "tg[2]/Mram_tram11.SLICEM_G" BEL "tg[2]/Mram_tram10.SLICEM_F" BEL
        "tg[2]/Mram_tram10.SLICEM_G" BEL "tg[2]/Mram_tram9.SLICEM_F" BEL
        "tg[2]/Mram_tram9.SLICEM_G" BEL "tg[2]/Mram_tram7.SLICEM_F" BEL
        "tg[2]/Mram_tram7.SLICEM_G" BEL "tg[2]/Mram_tram6.SLICEM_F" BEL
        "tg[2]/Mram_tram6.SLICEM_G" BEL "tg[2]/Mram_tram8.SLICEM_F" BEL
        "tg[2]/Mram_tram8.SLICEM_G" BEL "tg[2]/Mram_tram5.SLICEM_F" BEL
        "tg[2]/Mram_tram5.SLICEM_G" BEL "tg[2]/Mram_tram4.SLICEM_F" BEL
        "tg[2]/Mram_tram4.SLICEM_G" BEL "tg[2]/Mram_tram3.SLICEM_F" BEL
        "tg[2]/Mram_tram3.SLICEM_G" BEL "tg[2]/Mram_tram2.SLICEM_F" BEL
        "tg[2]/Mram_tram2.SLICEM_G" BEL "tg[2]/Mram_tram1.SLICEM_F" BEL
        "tg[2]/Mram_tram1.SLICEM_G" BEL "tg[2]/last_pwr_5" BEL
        "tg[2]/last_pwr_4" BEL "tg[2]/last_pwr_3" BEL "tg[2]/last_pwr_2" BEL
        "tg[2]/last_pwr_1" BEL "tg[2]/last_pwr_0" BEL "tg[2]/last_freq_6" BEL
        "tg[2]/last_freq_5" BEL "tg[2]/last_freq_4" BEL "tg[2]/last_freq_3"
        BEL "tg[2]/last_freq_2" BEL "tg[2]/last_freq_1" BEL
        "tg[2]/last_freq_0" BEL "tg[2]/tparam4_30" BEL "tg[2]/tparam4_29" BEL
        "tg[2]/tparam4_28" BEL "tg[2]/tparam4_27" BEL "tg[2]/tparam4_26" BEL
        "tg[2]/tparam4_25" BEL "tg[2]/tparam4_24" BEL "tg[2]/tparam4_23" BEL
        "tg[2]/tparam4_22" BEL "tg[2]/tparam4_21" BEL "tg[2]/tparam4_20" BEL
        "tg[2]/tparam4_19" BEL "tg[2]/tparam4_18" BEL "tg[2]/tparam4_17" BEL
        "tg[2]/tparam4_16" BEL "tg[2]/tparam4_15" BEL "tg[2]/tparam4_14" BEL
        "tg[2]/tparam4_13" BEL "tg[2]/tparam4_12" BEL "tg[2]/tparam4_11" BEL
        "tg[2]/tparam4_10" BEL "tg[2]/tparam4_9" BEL "tg[2]/tparam4_8" BEL
        "tg[2]/tparam4_7" BEL "tg[2]/tparam4_6" BEL "tg[2]/tparam4_5" BEL
        "tg[2]/tparam4_4" BEL "tg[2]/tparam4_3" BEL "tg[2]/tparam4_2" BEL
        "tg[2]/tparam4_1" BEL "tg[2]/tparam4_0" BEL "tg[2]/tparam2_30" BEL
        "tg[2]/tparam2_29" BEL "tg[2]/tparam2_28" BEL "tg[2]/tparam2_27" BEL
        "tg[2]/tparam2_26" BEL "tg[2]/tparam2_25" BEL "tg[2]/tparam2_24" BEL
        "tg[2]/tparam2_23" BEL "tg[2]/tparam2_22" BEL "tg[2]/tparam2_21" BEL
        "tg[2]/tparam2_20" BEL "tg[2]/tparam2_19" BEL "tg[2]/tparam2_18" BEL
        "tg[2]/tparam2_17" BEL "tg[2]/tparam2_16" BEL "tg[2]/tparam2_14" BEL
        "tg[2]/tparam2_13" BEL "tg[2]/tparam2_12" BEL "tg[2]/tparam2_11" BEL
        "tg[2]/tparam2_10" BEL "tg[2]/tparam2_9" BEL "tg[2]/tparam2_8" BEL
        "tg[2]/tparam2_7" BEL "tg[2]/tparam2_6" BEL "tg[2]/tparam2_5" BEL
        "tg[2]/tparam2_4" BEL "tg[2]/tparam2_3" BEL "tg[2]/tparam2_2" BEL
        "tg[2]/tparam2_1" BEL "tg[2]/tparam2_0" BEL "tg[2]/tparam1_29" BEL
        "tg[2]/tparam1_28" BEL "tg[2]/tparam1_27" BEL "tg[2]/tparam1_26" BEL
        "tg[2]/tparam1_25" BEL "tg[2]/tparam1_24" BEL "tg[2]/tparam1_23" BEL
        "tg[2]/tparam1_22" BEL "tg[2]/tparam1_21" BEL "tg[2]/tparam1_20" BEL
        "tg[2]/tparam1_19" BEL "tg[2]/tparam1_18" BEL "tg[2]/tparam1_17" BEL
        "tg[2]/tparam1_16" BEL "tg[2]/tparam1_15" BEL "tg[2]/tparam1_14" BEL
        "tg[2]/tparam1_13" BEL "tg[2]/tparam1_12" BEL "tg[2]/tparam1_11" BEL
        "tg[2]/tparam1_10" BEL "tg[2]/tparam1_9" BEL "tg[2]/tparam1_8" BEL
        "tg[2]/tparam1_7" BEL "tg[2]/tparam1_6" BEL "tg[2]/tparam1_5" BEL
        "tg[2]/tparam1_4" BEL "tg[2]/tparam1_3" BEL "tg[2]/tparam1_2" BEL
        "tg[2]/tparam1_1" BEL "tg[2]/tparam1_0" BEL "tg[2]/tparam3_30" BEL
        "tg[2]/tparam3_29" BEL "tg[2]/tparam3_28" BEL "tg[2]/tparam3_27" BEL
        "tg[2]/tparam3_26" BEL "tg[2]/tparam3_25" BEL "tg[2]/tparam3_24" BEL
        "tg[2]/tparam3_23" BEL "tg[2]/tparam3_22" BEL "tg[2]/tparam3_21" BEL
        "tg[2]/tparam3_20" BEL "tg[2]/tparam3_19" BEL "tg[2]/tparam3_18" BEL
        "tg[2]/tparam3_17" BEL "tg[2]/tparam3_16" BEL "tg[2]/tparam3_14" BEL
        "tg[2]/tparam3_13" BEL "tg[2]/tparam3_12" BEL "tg[2]/tparam3_11" BEL
        "tg[2]/tparam3_10" BEL "tg[2]/tparam3_9" BEL "tg[2]/tparam3_8" BEL
        "tg[2]/tparam3_7" BEL "tg[2]/tparam3_6" BEL "tg[2]/tparam3_5" BEL
        "tg[2]/tparam3_4" BEL "tg[2]/tparam3_3" BEL "tg[2]/tparam3_2" BEL
        "tg[2]/tparam3_1" BEL "tg[2]/tparam3_0" BEL "tg[2]/mqueue_rd_dly2" BEL
        "tg[2]/conv_force" BEL "tg[2]/tval_30" BEL "tg[2]/tval_29" BEL
        "tg[2]/tval_28" BEL "tg[2]/tval_27" BEL "tg[2]/tval_26" BEL
        "tg[2]/tval_25" BEL "tg[2]/tval_24" BEL "tg[2]/tval_23" BEL
        "tg[2]/tval_22" BEL "tg[2]/tval_21" BEL "tg[2]/tval_20" BEL
        "tg[2]/tval_19" BEL "tg[2]/tval_18" BEL "tg[2]/tval_17" BEL
        "tg[2]/tval_16" BEL "tg[2]/tval_15" BEL "tg[2]/tval_14" BEL
        "tg[2]/tval_13" BEL "tg[2]/tval_12" BEL "tg[2]/tval_11" BEL
        "tg[2]/tval_10" BEL "tg[2]/tval_9" BEL "tg[2]/tval_8" BEL
        "tg[2]/tval_7" BEL "tg[2]/tval_6" BEL "tg[2]/tval_5" BEL
        "tg[2]/tval_4" BEL "tg[2]/tval_3" BEL "tg[2]/tval_2" BEL
        "tg[2]/tval_1" BEL "tg[2]/tval_0" BEL "tg[2]/tqueue_ld_dly2" BEL
        "tg[2]/mqueue_rd_dly" BEL "tg[2]/tqueue_ld_dly" BEL "tg[2]/tctrl_15"
        BEL "tg[2]/tctrl_14" BEL "tg[2]/tctrl_13" BEL "tg[2]/tctrl_12" BEL
        "tg[2]/tctrl_11" BEL "tg[2]/tctrl_10" BEL "tg[2]/mctrl_15" BEL
        "tg[2]/mctrl_14" BEL "tg[2]/mctrl_12" BEL "tg[2]/mhalf" BEL
        "tg[2]/spi_pwr_flag" BEL "tg[2]/spi_freq_flag" BEL "tg[2]/adcr_dat_31"
        BEL "tg[2]/adcr_dat_30" BEL "tg[2]/adcr_dat_29" BEL
        "tg[2]/adcr_dat_28" BEL "tg[2]/adcr_dat_27" BEL "tg[2]/adcr_dat_26"
        BEL "tg[2]/adcr_dat_25" BEL "tg[2]/adcr_dat_24" BEL
        "tg[2]/adcr_dat_23" BEL "tg[2]/adcr_dat_22" BEL "tg[2]/adcr_dat_21"
        BEL "tg[2]/adcr_dat_20" BEL "tg[2]/adcr_dat_19" BEL
        "tg[2]/adcr_dat_15" BEL "tg[2]/adcr_dat_14" BEL "tg[2]/adcr_dat_13"
        BEL "tg[2]/adcr_dat_12" BEL "tg[2]/adcr_dat_11" BEL
        "tg[2]/adcr_dat_10" BEL "tg[2]/adcr_dat_9" BEL "tg[2]/adcr_dat_8" BEL
        "tg[2]/adcr_dat_7" BEL "tg[2]/adcr_dat_6" BEL "tg[2]/adcr_dat_5" BEL
        "tg[2]/adcr_dat_4" BEL "tg[2]/adcr_dat_3" BEL "tg[2]/adcf_dat_31" BEL
        "tg[2]/adcf_dat_30" BEL "tg[2]/adcf_dat_29" BEL "tg[2]/adcf_dat_28"
        BEL "tg[2]/adcf_dat_27" BEL "tg[2]/adcf_dat_26" BEL
        "tg[2]/adcf_dat_25" BEL "tg[2]/adcf_dat_24" BEL "tg[2]/adcf_dat_23"
        BEL "tg[2]/adcf_dat_22" BEL "tg[2]/adcf_dat_21" BEL
        "tg[2]/adcf_dat_20" BEL "tg[2]/adcf_dat_19" BEL "tg[2]/adcf_dat_15"
        BEL "tg[2]/adcf_dat_14" BEL "tg[2]/adcf_dat_13" BEL
        "tg[2]/adcf_dat_12" BEL "tg[2]/adcf_dat_11" BEL "tg[2]/adcf_dat_10"
        BEL "tg[2]/adcf_dat_9" BEL "tg[2]/adcf_dat_8" BEL "tg[2]/adcf_dat_7"
        BEL "tg[2]/adcf_dat_6" BEL "tg[2]/adcf_dat_5" BEL "tg[2]/adcf_dat_4"
        BEL "tg[2]/adcf_dat_3" BEL "tg[2]/adc_dat_31" BEL "tg[2]/adc_dat_30"
        BEL "tg[2]/adc_dat_29" BEL "tg[2]/adc_dat_28" BEL "tg[2]/adc_dat_27"
        BEL "tg[2]/adc_dat_26" BEL "tg[2]/adc_dat_25" BEL "tg[2]/adc_dat_24"
        BEL "tg[2]/adc_dat_23" BEL "tg[2]/adc_dat_22" BEL "tg[2]/adc_dat_21"
        BEL "tg[2]/adc_dat_20" BEL "tg[2]/adc_dat_19" BEL "tg[2]/adc_dat_18"
        BEL "tg[2]/adc_dat_15" BEL "tg[2]/adc_dat_14" BEL "tg[2]/adc_dat_13"
        BEL "tg[2]/adc_dat_12" BEL "tg[2]/adc_dat_11" BEL "tg[2]/adc_dat_10"
        BEL "tg[2]/adc_dat_9" BEL "tg[2]/adc_dat_8" BEL "tg[2]/adc_dat_7" BEL
        "tg[2]/adc_dat_6" BEL "tg[2]/adc_dat_5" BEL "tg[2]/adc_dat_4" BEL
        "tg[2]/adc_dat_3" BEL "tg[2]/adc_dat_2" BEL "tg[2]/adc_sck_o" BEL
        "tg[2]/acount_5" BEL "tg[2]/acount_4" BEL "tg[2]/acount_3" BEL
        "tg[2]/acount_2" BEL "tg[2]/acount_1" BEL "tg[2]/acount_0" BEL
        "tg[2]/sck_time_1" BEL "tg[2]/sck_time_0" BEL "tg[2]/mtimer_14" BEL
        "tg[2]/mtimer_13" BEL "tg[2]/mtimer_12" BEL "tg[2]/mtimer_11" BEL
        "tg[2]/mtimer_10" BEL "tg[2]/mtimer_9" BEL "tg[2]/mtimer_8" BEL
        "tg[2]/mtimer_7" BEL "tg[2]/mtimer_6" BEL "tg[2]/mtimer_5" BEL
        "tg[2]/mtimer_4" BEL "tg[2]/mtimer_3" BEL "tg[2]/mtimer_2" BEL
        "tg[2]/mtimer_1" BEL "tg[2]/mtimer_0" BEL "tg[2]/mnskip_11" BEL
        "tg[2]/mnskip_10" BEL "tg[2]/mnskip_9" BEL "tg[2]/mnskip_8" BEL
        "tg[2]/mnskip_7" BEL "tg[2]/mnskip_6" BEL "tg[2]/mnskip_5" BEL
        "tg[2]/mnskip_4" BEL "tg[2]/mnskip_3" BEL "tg[2]/mnskip_2" BEL
        "tg[2]/mnskip_1" BEL "tg[2]/mnskip_0" BEL "tg[2]/adc_dat_wr" BEL
        "tg[2]/maxpulses_10" BEL "tg[2]/maxpulses_9" BEL "tg[2]/maxpulses_8"
        BEL "tg[2]/maxpulses_7" BEL "tg[2]/maxpulses_6" BEL
        "tg[2]/maxpulses_5" BEL "tg[2]/maxpulses_4" BEL "tg[2]/maxpulses_3"
        BEL "tg[2]/maxpulses_2" BEL "tg[2]/maxpulses_1" BEL
        "tg[2]/maxpulses_0" BEL "tg[2]/conv_o" BEL "tg[2]/mnpulses_11" BEL
        "tg[2]/mnpulses_10" BEL "tg[2]/mnpulses_9" BEL "tg[2]/mnpulses_8" BEL
        "tg[2]/mnpulses_7" BEL "tg[2]/mnpulses_6" BEL "tg[2]/mnpulses_5" BEL
        "tg[2]/mnpulses_4" BEL "tg[2]/mnpulses_3" BEL "tg[2]/mnpulses_2" BEL
        "tg[2]/mnpulses_1" BEL "tg[2]/mnpulses_0" BEL "tg[2]/mtimer_load" BEL
        "tg[2]/tick_sync7" BEL "tg[2]/tick_sync" BEL "tg[2]/mprescale_3" BEL
        "tg[2]/mprescale_2" BEL "tg[2]/mprescale_1" BEL "tg[2]/mprescale_0"
        BEL "tg[2]/sck_pol" BEL "tg[2]/sdone" BEL "tg[2]/nbits_5" BEL
        "tg[2]/nbits_4" BEL "tg[2]/nbits_3" BEL "tg[2]/nbits_2" BEL
        "tg[2]/nbits_1" BEL "tg[2]/nbits_0" BEL "tg[2]/synssn_o" BEL
        "tg[2]/dacssn_o" BEL "tg[2]/vgassn_o" BEL "tg[2]/sdo_31" BEL
        "tg[2]/sdo_30" BEL "tg[2]/sdo_29" BEL "tg[2]/sdo_28" BEL
        "tg[2]/sdo_27" BEL "tg[2]/sdo_26" BEL "tg[2]/sdo_25" BEL
        "tg[2]/sdo_24" BEL "tg[2]/sdo_23" BEL "tg[2]/sdo_22" BEL
        "tg[2]/sdo_21" BEL "tg[2]/sdo_20" BEL "tg[2]/sdo_19" BEL
        "tg[2]/sdo_18" BEL "tg[2]/sdo_17" BEL "tg[2]/sdo_16" BEL
        "tg[2]/sdo_15" BEL "tg[2]/sdo_14" BEL "tg[2]/sdo_13" BEL
        "tg[2]/sdo_12" BEL "tg[2]/sdo_11" BEL "tg[2]/sdo_10" BEL "tg[2]/sdo_9"
        BEL "tg[2]/sdo_8" BEL "tg[2]/spi_pwr_started" BEL "tg[2]/sck" BEL
        "tg[2]/spi_ext_flag" BEL "tg[2]/spi_freq_started" BEL
        "tg[2]/dacss_dly" BEL "tg[2]/ttimer_14" BEL "tg[2]/ttimer_13" BEL
        "tg[2]/ttimer_12" BEL "tg[2]/ttimer_11" BEL "tg[2]/ttimer_10" BEL
        "tg[2]/ttimer_9" BEL "tg[2]/ttimer_8" BEL "tg[2]/ttimer_7" BEL
        "tg[2]/ttimer_6" BEL "tg[2]/ttimer_5" BEL "tg[2]/ttimer_4" BEL
        "tg[2]/ttimer_3" BEL "tg[2]/ttimer_2" BEL "tg[2]/ttimer_1" BEL
        "tg[2]/ttimer_0" BEL "tg[2]/burst_loaded" BEL "tg[2]/spi_new_pwr" BEL
        "tg[2]/spi_new_freq" BEL "tg[2]/tfetch" BEL "tg[2]/gate" BEL
        "tg[2]/pulse" BEL "tg[2]/tdone" BEL "tg[2]/tstart" BEL
        "tg[2]/ttimer_load" BEL "tg[2]/tnpulses_11" BEL "tg[2]/tnpulses_10"
        BEL "tg[2]/tnpulses_9" BEL "tg[2]/tnpulses_8" BEL "tg[2]/tnpulses_7"
        BEL "tg[2]/tnpulses_6" BEL "tg[2]/tnpulses_5" BEL "tg[2]/tnpulses_4"
        BEL "tg[2]/tnpulses_3" BEL "tg[2]/tnpulses_2" BEL "tg[2]/tnpulses_1"
        BEL "tg[2]/tnpulses_0" BEL "tg[2]/tprescale_3" BEL "tg[2]/tprescale_2"
        BEL "tg[2]/tprescale_1" BEL "tg[2]/tprescale_0" BEL "tg[2]/trig_dly"
        BEL "tg[3]/tstate_FSM_FFd5" BEL "tg[3]/tstate_FSM_FFd6" BEL
        "tg[3]/tstate_FSM_FFd7" BEL "tg[3]/tstate_FSM_FFd8" BEL
        "tg[3]/tstate_FSM_FFd9" BEL "tg[3]/tstate_FSM_FFd12" BEL
        "tg[3]/tstate_FSM_FFd11" BEL "tg[3]/tstate_FSM_FFd13" BEL
        "tg[3]/tstate_FSM_FFd10" BEL "tg[3]/tstate_FSM_FFd4" BEL
        "tg[3]/tstate_FSM_FFd3" BEL "tg[3]/tstate_FSM_FFd2" BEL
        "tg[3]/tstate_FSM_FFd1" BEL "tg[3]/sstate_FSM_FFd9" BEL
        "tg[3]/sstate_FSM_FFd8" BEL "tg[3]/sstate_FSM_FFd7" BEL
        "tg[3]/sstate_FSM_FFd1" BEL "tg[3]/sstate_FSM_FFd12" BEL
        "tg[3]/sstate_FSM_FFd11" BEL "tg[3]/sstate_FSM_FFd13" BEL
        "tg[3]/sstate_FSM_FFd10" BEL "tg[3]/sstate_FSM_FFd6" BEL
        "tg[3]/sstate_FSM_FFd5" BEL "tg[3]/sstate_FSM_FFd4" BEL
        "tg[3]/sstate_FSM_FFd3" BEL "tg[3]/sstate_FSM_FFd2" BEL
        "tg[3]/mstate_FSM_FFd8" BEL "tg[3]/mstate_FSM_FFd7" BEL
        "tg[3]/mstate_FSM_FFd6" BEL "tg[3]/mstate_FSM_FFd5" BEL
        "tg[3]/mstate_FSM_FFd4" BEL "tg[3]/mstate_FSM_FFd3" BEL
        "tg[3]/mstate_FSM_FFd2" BEL "tg[3]/mstate_FSM_FFd1" BEL
        "tg[3]/astate_FSM_FFd1" BEL "tg[3]/astate_FSM_FFd5" BEL
        "tg[3]/astate_FSM_FFd4" BEL "tg[3]/astate_FSM_FFd6" BEL
        "tg[3]/astate_FSM_FFd2" BEL "tg[3]/astate_FSM_FFd3" BEL
        "tg[3]/mwptr_10" BEL "tg[3]/mwptr_9" BEL "tg[3]/mwptr_8" BEL
        "tg[3]/mwptr_7" BEL "tg[3]/mwptr_6" BEL "tg[3]/mwptr_5" BEL
        "tg[3]/mwptr_4" BEL "tg[3]/mwptr_3" BEL "tg[3]/mwptr_2" BEL
        "tg[3]/mwptr_1" BEL "tg[3]/mwptr_0" BEL "tg[3]/mrptr_11" BEL
        "tg[3]/mrptr_10" BEL "tg[3]/mrptr_9" BEL "tg[3]/mrptr_8" BEL
        "tg[3]/mrptr_7" BEL "tg[3]/mrptr_6" BEL "tg[3]/mrptr_5" BEL
        "tg[3]/mrptr_4" BEL "tg[3]/mrptr_3" BEL "tg[3]/mrptr_2" BEL
        "tg[3]/mrptr_1" BEL "tg[3]/mrptr_0" BEL "tg[3]/tiptr_4" BEL
        "tg[3]/tiptr_3" BEL "tg[3]/tiptr_2" BEL "tg[3]/tiptr_1" BEL
        "tg[3]/tiptr_0" BEL "tg[3]/mcount_12" BEL "tg[3]/mcount_11" BEL
        "tg[3]/mcount_10" BEL "tg[3]/mcount_9" BEL "tg[3]/mcount_8" BEL
        "tg[3]/mcount_7" BEL "tg[3]/mcount_6" BEL "tg[3]/mcount_5" BEL
        "tg[3]/mcount_4" BEL "tg[3]/mcount_3" BEL "tg[3]/mcount_2" BEL
        "tg[3]/mcount_1" BEL "tg[3]/mcount_0" BEL "tg[3]/tcount_4" BEL
        "tg[3]/tcount_3" BEL "tg[3]/tcount_2" BEL "tg[3]/tcount_1" BEL
        "tg[3]/tcount_0" BEL "tg[3]/tick_count_2" BEL "tg[3]/tick_count_1" BEL
        "tg[3]/mtimer_count_14" BEL "tg[3]/mtimer_count_13" BEL
        "tg[3]/mtimer_count_12" BEL "tg[3]/mtimer_count_11" BEL
        "tg[3]/mtimer_count_10" BEL "tg[3]/mtimer_count_9" BEL
        "tg[3]/mtimer_count_8" BEL "tg[3]/mtimer_count_7" BEL
        "tg[3]/mtimer_count_6" BEL "tg[3]/mtimer_count_5" BEL
        "tg[3]/mtimer_count_4" BEL "tg[3]/mtimer_count_3" BEL
        "tg[3]/mtimer_count_2" BEL "tg[3]/mtimer_count_1" BEL
        "tg[3]/mtimer_count_0" BEL "tg[3]/tick_count_0" BEL
        "tg[3]/ttimer_count_14" BEL "tg[3]/ttimer_count_13" BEL
        "tg[3]/ttimer_count_12" BEL "tg[3]/ttimer_count_11" BEL
        "tg[3]/ttimer_count_10" BEL "tg[3]/ttimer_count_9" BEL
        "tg[3]/ttimer_count_8" BEL "tg[3]/ttimer_count_7" BEL
        "tg[3]/ttimer_count_6" BEL "tg[3]/ttimer_count_5" BEL
        "tg[3]/ttimer_count_4" BEL "tg[3]/ttimer_count_3" BEL
        "tg[3]/ttimer_count_2" BEL "tg[3]/ttimer_count_1" BEL
        "tg[3]/ttimer_count_0" BEL "tg[3]/toptr_3" BEL "tg[3]/toptr_2" BEL
        "tg[3]/toptr_1" BEL "tg[3]/toptr_0" BEL "tg[3]/Mram_tram31.SLICEM_F"
        BEL "tg[3]/Mram_tram31.SLICEM_G" BEL "tg[3]/Mram_tram30.SLICEM_F" BEL
        "tg[3]/Mram_tram30.SLICEM_G" BEL "tg[3]/Mram_tram29.SLICEM_F" BEL
        "tg[3]/Mram_tram29.SLICEM_G" BEL "tg[3]/Mram_tram28.SLICEM_F" BEL
        "tg[3]/Mram_tram28.SLICEM_G" BEL "tg[3]/Mram_tram27.SLICEM_F" BEL
        "tg[3]/Mram_tram27.SLICEM_G" BEL "tg[3]/Mram_tram25.SLICEM_F" BEL
        "tg[3]/Mram_tram25.SLICEM_G" BEL "tg[3]/Mram_tram24.SLICEM_F" BEL
        "tg[3]/Mram_tram24.SLICEM_G" BEL "tg[3]/Mram_tram26.SLICEM_F" BEL
        "tg[3]/Mram_tram26.SLICEM_G" BEL "tg[3]/Mram_tram23.SLICEM_F" BEL
        "tg[3]/Mram_tram23.SLICEM_G" BEL "tg[3]/Mram_tram22.SLICEM_F" BEL
        "tg[3]/Mram_tram22.SLICEM_G" BEL "tg[3]/Mram_tram21.SLICEM_F" BEL
        "tg[3]/Mram_tram21.SLICEM_G" BEL "tg[3]/Mram_tram20.SLICEM_F" BEL
        "tg[3]/Mram_tram20.SLICEM_G" BEL "tg[3]/Mram_tram19.SLICEM_F" BEL
        "tg[3]/Mram_tram19.SLICEM_G" BEL "tg[3]/Mram_tram18.SLICEM_F" BEL
        "tg[3]/Mram_tram18.SLICEM_G" BEL "tg[3]/Mram_tram16.SLICEM_F" BEL
        "tg[3]/Mram_tram16.SLICEM_G" BEL "tg[3]/Mram_tram15.SLICEM_F" BEL
        "tg[3]/Mram_tram15.SLICEM_G" BEL "tg[3]/Mram_tram17.SLICEM_F" BEL
        "tg[3]/Mram_tram17.SLICEM_G" BEL "tg[3]/Mram_tram14.SLICEM_F" BEL
        "tg[3]/Mram_tram14.SLICEM_G" BEL "tg[3]/Mram_tram13.SLICEM_F" BEL
        "tg[3]/Mram_tram13.SLICEM_G" BEL "tg[3]/Mram_tram12.SLICEM_F" BEL
        "tg[3]/Mram_tram12.SLICEM_G" BEL "tg[3]/Mram_tram11.SLICEM_F" BEL
        "tg[3]/Mram_tram11.SLICEM_G" BEL "tg[3]/Mram_tram10.SLICEM_F" BEL
        "tg[3]/Mram_tram10.SLICEM_G" BEL "tg[3]/Mram_tram9.SLICEM_F" BEL
        "tg[3]/Mram_tram9.SLICEM_G" BEL "tg[3]/Mram_tram7.SLICEM_F" BEL
        "tg[3]/Mram_tram7.SLICEM_G" BEL "tg[3]/Mram_tram6.SLICEM_F" BEL
        "tg[3]/Mram_tram6.SLICEM_G" BEL "tg[3]/Mram_tram8.SLICEM_F" BEL
        "tg[3]/Mram_tram8.SLICEM_G" BEL "tg[3]/Mram_tram5.SLICEM_F" BEL
        "tg[3]/Mram_tram5.SLICEM_G" BEL "tg[3]/Mram_tram4.SLICEM_F" BEL
        "tg[3]/Mram_tram4.SLICEM_G" BEL "tg[3]/Mram_tram3.SLICEM_F" BEL
        "tg[3]/Mram_tram3.SLICEM_G" BEL "tg[3]/Mram_tram2.SLICEM_F" BEL
        "tg[3]/Mram_tram2.SLICEM_G" BEL "tg[3]/Mram_tram1.SLICEM_F" BEL
        "tg[3]/Mram_tram1.SLICEM_G" BEL "tg[3]/last_pwr_5" BEL
        "tg[3]/last_pwr_4" BEL "tg[3]/last_pwr_3" BEL "tg[3]/last_pwr_2" BEL
        "tg[3]/last_pwr_1" BEL "tg[3]/last_pwr_0" BEL "tg[3]/last_freq_6" BEL
        "tg[3]/last_freq_5" BEL "tg[3]/last_freq_4" BEL "tg[3]/last_freq_3"
        BEL "tg[3]/last_freq_2" BEL "tg[3]/last_freq_1" BEL
        "tg[3]/last_freq_0" BEL "tg[3]/tparam4_30" BEL "tg[3]/tparam4_29" BEL
        "tg[3]/tparam4_28" BEL "tg[3]/tparam4_27" BEL "tg[3]/tparam4_26" BEL
        "tg[3]/tparam4_25" BEL "tg[3]/tparam4_24" BEL "tg[3]/tparam4_23" BEL
        "tg[3]/tparam4_22" BEL "tg[3]/tparam4_21" BEL "tg[3]/tparam4_20" BEL
        "tg[3]/tparam4_19" BEL "tg[3]/tparam4_18" BEL "tg[3]/tparam4_17" BEL
        "tg[3]/tparam4_16" BEL "tg[3]/tparam4_15" BEL "tg[3]/tparam4_14" BEL
        "tg[3]/tparam4_13" BEL "tg[3]/tparam4_12" BEL "tg[3]/tparam4_11" BEL
        "tg[3]/tparam4_10" BEL "tg[3]/tparam4_9" BEL "tg[3]/tparam4_8" BEL
        "tg[3]/tparam4_7" BEL "tg[3]/tparam4_6" BEL "tg[3]/tparam4_5" BEL
        "tg[3]/tparam4_4" BEL "tg[3]/tparam4_3" BEL "tg[3]/tparam4_2" BEL
        "tg[3]/tparam4_1" BEL "tg[3]/tparam4_0" BEL "tg[3]/tparam2_30" BEL
        "tg[3]/tparam2_29" BEL "tg[3]/tparam2_28" BEL "tg[3]/tparam2_27" BEL
        "tg[3]/tparam2_26" BEL "tg[3]/tparam2_25" BEL "tg[3]/tparam2_24" BEL
        "tg[3]/tparam2_23" BEL "tg[3]/tparam2_22" BEL "tg[3]/tparam2_21" BEL
        "tg[3]/tparam2_20" BEL "tg[3]/tparam2_19" BEL "tg[3]/tparam2_18" BEL
        "tg[3]/tparam2_17" BEL "tg[3]/tparam2_16" BEL "tg[3]/tparam2_14" BEL
        "tg[3]/tparam2_13" BEL "tg[3]/tparam2_12" BEL "tg[3]/tparam2_11" BEL
        "tg[3]/tparam2_10" BEL "tg[3]/tparam2_9" BEL "tg[3]/tparam2_8" BEL
        "tg[3]/tparam2_7" BEL "tg[3]/tparam2_6" BEL "tg[3]/tparam2_5" BEL
        "tg[3]/tparam2_4" BEL "tg[3]/tparam2_3" BEL "tg[3]/tparam2_2" BEL
        "tg[3]/tparam2_1" BEL "tg[3]/tparam2_0" BEL "tg[3]/tparam1_29" BEL
        "tg[3]/tparam1_28" BEL "tg[3]/tparam1_27" BEL "tg[3]/tparam1_26" BEL
        "tg[3]/tparam1_25" BEL "tg[3]/tparam1_24" BEL "tg[3]/tparam1_23" BEL
        "tg[3]/tparam1_22" BEL "tg[3]/tparam1_21" BEL "tg[3]/tparam1_20" BEL
        "tg[3]/tparam1_19" BEL "tg[3]/tparam1_18" BEL "tg[3]/tparam1_17" BEL
        "tg[3]/tparam1_16" BEL "tg[3]/tparam1_15" BEL "tg[3]/tparam1_14" BEL
        "tg[3]/tparam1_13" BEL "tg[3]/tparam1_12" BEL "tg[3]/tparam1_11" BEL
        "tg[3]/tparam1_10" BEL "tg[3]/tparam1_9" BEL "tg[3]/tparam1_8" BEL
        "tg[3]/tparam1_7" BEL "tg[3]/tparam1_6" BEL "tg[3]/tparam1_5" BEL
        "tg[3]/tparam1_4" BEL "tg[3]/tparam1_3" BEL "tg[3]/tparam1_2" BEL
        "tg[3]/tparam1_1" BEL "tg[3]/tparam1_0" BEL "tg[3]/tparam3_30" BEL
        "tg[3]/tparam3_29" BEL "tg[3]/tparam3_28" BEL "tg[3]/tparam3_27" BEL
        "tg[3]/tparam3_26" BEL "tg[3]/tparam3_25" BEL "tg[3]/tparam3_24" BEL
        "tg[3]/tparam3_23" BEL "tg[3]/tparam3_22" BEL "tg[3]/tparam3_21" BEL
        "tg[3]/tparam3_20" BEL "tg[3]/tparam3_19" BEL "tg[3]/tparam3_18" BEL
        "tg[3]/tparam3_17" BEL "tg[3]/tparam3_16" BEL "tg[3]/tparam3_14" BEL
        "tg[3]/tparam3_13" BEL "tg[3]/tparam3_12" BEL "tg[3]/tparam3_11" BEL
        "tg[3]/tparam3_10" BEL "tg[3]/tparam3_9" BEL "tg[3]/tparam3_8" BEL
        "tg[3]/tparam3_7" BEL "tg[3]/tparam3_6" BEL "tg[3]/tparam3_5" BEL
        "tg[3]/tparam3_4" BEL "tg[3]/tparam3_3" BEL "tg[3]/tparam3_2" BEL
        "tg[3]/tparam3_1" BEL "tg[3]/tparam3_0" BEL "tg[3]/mqueue_rd_dly2" BEL
        "tg[3]/conv_force" BEL "tg[3]/tval_30" BEL "tg[3]/tval_29" BEL
        "tg[3]/tval_28" BEL "tg[3]/tval_27" BEL "tg[3]/tval_26" BEL
        "tg[3]/tval_25" BEL "tg[3]/tval_24" BEL "tg[3]/tval_23" BEL
        "tg[3]/tval_22" BEL "tg[3]/tval_21" BEL "tg[3]/tval_20" BEL
        "tg[3]/tval_19" BEL "tg[3]/tval_18" BEL "tg[3]/tval_17" BEL
        "tg[3]/tval_16" BEL "tg[3]/tval_15" BEL "tg[3]/tval_14" BEL
        "tg[3]/tval_13" BEL "tg[3]/tval_12" BEL "tg[3]/tval_11" BEL
        "tg[3]/tval_10" BEL "tg[3]/tval_9" BEL "tg[3]/tval_8" BEL
        "tg[3]/tval_7" BEL "tg[3]/tval_6" BEL "tg[3]/tval_5" BEL
        "tg[3]/tval_4" BEL "tg[3]/tval_3" BEL "tg[3]/tval_2" BEL
        "tg[3]/tval_1" BEL "tg[3]/tval_0" BEL "tg[3]/tqueue_ld_dly2" BEL
        "tg[3]/mqueue_rd_dly" BEL "tg[3]/tqueue_ld_dly" BEL "tg[3]/tctrl_15"
        BEL "tg[3]/tctrl_14" BEL "tg[3]/tctrl_13" BEL "tg[3]/tctrl_12" BEL
        "tg[3]/tctrl_11" BEL "tg[3]/tctrl_10" BEL "tg[3]/mctrl_15" BEL
        "tg[3]/mctrl_14" BEL "tg[3]/mctrl_12" BEL "tg[3]/mhalf" BEL
        "tg[3]/spi_pwr_flag" BEL "tg[3]/spi_freq_flag" BEL "tg[3]/adcr_dat_31"
        BEL "tg[3]/adcr_dat_30" BEL "tg[3]/adcr_dat_29" BEL
        "tg[3]/adcr_dat_28" BEL "tg[3]/adcr_dat_27" BEL "tg[3]/adcr_dat_26"
        BEL "tg[3]/adcr_dat_25" BEL "tg[3]/adcr_dat_24" BEL
        "tg[3]/adcr_dat_23" BEL "tg[3]/adcr_dat_22" BEL "tg[3]/adcr_dat_21"
        BEL "tg[3]/adcr_dat_20" BEL "tg[3]/adcr_dat_19" BEL
        "tg[3]/adcr_dat_15" BEL "tg[3]/adcr_dat_14" BEL "tg[3]/adcr_dat_13"
        BEL "tg[3]/adcr_dat_12" BEL "tg[3]/adcr_dat_11" BEL
        "tg[3]/adcr_dat_10" BEL "tg[3]/adcr_dat_9" BEL "tg[3]/adcr_dat_8" BEL
        "tg[3]/adcr_dat_7" BEL "tg[3]/adcr_dat_6" BEL "tg[3]/adcr_dat_5" BEL
        "tg[3]/adcr_dat_4" BEL "tg[3]/adcr_dat_3" BEL "tg[3]/adcf_dat_31" BEL
        "tg[3]/adcf_dat_30" BEL "tg[3]/adcf_dat_29" BEL "tg[3]/adcf_dat_28"
        BEL "tg[3]/adcf_dat_27" BEL "tg[3]/adcf_dat_26" BEL
        "tg[3]/adcf_dat_25" BEL "tg[3]/adcf_dat_24" BEL "tg[3]/adcf_dat_23"
        BEL "tg[3]/adcf_dat_22" BEL "tg[3]/adcf_dat_21" BEL
        "tg[3]/adcf_dat_20" BEL "tg[3]/adcf_dat_19" BEL "tg[3]/adcf_dat_15"
        BEL "tg[3]/adcf_dat_14" BEL "tg[3]/adcf_dat_13" BEL
        "tg[3]/adcf_dat_12" BEL "tg[3]/adcf_dat_11" BEL "tg[3]/adcf_dat_10"
        BEL "tg[3]/adcf_dat_9" BEL "tg[3]/adcf_dat_8" BEL "tg[3]/adcf_dat_7"
        BEL "tg[3]/adcf_dat_6" BEL "tg[3]/adcf_dat_5" BEL "tg[3]/adcf_dat_4"
        BEL "tg[3]/adcf_dat_3" BEL "tg[3]/adc_dat_31" BEL "tg[3]/adc_dat_30"
        BEL "tg[3]/adc_dat_29" BEL "tg[3]/adc_dat_28" BEL "tg[3]/adc_dat_27"
        BEL "tg[3]/adc_dat_26" BEL "tg[3]/adc_dat_25" BEL "tg[3]/adc_dat_24"
        BEL "tg[3]/adc_dat_23" BEL "tg[3]/adc_dat_22" BEL "tg[3]/adc_dat_21"
        BEL "tg[3]/adc_dat_20" BEL "tg[3]/adc_dat_19" BEL "tg[3]/adc_dat_18"
        BEL "tg[3]/adc_dat_15" BEL "tg[3]/adc_dat_14" BEL "tg[3]/adc_dat_13"
        BEL "tg[3]/adc_dat_12" BEL "tg[3]/adc_dat_11" BEL "tg[3]/adc_dat_10"
        BEL "tg[3]/adc_dat_9" BEL "tg[3]/adc_dat_8" BEL "tg[3]/adc_dat_7" BEL
        "tg[3]/adc_dat_6" BEL "tg[3]/adc_dat_5" BEL "tg[3]/adc_dat_4" BEL
        "tg[3]/adc_dat_3" BEL "tg[3]/adc_dat_2" BEL "tg[3]/adc_sck_o" BEL
        "tg[3]/acount_5" BEL "tg[3]/acount_4" BEL "tg[3]/acount_3" BEL
        "tg[3]/acount_2" BEL "tg[3]/acount_1" BEL "tg[3]/acount_0" BEL
        "tg[3]/sck_time_1" BEL "tg[3]/sck_time_0" BEL "tg[3]/mtimer_14" BEL
        "tg[3]/mtimer_13" BEL "tg[3]/mtimer_12" BEL "tg[3]/mtimer_11" BEL
        "tg[3]/mtimer_10" BEL "tg[3]/mtimer_9" BEL "tg[3]/mtimer_8" BEL
        "tg[3]/mtimer_7" BEL "tg[3]/mtimer_6" BEL "tg[3]/mtimer_5" BEL
        "tg[3]/mtimer_4" BEL "tg[3]/mtimer_3" BEL "tg[3]/mtimer_2" BEL
        "tg[3]/mtimer_1" BEL "tg[3]/mtimer_0" BEL "tg[3]/mnskip_11" BEL
        "tg[3]/mnskip_10" BEL "tg[3]/mnskip_9" BEL "tg[3]/mnskip_8" BEL
        "tg[3]/mnskip_7" BEL "tg[3]/mnskip_6" BEL "tg[3]/mnskip_5" BEL
        "tg[3]/mnskip_4" BEL "tg[3]/mnskip_3" BEL "tg[3]/mnskip_2" BEL
        "tg[3]/mnskip_1" BEL "tg[3]/mnskip_0" BEL "tg[3]/adc_dat_wr" BEL
        "tg[3]/maxpulses_10" BEL "tg[3]/maxpulses_9" BEL "tg[3]/maxpulses_8"
        BEL "tg[3]/maxpulses_7" BEL "tg[3]/maxpulses_6" BEL
        "tg[3]/maxpulses_5" BEL "tg[3]/maxpulses_4" BEL "tg[3]/maxpulses_3"
        BEL "tg[3]/maxpulses_2" BEL "tg[3]/maxpulses_1" BEL
        "tg[3]/maxpulses_0" BEL "tg[3]/conv_o" BEL "tg[3]/mnpulses_11" BEL
        "tg[3]/mnpulses_10" BEL "tg[3]/mnpulses_9" BEL "tg[3]/mnpulses_8" BEL
        "tg[3]/mnpulses_7" BEL "tg[3]/mnpulses_6" BEL "tg[3]/mnpulses_5" BEL
        "tg[3]/mnpulses_4" BEL "tg[3]/mnpulses_3" BEL "tg[3]/mnpulses_2" BEL
        "tg[3]/mnpulses_1" BEL "tg[3]/mnpulses_0" BEL "tg[3]/mtimer_load" BEL
        "tg[3]/tick_sync7" BEL "tg[3]/tick_sync" BEL "tg[3]/mprescale_3" BEL
        "tg[3]/mprescale_2" BEL "tg[3]/mprescale_1" BEL "tg[3]/mprescale_0"
        BEL "tg[3]/sck_pol" BEL "tg[3]/sdone" BEL "tg[3]/nbits_5" BEL
        "tg[3]/nbits_4" BEL "tg[3]/nbits_3" BEL "tg[3]/nbits_2" BEL
        "tg[3]/nbits_1" BEL "tg[3]/nbits_0" BEL "tg[3]/synssn_o" BEL
        "tg[3]/dacssn_o" BEL "tg[3]/vgassn_o" BEL "tg[3]/sdo_31" BEL
        "tg[3]/sdo_30" BEL "tg[3]/sdo_29" BEL "tg[3]/sdo_28" BEL
        "tg[3]/sdo_27" BEL "tg[3]/sdo_26" BEL "tg[3]/sdo_25" BEL
        "tg[3]/sdo_24" BEL "tg[3]/sdo_23" BEL "tg[3]/sdo_22" BEL
        "tg[3]/sdo_21" BEL "tg[3]/sdo_20" BEL "tg[3]/sdo_19" BEL
        "tg[3]/sdo_18" BEL "tg[3]/sdo_17" BEL "tg[3]/sdo_16" BEL
        "tg[3]/sdo_15" BEL "tg[3]/sdo_14" BEL "tg[3]/sdo_13" BEL
        "tg[3]/sdo_12" BEL "tg[3]/sdo_11" BEL "tg[3]/sdo_10" BEL "tg[3]/sdo_9"
        BEL "tg[3]/sdo_8" BEL "tg[3]/spi_pwr_started" BEL "tg[3]/sck" BEL
        "tg[3]/spi_ext_flag" BEL "tg[3]/spi_freq_started" BEL
        "tg[3]/dacss_dly" BEL "tg[3]/ttimer_14" BEL "tg[3]/ttimer_13" BEL
        "tg[3]/ttimer_12" BEL "tg[3]/ttimer_11" BEL "tg[3]/ttimer_10" BEL
        "tg[3]/ttimer_9" BEL "tg[3]/ttimer_8" BEL "tg[3]/ttimer_7" BEL
        "tg[3]/ttimer_6" BEL "tg[3]/ttimer_5" BEL "tg[3]/ttimer_4" BEL
        "tg[3]/ttimer_3" BEL "tg[3]/ttimer_2" BEL "tg[3]/ttimer_1" BEL
        "tg[3]/ttimer_0" BEL "tg[3]/burst_loaded" BEL "tg[3]/spi_new_pwr" BEL
        "tg[3]/spi_new_freq" BEL "tg[3]/tfetch" BEL "tg[3]/gate" BEL
        "tg[3]/pulse" BEL "tg[3]/tdone" BEL "tg[3]/tstart" BEL
        "tg[3]/ttimer_load" BEL "tg[3]/tnpulses_11" BEL "tg[3]/tnpulses_10"
        BEL "tg[3]/tnpulses_9" BEL "tg[3]/tnpulses_8" BEL "tg[3]/tnpulses_7"
        BEL "tg[3]/tnpulses_6" BEL "tg[3]/tnpulses_5" BEL "tg[3]/tnpulses_4"
        BEL "tg[3]/tnpulses_3" BEL "tg[3]/tnpulses_2" BEL "tg[3]/tnpulses_1"
        BEL "tg[3]/tnpulses_0" BEL "tg[3]/tprescale_3" BEL "tg[3]/tprescale_2"
        BEL "tg[3]/tprescale_1" BEL "tg[3]/tprescale_0" BEL "tg[3]/trig_dly"
        BEL "tg[4]/tstate_FSM_FFd5" BEL "tg[4]/tstate_FSM_FFd6" BEL
        "tg[4]/tstate_FSM_FFd7" BEL "tg[4]/tstate_FSM_FFd8" BEL
        "tg[4]/tstate_FSM_FFd9" BEL "tg[4]/tstate_FSM_FFd12" BEL
        "tg[4]/tstate_FSM_FFd11" BEL "tg[4]/tstate_FSM_FFd13" BEL
        "tg[4]/tstate_FSM_FFd10" BEL "tg[4]/tstate_FSM_FFd4" BEL
        "tg[4]/tstate_FSM_FFd3" BEL "tg[4]/tstate_FSM_FFd2" BEL
        "tg[4]/tstate_FSM_FFd1" BEL "tg[4]/sstate_FSM_FFd9" BEL
        "tg[4]/sstate_FSM_FFd8" BEL "tg[4]/sstate_FSM_FFd7" BEL
        "tg[4]/sstate_FSM_FFd1" BEL "tg[4]/sstate_FSM_FFd12" BEL
        "tg[4]/sstate_FSM_FFd11" BEL "tg[4]/sstate_FSM_FFd13" BEL
        "tg[4]/sstate_FSM_FFd10" BEL "tg[4]/sstate_FSM_FFd6" BEL
        "tg[4]/sstate_FSM_FFd5" BEL "tg[4]/sstate_FSM_FFd4" BEL
        "tg[4]/sstate_FSM_FFd3" BEL "tg[4]/sstate_FSM_FFd2" BEL
        "tg[4]/mstate_FSM_FFd8" BEL "tg[4]/mstate_FSM_FFd7" BEL
        "tg[4]/mstate_FSM_FFd6" BEL "tg[4]/mstate_FSM_FFd5" BEL
        "tg[4]/mstate_FSM_FFd4" BEL "tg[4]/mstate_FSM_FFd3" BEL
        "tg[4]/mstate_FSM_FFd2" BEL "tg[4]/mstate_FSM_FFd1" BEL
        "tg[4]/astate_FSM_FFd1" BEL "tg[4]/astate_FSM_FFd5" BEL
        "tg[4]/astate_FSM_FFd4" BEL "tg[4]/astate_FSM_FFd6" BEL
        "tg[4]/astate_FSM_FFd2" BEL "tg[4]/astate_FSM_FFd3" BEL
        "tg[4]/mwptr_10" BEL "tg[4]/mwptr_9" BEL "tg[4]/mwptr_8" BEL
        "tg[4]/mwptr_7" BEL "tg[4]/mwptr_6" BEL "tg[4]/mwptr_5" BEL
        "tg[4]/mwptr_4" BEL "tg[4]/mwptr_3" BEL "tg[4]/mwptr_2" BEL
        "tg[4]/mwptr_1" BEL "tg[4]/mwptr_0" BEL "tg[4]/mrptr_11" BEL
        "tg[4]/mrptr_10" BEL "tg[4]/mrptr_9" BEL "tg[4]/mrptr_8" BEL
        "tg[4]/mrptr_7" BEL "tg[4]/mrptr_6" BEL "tg[4]/mrptr_5" BEL
        "tg[4]/mrptr_4" BEL "tg[4]/mrptr_3" BEL "tg[4]/mrptr_2" BEL
        "tg[4]/mrptr_1" BEL "tg[4]/mrptr_0" BEL "tg[4]/tiptr_4" BEL
        "tg[4]/tiptr_3" BEL "tg[4]/tiptr_2" BEL "tg[4]/tiptr_1" BEL
        "tg[4]/tiptr_0" BEL "tg[4]/mcount_12" BEL "tg[4]/mcount_11" BEL
        "tg[4]/mcount_10" BEL "tg[4]/mcount_9" BEL "tg[4]/mcount_8" BEL
        "tg[4]/mcount_7" BEL "tg[4]/mcount_6" BEL "tg[4]/mcount_5" BEL
        "tg[4]/mcount_4" BEL "tg[4]/mcount_3" BEL "tg[4]/mcount_2" BEL
        "tg[4]/mcount_1" BEL "tg[4]/mcount_0" BEL "tg[4]/tcount_4" BEL
        "tg[4]/tcount_3" BEL "tg[4]/tcount_2" BEL "tg[4]/tcount_1" BEL
        "tg[4]/tcount_0" BEL "tg[4]/tick_count_2" BEL "tg[4]/tick_count_1" BEL
        "tg[4]/mtimer_count_14" BEL "tg[4]/mtimer_count_13" BEL
        "tg[4]/mtimer_count_12" BEL "tg[4]/mtimer_count_11" BEL
        "tg[4]/mtimer_count_10" BEL "tg[4]/mtimer_count_9" BEL
        "tg[4]/mtimer_count_8" BEL "tg[4]/mtimer_count_7" BEL
        "tg[4]/mtimer_count_6" BEL "tg[4]/mtimer_count_5" BEL
        "tg[4]/mtimer_count_4" BEL "tg[4]/mtimer_count_3" BEL
        "tg[4]/mtimer_count_2" BEL "tg[4]/mtimer_count_1" BEL
        "tg[4]/mtimer_count_0" BEL "tg[4]/tick_count_0" BEL
        "tg[4]/ttimer_count_14" BEL "tg[4]/ttimer_count_13" BEL
        "tg[4]/ttimer_count_12" BEL "tg[4]/ttimer_count_11" BEL
        "tg[4]/ttimer_count_10" BEL "tg[4]/ttimer_count_9" BEL
        "tg[4]/ttimer_count_8" BEL "tg[4]/ttimer_count_7" BEL
        "tg[4]/ttimer_count_6" BEL "tg[4]/ttimer_count_5" BEL
        "tg[4]/ttimer_count_4" BEL "tg[4]/ttimer_count_3" BEL
        "tg[4]/ttimer_count_2" BEL "tg[4]/ttimer_count_1" BEL
        "tg[4]/ttimer_count_0" BEL "tg[4]/toptr_3" BEL "tg[4]/toptr_2" BEL
        "tg[4]/toptr_1" BEL "tg[4]/toptr_0" BEL "tg[4]/Mram_tram31.SLICEM_F"
        BEL "tg[4]/Mram_tram31.SLICEM_G" BEL "tg[4]/Mram_tram30.SLICEM_F" BEL
        "tg[4]/Mram_tram30.SLICEM_G" BEL "tg[4]/Mram_tram29.SLICEM_F" BEL
        "tg[4]/Mram_tram29.SLICEM_G" BEL "tg[4]/Mram_tram28.SLICEM_F" BEL
        "tg[4]/Mram_tram28.SLICEM_G" BEL "tg[4]/Mram_tram27.SLICEM_F" BEL
        "tg[4]/Mram_tram27.SLICEM_G" BEL "tg[4]/Mram_tram25.SLICEM_F" BEL
        "tg[4]/Mram_tram25.SLICEM_G" BEL "tg[4]/Mram_tram24.SLICEM_F" BEL
        "tg[4]/Mram_tram24.SLICEM_G" BEL "tg[4]/Mram_tram26.SLICEM_F" BEL
        "tg[4]/Mram_tram26.SLICEM_G" BEL "tg[4]/Mram_tram23.SLICEM_F" BEL
        "tg[4]/Mram_tram23.SLICEM_G" BEL "tg[4]/Mram_tram22.SLICEM_F" BEL
        "tg[4]/Mram_tram22.SLICEM_G" BEL "tg[4]/Mram_tram21.SLICEM_F" BEL
        "tg[4]/Mram_tram21.SLICEM_G" BEL "tg[4]/Mram_tram20.SLICEM_F" BEL
        "tg[4]/Mram_tram20.SLICEM_G" BEL "tg[4]/Mram_tram19.SLICEM_F" BEL
        "tg[4]/Mram_tram19.SLICEM_G" BEL "tg[4]/Mram_tram18.SLICEM_F" BEL
        "tg[4]/Mram_tram18.SLICEM_G" BEL "tg[4]/Mram_tram16.SLICEM_F" BEL
        "tg[4]/Mram_tram16.SLICEM_G" BEL "tg[4]/Mram_tram15.SLICEM_F" BEL
        "tg[4]/Mram_tram15.SLICEM_G" BEL "tg[4]/Mram_tram17.SLICEM_F" BEL
        "tg[4]/Mram_tram17.SLICEM_G" BEL "tg[4]/Mram_tram14.SLICEM_F" BEL
        "tg[4]/Mram_tram14.SLICEM_G" BEL "tg[4]/Mram_tram13.SLICEM_F" BEL
        "tg[4]/Mram_tram13.SLICEM_G" BEL "tg[4]/Mram_tram12.SLICEM_F" BEL
        "tg[4]/Mram_tram12.SLICEM_G" BEL "tg[4]/Mram_tram11.SLICEM_F" BEL
        "tg[4]/Mram_tram11.SLICEM_G" BEL "tg[4]/Mram_tram10.SLICEM_F" BEL
        "tg[4]/Mram_tram10.SLICEM_G" BEL "tg[4]/Mram_tram9.SLICEM_F" BEL
        "tg[4]/Mram_tram9.SLICEM_G" BEL "tg[4]/Mram_tram7.SLICEM_F" BEL
        "tg[4]/Mram_tram7.SLICEM_G" BEL "tg[4]/Mram_tram6.SLICEM_F" BEL
        "tg[4]/Mram_tram6.SLICEM_G" BEL "tg[4]/Mram_tram8.SLICEM_F" BEL
        "tg[4]/Mram_tram8.SLICEM_G" BEL "tg[4]/Mram_tram5.SLICEM_F" BEL
        "tg[4]/Mram_tram5.SLICEM_G" BEL "tg[4]/Mram_tram4.SLICEM_F" BEL
        "tg[4]/Mram_tram4.SLICEM_G" BEL "tg[4]/Mram_tram3.SLICEM_F" BEL
        "tg[4]/Mram_tram3.SLICEM_G" BEL "tg[4]/Mram_tram2.SLICEM_F" BEL
        "tg[4]/Mram_tram2.SLICEM_G" BEL "tg[4]/Mram_tram1.SLICEM_F" BEL
        "tg[4]/Mram_tram1.SLICEM_G" BEL "tg[4]/last_pwr_5" BEL
        "tg[4]/last_pwr_4" BEL "tg[4]/last_pwr_3" BEL "tg[4]/last_pwr_2" BEL
        "tg[4]/last_pwr_1" BEL "tg[4]/last_pwr_0" BEL "tg[4]/last_freq_6" BEL
        "tg[4]/last_freq_5" BEL "tg[4]/last_freq_4" BEL "tg[4]/last_freq_3"
        BEL "tg[4]/last_freq_2" BEL "tg[4]/last_freq_1" BEL
        "tg[4]/last_freq_0" BEL "tg[4]/tparam4_30" BEL "tg[4]/tparam4_29" BEL
        "tg[4]/tparam4_28" BEL "tg[4]/tparam4_27" BEL "tg[4]/tparam4_26" BEL
        "tg[4]/tparam4_25" BEL "tg[4]/tparam4_24" BEL "tg[4]/tparam4_23" BEL
        "tg[4]/tparam4_22" BEL "tg[4]/tparam4_21" BEL "tg[4]/tparam4_20" BEL
        "tg[4]/tparam4_19" BEL "tg[4]/tparam4_18" BEL "tg[4]/tparam4_17" BEL
        "tg[4]/tparam4_16" BEL "tg[4]/tparam4_15" BEL "tg[4]/tparam4_14" BEL
        "tg[4]/tparam4_13" BEL "tg[4]/tparam4_12" BEL "tg[4]/tparam4_11" BEL
        "tg[4]/tparam4_10" BEL "tg[4]/tparam4_9" BEL "tg[4]/tparam4_8" BEL
        "tg[4]/tparam4_7" BEL "tg[4]/tparam4_6" BEL "tg[4]/tparam4_5" BEL
        "tg[4]/tparam4_4" BEL "tg[4]/tparam4_3" BEL "tg[4]/tparam4_2" BEL
        "tg[4]/tparam4_1" BEL "tg[4]/tparam4_0" BEL "tg[4]/tparam2_30" BEL
        "tg[4]/tparam2_29" BEL "tg[4]/tparam2_28" BEL "tg[4]/tparam2_27" BEL
        "tg[4]/tparam2_26" BEL "tg[4]/tparam2_25" BEL "tg[4]/tparam2_24" BEL
        "tg[4]/tparam2_23" BEL "tg[4]/tparam2_22" BEL "tg[4]/tparam2_21" BEL
        "tg[4]/tparam2_20" BEL "tg[4]/tparam2_19" BEL "tg[4]/tparam2_18" BEL
        "tg[4]/tparam2_17" BEL "tg[4]/tparam2_16" BEL "tg[4]/tparam2_14" BEL
        "tg[4]/tparam2_13" BEL "tg[4]/tparam2_12" BEL "tg[4]/tparam2_11" BEL
        "tg[4]/tparam2_10" BEL "tg[4]/tparam2_9" BEL "tg[4]/tparam2_8" BEL
        "tg[4]/tparam2_7" BEL "tg[4]/tparam2_6" BEL "tg[4]/tparam2_5" BEL
        "tg[4]/tparam2_4" BEL "tg[4]/tparam2_3" BEL "tg[4]/tparam2_2" BEL
        "tg[4]/tparam2_1" BEL "tg[4]/tparam2_0" BEL "tg[4]/tparam1_29" BEL
        "tg[4]/tparam1_28" BEL "tg[4]/tparam1_27" BEL "tg[4]/tparam1_26" BEL
        "tg[4]/tparam1_25" BEL "tg[4]/tparam1_24" BEL "tg[4]/tparam1_23" BEL
        "tg[4]/tparam1_22" BEL "tg[4]/tparam1_21" BEL "tg[4]/tparam1_20" BEL
        "tg[4]/tparam1_19" BEL "tg[4]/tparam1_18" BEL "tg[4]/tparam1_17" BEL
        "tg[4]/tparam1_16" BEL "tg[4]/tparam1_15" BEL "tg[4]/tparam1_14" BEL
        "tg[4]/tparam1_13" BEL "tg[4]/tparam1_12" BEL "tg[4]/tparam1_11" BEL
        "tg[4]/tparam1_10" BEL "tg[4]/tparam1_9" BEL "tg[4]/tparam1_8" BEL
        "tg[4]/tparam1_7" BEL "tg[4]/tparam1_6" BEL "tg[4]/tparam1_5" BEL
        "tg[4]/tparam1_4" BEL "tg[4]/tparam1_3" BEL "tg[4]/tparam1_2" BEL
        "tg[4]/tparam1_1" BEL "tg[4]/tparam1_0" BEL "tg[4]/tparam3_30" BEL
        "tg[4]/tparam3_29" BEL "tg[4]/tparam3_28" BEL "tg[4]/tparam3_27" BEL
        "tg[4]/tparam3_26" BEL "tg[4]/tparam3_25" BEL "tg[4]/tparam3_24" BEL
        "tg[4]/tparam3_23" BEL "tg[4]/tparam3_22" BEL "tg[4]/tparam3_21" BEL
        "tg[4]/tparam3_20" BEL "tg[4]/tparam3_19" BEL "tg[4]/tparam3_18" BEL
        "tg[4]/tparam3_17" BEL "tg[4]/tparam3_16" BEL "tg[4]/tparam3_14" BEL
        "tg[4]/tparam3_13" BEL "tg[4]/tparam3_12" BEL "tg[4]/tparam3_11" BEL
        "tg[4]/tparam3_10" BEL "tg[4]/tparam3_9" BEL "tg[4]/tparam3_8" BEL
        "tg[4]/tparam3_7" BEL "tg[4]/tparam3_6" BEL "tg[4]/tparam3_5" BEL
        "tg[4]/tparam3_4" BEL "tg[4]/tparam3_3" BEL "tg[4]/tparam3_2" BEL
        "tg[4]/tparam3_1" BEL "tg[4]/tparam3_0" BEL "tg[4]/mqueue_rd_dly2" BEL
        "tg[4]/conv_force" BEL "tg[4]/tval_30" BEL "tg[4]/tval_29" BEL
        "tg[4]/tval_28" BEL "tg[4]/tval_27" BEL "tg[4]/tval_26" BEL
        "tg[4]/tval_25" BEL "tg[4]/tval_24" BEL "tg[4]/tval_23" BEL
        "tg[4]/tval_22" BEL "tg[4]/tval_21" BEL "tg[4]/tval_20" BEL
        "tg[4]/tval_19" BEL "tg[4]/tval_18" BEL "tg[4]/tval_17" BEL
        "tg[4]/tval_16" BEL "tg[4]/tval_15" BEL "tg[4]/tval_14" BEL
        "tg[4]/tval_13" BEL "tg[4]/tval_12" BEL "tg[4]/tval_11" BEL
        "tg[4]/tval_10" BEL "tg[4]/tval_9" BEL "tg[4]/tval_8" BEL
        "tg[4]/tval_7" BEL "tg[4]/tval_6" BEL "tg[4]/tval_5" BEL
        "tg[4]/tval_4" BEL "tg[4]/tval_3" BEL "tg[4]/tval_2" BEL
        "tg[4]/tval_1" BEL "tg[4]/tval_0" BEL "tg[4]/tqueue_ld_dly2" BEL
        "tg[4]/mqueue_rd_dly" BEL "tg[4]/tqueue_ld_dly" BEL "tg[4]/tctrl_15"
        BEL "tg[4]/tctrl_14" BEL "tg[4]/tctrl_13" BEL "tg[4]/tctrl_12" BEL
        "tg[4]/tctrl_11" BEL "tg[4]/tctrl_10" BEL "tg[4]/mctrl_15" BEL
        "tg[4]/mctrl_14" BEL "tg[4]/mctrl_12" BEL "tg[4]/mhalf" BEL
        "tg[4]/spi_pwr_flag" BEL "tg[4]/spi_freq_flag" BEL "tg[4]/adcr_dat_31"
        BEL "tg[4]/adcr_dat_30" BEL "tg[4]/adcr_dat_29" BEL
        "tg[4]/adcr_dat_28" BEL "tg[4]/adcr_dat_27" BEL "tg[4]/adcr_dat_26"
        BEL "tg[4]/adcr_dat_25" BEL "tg[4]/adcr_dat_24" BEL
        "tg[4]/adcr_dat_23" BEL "tg[4]/adcr_dat_22" BEL "tg[4]/adcr_dat_21"
        BEL "tg[4]/adcr_dat_20" BEL "tg[4]/adcr_dat_19" BEL
        "tg[4]/adcr_dat_15" BEL "tg[4]/adcr_dat_14" BEL "tg[4]/adcr_dat_13"
        BEL "tg[4]/adcr_dat_12" BEL "tg[4]/adcr_dat_11" BEL
        "tg[4]/adcr_dat_10" BEL "tg[4]/adcr_dat_9" BEL "tg[4]/adcr_dat_8" BEL
        "tg[4]/adcr_dat_7" BEL "tg[4]/adcr_dat_6" BEL "tg[4]/adcr_dat_5" BEL
        "tg[4]/adcr_dat_4" BEL "tg[4]/adcr_dat_3" BEL "tg[4]/adcf_dat_31" BEL
        "tg[4]/adcf_dat_30" BEL "tg[4]/adcf_dat_29" BEL "tg[4]/adcf_dat_28"
        BEL "tg[4]/adcf_dat_27" BEL "tg[4]/adcf_dat_26" BEL
        "tg[4]/adcf_dat_25" BEL "tg[4]/adcf_dat_24" BEL "tg[4]/adcf_dat_23"
        BEL "tg[4]/adcf_dat_22" BEL "tg[4]/adcf_dat_21" BEL
        "tg[4]/adcf_dat_20" BEL "tg[4]/adcf_dat_19" BEL "tg[4]/adcf_dat_15"
        BEL "tg[4]/adcf_dat_14" BEL "tg[4]/adcf_dat_13" BEL
        "tg[4]/adcf_dat_12" BEL "tg[4]/adcf_dat_11" BEL "tg[4]/adcf_dat_10"
        BEL "tg[4]/adcf_dat_9" BEL "tg[4]/adcf_dat_8" BEL "tg[4]/adcf_dat_7"
        BEL "tg[4]/adcf_dat_6" BEL "tg[4]/adcf_dat_5" BEL "tg[4]/adcf_dat_4"
        BEL "tg[4]/adcf_dat_3" BEL "tg[4]/adc_dat_31" BEL "tg[4]/adc_dat_30"
        BEL "tg[4]/adc_dat_29" BEL "tg[4]/adc_dat_28" BEL "tg[4]/adc_dat_27"
        BEL "tg[4]/adc_dat_26" BEL "tg[4]/adc_dat_25" BEL "tg[4]/adc_dat_24"
        BEL "tg[4]/adc_dat_23" BEL "tg[4]/adc_dat_22" BEL "tg[4]/adc_dat_21"
        BEL "tg[4]/adc_dat_20" BEL "tg[4]/adc_dat_19" BEL "tg[4]/adc_dat_18"
        BEL "tg[4]/adc_dat_15" BEL "tg[4]/adc_dat_14" BEL "tg[4]/adc_dat_13"
        BEL "tg[4]/adc_dat_12" BEL "tg[4]/adc_dat_11" BEL "tg[4]/adc_dat_10"
        BEL "tg[4]/adc_dat_9" BEL "tg[4]/adc_dat_8" BEL "tg[4]/adc_dat_7" BEL
        "tg[4]/adc_dat_6" BEL "tg[4]/adc_dat_5" BEL "tg[4]/adc_dat_4" BEL
        "tg[4]/adc_dat_3" BEL "tg[4]/adc_dat_2" BEL "tg[4]/adc_sck_o" BEL
        "tg[4]/acount_5" BEL "tg[4]/acount_4" BEL "tg[4]/acount_3" BEL
        "tg[4]/acount_2" BEL "tg[4]/acount_1" BEL "tg[4]/acount_0" BEL
        "tg[4]/sck_time_1" BEL "tg[4]/sck_time_0" BEL "tg[4]/mtimer_14" BEL
        "tg[4]/mtimer_13" BEL "tg[4]/mtimer_12" BEL "tg[4]/mtimer_11" BEL
        "tg[4]/mtimer_10" BEL "tg[4]/mtimer_9" BEL "tg[4]/mtimer_8" BEL
        "tg[4]/mtimer_7" BEL "tg[4]/mtimer_6" BEL "tg[4]/mtimer_5" BEL
        "tg[4]/mtimer_4" BEL "tg[4]/mtimer_3" BEL "tg[4]/mtimer_2" BEL
        "tg[4]/mtimer_1" BEL "tg[4]/mtimer_0" BEL "tg[4]/mnskip_11" BEL
        "tg[4]/mnskip_10" BEL "tg[4]/mnskip_9" BEL "tg[4]/mnskip_8" BEL
        "tg[4]/mnskip_7" BEL "tg[4]/mnskip_6" BEL "tg[4]/mnskip_5" BEL
        "tg[4]/mnskip_4" BEL "tg[4]/mnskip_3" BEL "tg[4]/mnskip_2" BEL
        "tg[4]/mnskip_1" BEL "tg[4]/mnskip_0" BEL "tg[4]/adc_dat_wr" BEL
        "tg[4]/maxpulses_10" BEL "tg[4]/maxpulses_9" BEL "tg[4]/maxpulses_8"
        BEL "tg[4]/maxpulses_7" BEL "tg[4]/maxpulses_6" BEL
        "tg[4]/maxpulses_5" BEL "tg[4]/maxpulses_4" BEL "tg[4]/maxpulses_3"
        BEL "tg[4]/maxpulses_2" BEL "tg[4]/maxpulses_1" BEL
        "tg[4]/maxpulses_0" BEL "tg[4]/conv_o" BEL "tg[4]/mnpulses_11" BEL
        "tg[4]/mnpulses_10" BEL "tg[4]/mnpulses_9" BEL "tg[4]/mnpulses_8" BEL
        "tg[4]/mnpulses_7" BEL "tg[4]/mnpulses_6" BEL "tg[4]/mnpulses_5" BEL
        "tg[4]/mnpulses_4" BEL "tg[4]/mnpulses_3" BEL "tg[4]/mnpulses_2" BEL
        "tg[4]/mnpulses_1" BEL "tg[4]/mnpulses_0" BEL "tg[4]/mtimer_load" BEL
        "tg[4]/tick_sync7" BEL "tg[4]/tick_sync" BEL "tg[4]/mprescale_3" BEL
        "tg[4]/mprescale_2" BEL "tg[4]/mprescale_1" BEL "tg[4]/mprescale_0"
        BEL "tg[4]/sck_pol" BEL "tg[4]/sdone" BEL "tg[4]/nbits_5" BEL
        "tg[4]/nbits_4" BEL "tg[4]/nbits_3" BEL "tg[4]/nbits_2" BEL
        "tg[4]/nbits_1" BEL "tg[4]/nbits_0" BEL "tg[4]/synssn_o" BEL
        "tg[4]/dacssn_o" BEL "tg[4]/vgassn_o" BEL "tg[4]/sdo_31" BEL
        "tg[4]/sdo_30" BEL "tg[4]/sdo_29" BEL "tg[4]/sdo_28" BEL
        "tg[4]/sdo_27" BEL "tg[4]/sdo_26" BEL "tg[4]/sdo_25" BEL
        "tg[4]/sdo_24" BEL "tg[4]/sdo_23" BEL "tg[4]/sdo_22" BEL
        "tg[4]/sdo_21" BEL "tg[4]/sdo_20" BEL "tg[4]/sdo_19" BEL
        "tg[4]/sdo_18" BEL "tg[4]/sdo_17" BEL "tg[4]/sdo_16" BEL
        "tg[4]/sdo_15" BEL "tg[4]/sdo_14" BEL "tg[4]/sdo_13" BEL
        "tg[4]/sdo_12" BEL "tg[4]/sdo_11" BEL "tg[4]/sdo_10" BEL "tg[4]/sdo_9"
        BEL "tg[4]/sdo_8" BEL "tg[4]/spi_pwr_started" BEL "tg[4]/sck" BEL
        "tg[4]/spi_ext_flag" BEL "tg[4]/spi_freq_started" BEL
        "tg[4]/dacss_dly" BEL "tg[4]/ttimer_14" BEL "tg[4]/ttimer_13" BEL
        "tg[4]/ttimer_12" BEL "tg[4]/ttimer_11" BEL "tg[4]/ttimer_10" BEL
        "tg[4]/ttimer_9" BEL "tg[4]/ttimer_8" BEL "tg[4]/ttimer_7" BEL
        "tg[4]/ttimer_6" BEL "tg[4]/ttimer_5" BEL "tg[4]/ttimer_4" BEL
        "tg[4]/ttimer_3" BEL "tg[4]/ttimer_2" BEL "tg[4]/ttimer_1" BEL
        "tg[4]/ttimer_0" BEL "tg[4]/burst_loaded" BEL "tg[4]/spi_new_pwr" BEL
        "tg[4]/spi_new_freq" BEL "tg[4]/tfetch" BEL "tg[4]/gate" BEL
        "tg[4]/pulse" BEL "tg[4]/tdone" BEL "tg[4]/tstart" BEL
        "tg[4]/ttimer_load" BEL "tg[4]/tnpulses_11" BEL "tg[4]/tnpulses_10"
        BEL "tg[4]/tnpulses_9" BEL "tg[4]/tnpulses_8" BEL "tg[4]/tnpulses_7"
        BEL "tg[4]/tnpulses_6" BEL "tg[4]/tnpulses_5" BEL "tg[4]/tnpulses_4"
        BEL "tg[4]/tnpulses_3" BEL "tg[4]/tnpulses_2" BEL "tg[4]/tnpulses_1"
        BEL "tg[4]/tnpulses_0" BEL "tg[4]/tprescale_3" BEL "tg[4]/tprescale_2"
        BEL "tg[4]/tprescale_1" BEL "tg[4]/tprescale_0" BEL "tg[4]/trig_dly"
        BEL "Mshreg_tg_1" BEL "tg_1" BEL "Mshreg_tg_11" BEL "tg_11" BEL
        "Mshreg_tg_12" BEL "tg_12" BEL "Mshreg_tg_13" BEL "tg_13" BEL
        "Mshreg_tg_2" BEL "tg_2" BEL "Mshreg_tg_21" BEL "tg_21" BEL
        "Mshreg_tg_22" BEL "tg_22" BEL "Mshreg_tg_23" BEL "tg_23" BEL
        "Mshreg_tg_3" BEL "tg_3" BEL "Mshreg_tg_31" BEL "tg_31" BEL
        "Mshreg_tg_32" BEL "tg_32" BEL "Mshreg_tg_33" BEL "tg_33" BEL
        "Mshreg_tg_4" BEL "tg_4" BEL "Mshreg_tg_41" BEL "tg_41" BEL
        "Mshreg_tg_42" BEL "tg_42" BEL "Mshreg_tg_43" BEL "tg_43" BEL
        "FPGA_CLK" PIN "tg[1]/mfifo[0]_pins<19>" PIN "tg[1]/mfifo[0]_pins<20>"
        PIN "tg[1]/mfifo[0]_pins<19>" PIN "tg[1]/mfifo[0]_pins<20>" PIN
        "tg[1]/mfifo[1]_pins<19>" PIN "tg[1]/mfifo[1]_pins<20>" PIN
        "tg[1]/mfifo[1]_pins<19>" PIN "tg[1]/mfifo[1]_pins<20>" PIN
        "tg[1]/mfifo[2]_pins<19>" PIN "tg[1]/mfifo[2]_pins<20>" PIN
        "tg[1]/mfifo[2]_pins<19>" PIN "tg[1]/mfifo[2]_pins<20>" PIN
        "tg[1]/mfifo[3]_pins<19>" PIN "tg[1]/mfifo[3]_pins<20>" PIN
        "tg[1]/mfifo[3]_pins<19>" PIN "tg[1]/mfifo[3]_pins<20>" PIN
        "tg[2]/mfifo[0]_pins<19>" PIN "tg[2]/mfifo[0]_pins<20>" PIN
        "tg[2]/mfifo[0]_pins<19>" PIN "tg[2]/mfifo[0]_pins<20>" PIN
        "tg[2]/mfifo[1]_pins<19>" PIN "tg[2]/mfifo[1]_pins<20>" PIN
        "tg[2]/mfifo[1]_pins<19>" PIN "tg[2]/mfifo[1]_pins<20>" PIN
        "tg[2]/mfifo[2]_pins<19>" PIN "tg[2]/mfifo[2]_pins<20>" PIN
        "tg[2]/mfifo[2]_pins<19>" PIN "tg[2]/mfifo[2]_pins<20>" PIN
        "tg[2]/mfifo[3]_pins<19>" PIN "tg[2]/mfifo[3]_pins<20>" PIN
        "tg[2]/mfifo[3]_pins<19>" PIN "tg[2]/mfifo[3]_pins<20>" PIN
        "tg[3]/mfifo[0]_pins<19>" PIN "tg[3]/mfifo[0]_pins<20>" PIN
        "tg[3]/mfifo[0]_pins<19>" PIN "tg[3]/mfifo[0]_pins<20>" PIN
        "tg[3]/mfifo[1]_pins<19>" PIN "tg[3]/mfifo[1]_pins<20>" PIN
        "tg[3]/mfifo[1]_pins<19>" PIN "tg[3]/mfifo[1]_pins<20>" PIN
        "tg[3]/mfifo[2]_pins<19>" PIN "tg[3]/mfifo[2]_pins<20>" PIN
        "tg[3]/mfifo[2]_pins<19>" PIN "tg[3]/mfifo[2]_pins<20>" PIN
        "tg[3]/mfifo[3]_pins<19>" PIN "tg[3]/mfifo[3]_pins<20>" PIN
        "tg[3]/mfifo[3]_pins<19>" PIN "tg[3]/mfifo[3]_pins<20>" PIN
        "tg[4]/mfifo[0]_pins<19>" PIN "tg[4]/mfifo[0]_pins<20>" PIN
        "tg[4]/mfifo[0]_pins<19>" PIN "tg[4]/mfifo[0]_pins<20>" PIN
        "tg[4]/mfifo[1]_pins<19>" PIN "tg[4]/mfifo[1]_pins<20>" PIN
        "tg[4]/mfifo[1]_pins<19>" PIN "tg[4]/mfifo[1]_pins<20>" PIN
        "tg[4]/mfifo[2]_pins<19>" PIN "tg[4]/mfifo[2]_pins<20>" PIN
        "tg[4]/mfifo[2]_pins<19>" PIN "tg[4]/mfifo[2]_pins<20>" PIN
        "tg[4]/mfifo[3]_pins<19>" PIN "tg[4]/mfifo[3]_pins<20>" PIN
        "tg[4]/mfifo[3]_pins<19>" PIN "tg[4]/mfifo[3]_pins<20>";
TIMEGRP clk10_speed = BEL "gen" BEL "led" BEL "led_holdoff" BEL "filter[1]/O"
        BEL "filter[2]/O" BEL "filter[3]/O" BEL "filter[4]/O" BEL
        "gprescale_0" BEL "gprescale_1" BEL "gprescale_2" BEL "gprescale_3"
        BEL "gprescale_4" BEL "gprescale_7" BEL "gprescale_5" BEL
        "gprescale_6" BEL "gprescale_10" BEL "gprescale_8" BEL "gprescale_9"
        BEL "gprescale_13" BEL "gprescale_11" BEL "gprescale_12" BEL
        "led_timer_0" BEL "led_timer_1" BEL "led_timer_2" BEL "led_timer_3"
        BEL "led_timer_4" BEL "led_timer_5" BEL "led_timer_6" BEL
        "led_timer_7" BEL "led_timer_8" BEL "led_timer_9" BEL "led_timer_10"
        BEL "filter[1]/tf_0" BEL "filter[1]/tf_1" BEL "filter[1]/tf_2" BEL
        "filter[1]/tf_3" BEL "filter[1]/tf_4" BEL "filter[1]/tf_5" BEL
        "filter[1]/tf_6" BEL "filter[1]/tf_7" BEL "filter[1]/tf_8" BEL
        "filter[1]/tf_9" BEL "filter[1]/tf_10" BEL "filter[1]/tf_11" BEL
        "filter[1]/tf_12" BEL "filter[1]/tf_13" BEL "filter[1]/tf_14" BEL
        "filter[1]/tf_15" BEL "filter[2]/tf_0" BEL "filter[2]/tf_1" BEL
        "filter[2]/tf_2" BEL "filter[2]/tf_3" BEL "filter[2]/tf_4" BEL
        "filter[2]/tf_5" BEL "filter[2]/tf_6" BEL "filter[2]/tf_7" BEL
        "filter[2]/tf_8" BEL "filter[2]/tf_9" BEL "filter[2]/tf_10" BEL
        "filter[2]/tf_11" BEL "filter[2]/tf_12" BEL "filter[2]/tf_13" BEL
        "filter[2]/tf_14" BEL "filter[2]/tf_15" BEL "filter[4]/tf_0" BEL
        "filter[4]/tf_1" BEL "filter[4]/tf_2" BEL "filter[4]/tf_3" BEL
        "filter[4]/tf_4" BEL "filter[4]/tf_5" BEL "filter[4]/tf_6" BEL
        "filter[4]/tf_7" BEL "filter[4]/tf_8" BEL "filter[4]/tf_9" BEL
        "filter[4]/tf_10" BEL "filter[4]/tf_11" BEL "filter[4]/tf_12" BEL
        "filter[4]/tf_13" BEL "filter[4]/tf_14" BEL "filter[4]/tf_15" BEL
        "gcount_0" BEL "gcount_1" BEL "gcount_2" BEL "gcount_3" BEL "gcount_4"
        BEL "gcount_5" BEL "gcount_6" BEL "gcount_7" BEL "filter[3]/tf_0" BEL
        "filter[3]/tf_1" BEL "filter[3]/tf_2" BEL "filter[3]/tf_3" BEL
        "filter[3]/tf_4" BEL "filter[3]/tf_5" BEL "filter[3]/tf_6" BEL
        "filter[3]/tf_7" BEL "filter[3]/tf_8" BEL "filter[3]/tf_9" BEL
        "filter[3]/tf_10" BEL "filter[3]/tf_11" BEL "filter[3]/tf_12" BEL
        "filter[3]/tf_13" BEL "filter[3]/tf_14" BEL "filter[3]/tf_15";
TIMEGRP spi_speed = BEL "SPI_ACCESS_inst" BEL "tg[1]/sdo_in_23" BEL
        "tg[1]/sdo_in_22" BEL "tg[1]/sdo_in_21" BEL "tg[1]/sdo_in_20" BEL
        "tg[1]/sdo_in_19" BEL "tg[1]/sdo_in_18" BEL "tg[1]/sdo_in_17" BEL
        "tg[1]/sdo_in_16" BEL "tg[1]/sdo_in_15" BEL "tg[1]/sdo_in_14" BEL
        "tg[1]/sdo_in_13" BEL "tg[1]/sdo_in_12" BEL "tg[1]/sdo_in_11" BEL
        "tg[1]/sdo_in_10" BEL "tg[1]/sdo_in_9" BEL "tg[1]/sdo_in_8" BEL
        "tg[1]/sdo_in_7" BEL "tg[1]/sdo_in_6" BEL "tg[1]/sdo_in_5" BEL
        "tg[1]/sdo_in_4" BEL "tg[1]/sdo_in_3" BEL "tg[1]/sdo_in_2" BEL
        "tg[1]/sdo_in_1" BEL "tg[1]/sdo_in_0" BEL "tg[2]/sdo_in_23" BEL
        "tg[2]/sdo_in_22" BEL "tg[2]/sdo_in_21" BEL "tg[2]/sdo_in_20" BEL
        "tg[2]/sdo_in_19" BEL "tg[2]/sdo_in_18" BEL "tg[2]/sdo_in_17" BEL
        "tg[2]/sdo_in_16" BEL "tg[2]/sdo_in_15" BEL "tg[2]/sdo_in_14" BEL
        "tg[2]/sdo_in_13" BEL "tg[2]/sdo_in_12" BEL "tg[2]/sdo_in_11" BEL
        "tg[2]/sdo_in_10" BEL "tg[2]/sdo_in_9" BEL "tg[2]/sdo_in_8" BEL
        "tg[2]/sdo_in_7" BEL "tg[2]/sdo_in_6" BEL "tg[2]/sdo_in_5" BEL
        "tg[2]/sdo_in_4" BEL "tg[2]/sdo_in_3" BEL "tg[2]/sdo_in_2" BEL
        "tg[2]/sdo_in_1" BEL "tg[2]/sdo_in_0" BEL "tg[3]/sdo_in_23" BEL
        "tg[3]/sdo_in_22" BEL "tg[3]/sdo_in_21" BEL "tg[3]/sdo_in_20" BEL
        "tg[3]/sdo_in_19" BEL "tg[3]/sdo_in_18" BEL "tg[3]/sdo_in_17" BEL
        "tg[3]/sdo_in_16" BEL "tg[3]/sdo_in_15" BEL "tg[3]/sdo_in_14" BEL
        "tg[3]/sdo_in_13" BEL "tg[3]/sdo_in_12" BEL "tg[3]/sdo_in_11" BEL
        "tg[3]/sdo_in_10" BEL "tg[3]/sdo_in_9" BEL "tg[3]/sdo_in_8" BEL
        "tg[3]/sdo_in_7" BEL "tg[3]/sdo_in_6" BEL "tg[3]/sdo_in_5" BEL
        "tg[3]/sdo_in_4" BEL "tg[3]/sdo_in_3" BEL "tg[3]/sdo_in_2" BEL
        "tg[3]/sdo_in_1" BEL "tg[3]/sdo_in_0" BEL "tg[4]/sdo_in_23" BEL
        "tg[4]/sdo_in_22" BEL "tg[4]/sdo_in_21" BEL "tg[4]/sdo_in_20" BEL
        "tg[4]/sdo_in_19" BEL "tg[4]/sdo_in_18" BEL "tg[4]/sdo_in_17" BEL
        "tg[4]/sdo_in_16" BEL "tg[4]/sdo_in_15" BEL "tg[4]/sdo_in_14" BEL
        "tg[4]/sdo_in_13" BEL "tg[4]/sdo_in_12" BEL "tg[4]/sdo_in_11" BEL
        "tg[4]/sdo_in_10" BEL "tg[4]/sdo_in_9" BEL "tg[4]/sdo_in_8" BEL
        "tg[4]/sdo_in_7" BEL "tg[4]/sdo_in_6" BEL "tg[4]/sdo_in_5" BEL
        "tg[4]/sdo_in_4" BEL "tg[4]/sdo_in_3" BEL "tg[4]/sdo_in_2" BEL
        "tg[4]/sdo_in_1" BEL "tg[4]/sdo_in_0" BEL "SCK_IN";
TIMEGRP clk200_speed = BEL "reggie/filter_15" BEL "reggie/filter_14" BEL
        "reggie/filter_13" BEL "reggie/filter_12" BEL "reggie/filter_11" BEL
        "reggie/filter_10" BEL "reggie/filter_9" BEL "reggie/filter_8" BEL
        "reggie/filter_7" BEL "reggie/filter_6" BEL "reggie/filter_5" BEL
        "reggie/filter_4" BEL "reggie/filter_3" BEL "reggie/filter_2" BEL
        "reggie/filter_1" BEL "reggie/filter_0" BEL "reggie/sync_15" BEL
        "reggie/sync_14" BEL "reggie/sync_13" BEL "reggie/sync_12" BEL
        "reggie/sync_11" BEL "reggie/sync_10" BEL "reggie/sync_9" BEL
        "reggie/sync_8" BEL "reggie/sync_7" BEL "reggie/sync_6" BEL
        "reggie/sync_5" BEL "reggie/sync_4" BEL "reggie/sync_3" BEL
        "reggie/sync_2" BEL "reggie/sync_1" BEL "reggie/sync_0" BEL
        "reggie/trig_src_15" BEL "reggie/trig_src_14" BEL "reggie/trig_src_13"
        BEL "reggie/trig_src_12" BEL "reggie/trig_src_11" BEL
        "reggie/trig_src_10" BEL "reggie/trig_src_9" BEL "reggie/trig_src_8"
        BEL "reggie/trig_src_7" BEL "reggie/trig_src_6" BEL
        "reggie/trig_src_5" BEL "reggie/trig_src_4" BEL "reggie/trig_src_3"
        BEL "reggie/trig_src_2" BEL "reggie/trig_src_1" BEL
        "reggie/trig_src_0" BEL "reggie/conf_15" BEL "reggie/conf_14" BEL
        "reggie/conf_13" BEL "reggie/conf_12" BEL "reggie/conf_11" BEL
        "reggie/conf_10" BEL "reggie/conf_9" BEL "reggie/conf_8" BEL
        "reggie/conf_7" BEL "reggie/conf_6" BEL "reggie/conf_5" BEL
        "reggie/conf_4" BEL "reggie/conf_3" BEL "reggie/conf_2" BEL
        "reggie/conf_1" BEL "reggie/conf_0" BEL "reggie/irq_mask_15" BEL
        "reggie/irq_mask_14" BEL "reggie/irq_mask_13" BEL "reggie/irq_mask_12"
        BEL "reggie/irq_mask_11" BEL "reggie/irq_mask_10" BEL
        "reggie/irq_mask_9" BEL "reggie/irq_mask_8" BEL "reggie/irq_mask_7"
        BEL "reggie/irq_mask_6" BEL "reggie/irq_mask_5" BEL
        "reggie/irq_mask_4" BEL "reggie/irq_mask_3" BEL "reggie/irq_mask_2"
        BEL "reggie/irq_mask_1" BEL "reggie/irq_mask_0" BEL
        "reggie/multiboot_0" BEL "reggie/irq_clr_14" BEL "reggie/irq_clr_13"
        BEL "reggie/irq_clr_12" BEL "reggie/irq_clr_10" BEL "reggie/irq_clr_9"
        BEL "reggie/irq_clr_8" BEL "reggie/irq_clr_6" BEL "reggie/irq_clr_5"
        BEL "reggie/irq_clr_4" BEL "reggie/irq_clr_2" BEL "reggie/irq_clr_1"
        BEL "reggie/irq_clr_0" BEL "reggie/ctrl_15" BEL "reggie/ctrl_14" BEL
        "reggie/ctrl_11" BEL "reggie/ctrl_10" BEL "reggie/ctrl_9" BEL
        "reggie/ctrl_8" BEL "reggie/ctrl_3" BEL "reggie/ctrl_2" BEL
        "reggie/ctrl_1" BEL "reggie/ctrl_0" BEL "reggie/dat_i_dly_15" BEL
        "reggie/dat_i_dly_14" BEL "reggie/dat_i_dly_13" BEL
        "reggie/dat_i_dly_12" BEL "reggie/dat_i_dly_11" BEL
        "reggie/dat_i_dly_10" BEL "reggie/dat_i_dly_9" BEL
        "reggie/dat_i_dly_8" BEL "reggie/dat_i_dly_7" BEL "reggie/dat_i_dly_6"
        BEL "reggie/dat_i_dly_5" BEL "reggie/dat_i_dly_4" BEL
        "reggie/dat_i_dly_3" BEL "reggie/dat_i_dly_2" BEL "reggie/dat_i_dly_1"
        BEL "reggie/dat_i_dly_0" BEL "reggie/wr_dly1" BEL "reggie/dat_o_15"
        BEL "reggie/dat_o_14" BEL "reggie/dat_o_13" BEL "reggie/dat_o_12" BEL
        "reggie/dat_o_11" BEL "reggie/dat_o_10" BEL "reggie/dat_o_9" BEL
        "reggie/dat_o_8" BEL "reggie/dat_o_7" BEL "reggie/dat_o_6" BEL
        "reggie/dat_o_5" BEL "reggie/dat_o_4" BEL "reggie/dat_o_3" BEL
        "reggie/dat_o_2" BEL "reggie/dat_o_1" BEL "reggie/dat_o_0" BEL
        "reggie/w_strobe_dly" BEL "reggie/dat_i_sync_15" BEL
        "reggie/dat_i_sync_14" BEL "reggie/dat_i_sync_13" BEL
        "reggie/dat_i_sync_12" BEL "reggie/dat_i_sync_11" BEL
        "reggie/dat_i_sync_10" BEL "reggie/dat_i_sync_9" BEL
        "reggie/dat_i_sync_8" BEL "reggie/dat_i_sync_7" BEL
        "reggie/dat_i_sync_6" BEL "reggie/dat_i_sync_5" BEL
        "reggie/dat_i_sync_4" BEL "reggie/dat_i_sync_3" BEL
        "reggie/dat_i_sync_2" BEL "reggie/dat_i_sync_1" BEL
        "reggie/dat_i_sync_0" BEL "reggie/wr_dly" BEL "reggie/w_strobe" BEL
        "reggie/multiboot_ld" BEL "reggie/filter_ld" BEL "reggie/irq_clr_ld"
        BEL "reggie/irq_mask_ld" BEL "reggie/sync_ld" BEL "reggie/trig_src_ld"
        BEL "reggie/conf_ld" BEL "reggie/ctrl_ld" BEL "reggie/addr_keep_6" BEL
        "reggie/addr_keep_5" BEL "reggie/addr_keep_4" BEL "reggie/addr_keep_3"
        BEL "reggie/addr_keep_2" BEL "reggie/addr_keep_1" BEL "reggie/wr_keep"
        BEL "reggie/rd_keep" BEL "tg[1]/tg_reg/rd_keep" BEL
        "tg[1]/tg_reg/wr_keep" BEL "tg[1]/tg_reg/addr_keep_1" BEL
        "tg[1]/tg_reg/addr_keep_2" BEL "tg[1]/tg_reg/addr_keep_3" BEL
        "tg[1]/tg_reg/addr_keep_4" BEL "tg[1]/tg_reg/tctrl_ld" BEL
        "tg[1]/tg_reg/tqueue_ld" BEL "tg[1]/tg_reg/mctrl_ld" BEL
        "tg[1]/tg_reg/debug_ld" BEL "tg[1]/tg_reg/mqueue_rd" BEL
        "tg[1]/tg_reg/mconf_ld" BEL "tg[1]/tg_reg/wr_multi_ld" BEL
        "tg[1]/tg_reg/w_strobe" BEL "tg[1]/tg_reg/wr_dly" BEL
        "tg[1]/tg_reg/dat_i_sync_0" BEL "tg[1]/tg_reg/dat_i_sync_1" BEL
        "tg[1]/tg_reg/dat_i_sync_2" BEL "tg[1]/tg_reg/dat_i_sync_3" BEL
        "tg[1]/tg_reg/dat_i_sync_4" BEL "tg[1]/tg_reg/dat_i_sync_5" BEL
        "tg[1]/tg_reg/dat_i_sync_6" BEL "tg[1]/tg_reg/dat_i_sync_7" BEL
        "tg[1]/tg_reg/dat_i_sync_8" BEL "tg[1]/tg_reg/dat_i_sync_9" BEL
        "tg[1]/tg_reg/dat_i_sync_10" BEL "tg[1]/tg_reg/dat_i_sync_11" BEL
        "tg[1]/tg_reg/dat_i_sync_12" BEL "tg[1]/tg_reg/dat_i_sync_13" BEL
        "tg[1]/tg_reg/dat_i_sync_14" BEL "tg[1]/tg_reg/dat_i_sync_15" BEL
        "tg[1]/tg_reg/tqueue_ld_dly" BEL "tg[1]/tg_reg/w_strobe_dly" BEL
        "tg[1]/tg_reg/dat_o_0" BEL "tg[1]/tg_reg/dat_o_1" BEL
        "tg[1]/tg_reg/dat_o_2" BEL "tg[1]/tg_reg/dat_o_3" BEL
        "tg[1]/tg_reg/dat_o_4" BEL "tg[1]/tg_reg/dat_o_5" BEL
        "tg[1]/tg_reg/dat_o_6" BEL "tg[1]/tg_reg/dat_o_7" BEL
        "tg[1]/tg_reg/dat_o_8" BEL "tg[1]/tg_reg/dat_o_9" BEL
        "tg[1]/tg_reg/dat_o_10" BEL "tg[1]/tg_reg/dat_o_11" BEL
        "tg[1]/tg_reg/dat_o_12" BEL "tg[1]/tg_reg/dat_o_13" BEL
        "tg[1]/tg_reg/dat_o_14" BEL "tg[1]/tg_reg/dat_o_15" BEL
        "tg[1]/tg_reg/wr_dly1" BEL "tg[1]/tg_reg/dat_i_dly_0" BEL
        "tg[1]/tg_reg/dat_i_dly_1" BEL "tg[1]/tg_reg/dat_i_dly_2" BEL
        "tg[1]/tg_reg/dat_i_dly_3" BEL "tg[1]/tg_reg/dat_i_dly_4" BEL
        "tg[1]/tg_reg/dat_i_dly_5" BEL "tg[1]/tg_reg/dat_i_dly_6" BEL
        "tg[1]/tg_reg/dat_i_dly_7" BEL "tg[1]/tg_reg/dat_i_dly_8" BEL
        "tg[1]/tg_reg/dat_i_dly_9" BEL "tg[1]/tg_reg/dat_i_dly_10" BEL
        "tg[1]/tg_reg/dat_i_dly_11" BEL "tg[1]/tg_reg/dat_i_dly_12" BEL
        "tg[1]/tg_reg/dat_i_dly_13" BEL "tg[1]/tg_reg/dat_i_dly_14" BEL
        "tg[1]/tg_reg/dat_i_dly_15" BEL "tg[1]/tg_reg/tctrl_10" BEL
        "tg[1]/tg_reg/tctrl_11" BEL "tg[1]/tg_reg/tctrl_12" BEL
        "tg[1]/tg_reg/tctrl_13" BEL "tg[1]/tg_reg/tctrl_14" BEL
        "tg[1]/tg_reg/tctrl_15" BEL "tg[1]/tg_reg/mctrl_12" BEL
        "tg[1]/tg_reg/mctrl_14" BEL "tg[1]/tg_reg/mctrl_15" BEL
        "tg[1]/tg_reg/debug_0" BEL "tg[1]/tg_reg/debug_1" BEL
        "tg[1]/tg_reg/debug_2" BEL "tg[1]/tg_reg/debug_3" BEL
        "tg[1]/tg_reg/debug_4" BEL "tg[1]/tg_reg/debug_5" BEL
        "tg[1]/tg_reg/debug_6" BEL "tg[1]/tg_reg/debug_7" BEL
        "tg[1]/tg_reg/debug_8" BEL "tg[1]/tg_reg/debug_9" BEL
        "tg[1]/tg_reg/debug_10" BEL "tg[1]/tg_reg/debug_11" BEL
        "tg[1]/tg_reg/debug_12" BEL "tg[1]/tg_reg/debug_13" BEL
        "tg[1]/tg_reg/debug_14" BEL "tg[1]/tg_reg/debug_15" BEL
        "tg[1]/tg_reg/mconf_0" BEL "tg[1]/tg_reg/mconf_1" BEL
        "tg[1]/tg_reg/mconf_2" BEL "tg[1]/tg_reg/mconf_3" BEL
        "tg[1]/tg_reg/mconf_4" BEL "tg[1]/tg_reg/mconf_5" BEL
        "tg[1]/tg_reg/mconf_6" BEL "tg[1]/tg_reg/mconf_7" BEL
        "tg[1]/tg_reg/mconf_8" BEL "tg[1]/tg_reg/mconf_9" BEL
        "tg[1]/tg_reg/mconf_10" BEL "tg[1]/tg_reg/mconf_11" BEL
        "tg[1]/tg_reg/mconf_12" BEL "tg[1]/tg_reg/mconf_13" BEL
        "tg[1]/tg_reg/mconf_14" BEL "tg[1]/tg_reg/mconf_15" BEL
        "tg[1]/tg_reg/wr_multi_0" BEL "tg[1]/tg_reg/wr_multi_1" BEL
        "tg[1]/tg_reg/wr_multi_2" BEL "tg[1]/tg_reg/wr_multi_3" BEL
        "tg[1]/tg_reg/wr_multi_4" BEL "tg[1]/tg_reg/wr_multi_5" BEL
        "tg[1]/tg_reg/wr_multi_6" BEL "tg[1]/tg_reg/wr_multi_7" BEL
        "tg[1]/tg_reg/wr_multi_8" BEL "tg[1]/tg_reg/wr_multi_9" BEL
        "tg[1]/tg_reg/wr_multi_10" BEL "tg[1]/tg_reg/wr_multi_11" BEL
        "tg[1]/tg_reg/wr_multi_12" BEL "tg[1]/tg_reg/wr_multi_13" BEL
        "tg[1]/tg_reg/wr_multi_14" BEL "tg[1]/tg_reg/wr_multi_15" BEL
        "tg[1]/tg_reg/tqueue_31" BEL "tg[1]/tg_reg/tqueue_30" BEL
        "tg[1]/tg_reg/tqueue_29" BEL "tg[1]/tg_reg/tqueue_26" BEL
        "tg[1]/tg_reg/tqueue_28" BEL "tg[1]/tg_reg/tqueue_27" BEL
        "tg[1]/tg_reg/tqueue_25" BEL "tg[1]/tg_reg/tqueue_24" BEL
        "tg[1]/tg_reg/tqueue_23" BEL "tg[1]/tg_reg/tqueue_22" BEL
        "tg[1]/tg_reg/tqueue_19" BEL "tg[1]/tg_reg/tqueue_21" BEL
        "tg[1]/tg_reg/tqueue_20" BEL "tg[1]/tg_reg/tqueue_18" BEL
        "tg[1]/tg_reg/tqueue_17" BEL "tg[1]/tg_reg/tqueue_16" BEL
        "tg[1]/tg_reg/tqueue_15" BEL "tg[1]/tg_reg/tqueue_12" BEL
        "tg[1]/tg_reg/tqueue_14" BEL "tg[1]/tg_reg/tqueue_13" BEL
        "tg[1]/tg_reg/tqueue_11" BEL "tg[1]/tg_reg/tqueue_10" BEL
        "tg[1]/tg_reg/tqueue_9" BEL "tg[1]/tg_reg/tqueue_8" BEL
        "tg[1]/tg_reg/tqueue_5" BEL "tg[1]/tg_reg/tqueue_7" BEL
        "tg[1]/tg_reg/tqueue_6" BEL "tg[1]/tg_reg/tqueue_4" BEL
        "tg[1]/tg_reg/tqueue_3" BEL "tg[1]/tg_reg/tqueue_2" BEL
        "tg[1]/tg_reg/tqueue_1" BEL "tg[1]/tg_reg/tqueue_0" BEL
        "tg[1]/tg_reg/rd_multi_0" BEL "tg[1]/tg_reg/rd_multi_1" BEL
        "tg[1]/tg_reg/rd_multi_2" BEL "tg[1]/tg_reg/rd_multi_3" BEL
        "tg[1]/tg_reg/rd_multi_4" BEL "tg[1]/tg_reg/rd_multi_5" BEL
        "tg[1]/tg_reg/rd_multi_6" BEL "tg[1]/tg_reg/rd_multi_7" BEL
        "tg[1]/tg_reg/rd_multi_8" BEL "tg[1]/tg_reg/rd_multi_9" BEL
        "tg[1]/tg_reg/rd_multi_10" BEL "tg[1]/tg_reg/rd_multi_11" BEL
        "tg[1]/tg_reg/rd_multi_12" BEL "tg[1]/tg_reg/rd_multi_13" BEL
        "tg[1]/tg_reg/rd_multi_14" BEL "tg[1]/tg_reg/rd_multi_15" BEL
        "tg[2]/tg_reg/rd_keep" BEL "tg[2]/tg_reg/wr_keep" BEL
        "tg[2]/tg_reg/addr_keep_1" BEL "tg[2]/tg_reg/addr_keep_2" BEL
        "tg[2]/tg_reg/addr_keep_3" BEL "tg[2]/tg_reg/addr_keep_4" BEL
        "tg[2]/tg_reg/tctrl_ld" BEL "tg[2]/tg_reg/tqueue_ld" BEL
        "tg[2]/tg_reg/mctrl_ld" BEL "tg[2]/tg_reg/debug_ld" BEL
        "tg[2]/tg_reg/mqueue_rd" BEL "tg[2]/tg_reg/mconf_ld" BEL
        "tg[2]/tg_reg/wr_multi_ld" BEL "tg[2]/tg_reg/w_strobe" BEL
        "tg[2]/tg_reg/wr_dly" BEL "tg[2]/tg_reg/dat_i_sync_0" BEL
        "tg[2]/tg_reg/dat_i_sync_1" BEL "tg[2]/tg_reg/dat_i_sync_2" BEL
        "tg[2]/tg_reg/dat_i_sync_3" BEL "tg[2]/tg_reg/dat_i_sync_4" BEL
        "tg[2]/tg_reg/dat_i_sync_5" BEL "tg[2]/tg_reg/dat_i_sync_6" BEL
        "tg[2]/tg_reg/dat_i_sync_7" BEL "tg[2]/tg_reg/dat_i_sync_8" BEL
        "tg[2]/tg_reg/dat_i_sync_9" BEL "tg[2]/tg_reg/dat_i_sync_10" BEL
        "tg[2]/tg_reg/dat_i_sync_11" BEL "tg[2]/tg_reg/dat_i_sync_12" BEL
        "tg[2]/tg_reg/dat_i_sync_13" BEL "tg[2]/tg_reg/dat_i_sync_14" BEL
        "tg[2]/tg_reg/dat_i_sync_15" BEL "tg[2]/tg_reg/tqueue_ld_dly" BEL
        "tg[2]/tg_reg/w_strobe_dly" BEL "tg[2]/tg_reg/dat_o_0" BEL
        "tg[2]/tg_reg/dat_o_1" BEL "tg[2]/tg_reg/dat_o_2" BEL
        "tg[2]/tg_reg/dat_o_3" BEL "tg[2]/tg_reg/dat_o_4" BEL
        "tg[2]/tg_reg/dat_o_5" BEL "tg[2]/tg_reg/dat_o_6" BEL
        "tg[2]/tg_reg/dat_o_7" BEL "tg[2]/tg_reg/dat_o_8" BEL
        "tg[2]/tg_reg/dat_o_9" BEL "tg[2]/tg_reg/dat_o_10" BEL
        "tg[2]/tg_reg/dat_o_11" BEL "tg[2]/tg_reg/dat_o_12" BEL
        "tg[2]/tg_reg/dat_o_13" BEL "tg[2]/tg_reg/dat_o_14" BEL
        "tg[2]/tg_reg/dat_o_15" BEL "tg[2]/tg_reg/wr_dly1" BEL
        "tg[2]/tg_reg/dat_i_dly_0" BEL "tg[2]/tg_reg/dat_i_dly_1" BEL
        "tg[2]/tg_reg/dat_i_dly_2" BEL "tg[2]/tg_reg/dat_i_dly_3" BEL
        "tg[2]/tg_reg/dat_i_dly_4" BEL "tg[2]/tg_reg/dat_i_dly_5" BEL
        "tg[2]/tg_reg/dat_i_dly_6" BEL "tg[2]/tg_reg/dat_i_dly_7" BEL
        "tg[2]/tg_reg/dat_i_dly_8" BEL "tg[2]/tg_reg/dat_i_dly_9" BEL
        "tg[2]/tg_reg/dat_i_dly_10" BEL "tg[2]/tg_reg/dat_i_dly_11" BEL
        "tg[2]/tg_reg/dat_i_dly_12" BEL "tg[2]/tg_reg/dat_i_dly_13" BEL
        "tg[2]/tg_reg/dat_i_dly_14" BEL "tg[2]/tg_reg/dat_i_dly_15" BEL
        "tg[2]/tg_reg/tctrl_10" BEL "tg[2]/tg_reg/tctrl_11" BEL
        "tg[2]/tg_reg/tctrl_12" BEL "tg[2]/tg_reg/tctrl_13" BEL
        "tg[2]/tg_reg/tctrl_14" BEL "tg[2]/tg_reg/tctrl_15" BEL
        "tg[2]/tg_reg/mctrl_12" BEL "tg[2]/tg_reg/mctrl_14" BEL
        "tg[2]/tg_reg/mctrl_15" BEL "tg[2]/tg_reg/debug_0" BEL
        "tg[2]/tg_reg/debug_1" BEL "tg[2]/tg_reg/debug_2" BEL
        "tg[2]/tg_reg/debug_3" BEL "tg[2]/tg_reg/debug_4" BEL
        "tg[2]/tg_reg/debug_5" BEL "tg[2]/tg_reg/debug_6" BEL
        "tg[2]/tg_reg/debug_7" BEL "tg[2]/tg_reg/debug_8" BEL
        "tg[2]/tg_reg/debug_9" BEL "tg[2]/tg_reg/debug_10" BEL
        "tg[2]/tg_reg/debug_11" BEL "tg[2]/tg_reg/debug_12" BEL
        "tg[2]/tg_reg/debug_13" BEL "tg[2]/tg_reg/debug_14" BEL
        "tg[2]/tg_reg/debug_15" BEL "tg[2]/tg_reg/mconf_0" BEL
        "tg[2]/tg_reg/mconf_1" BEL "tg[2]/tg_reg/mconf_2" BEL
        "tg[2]/tg_reg/mconf_3" BEL "tg[2]/tg_reg/mconf_4" BEL
        "tg[2]/tg_reg/mconf_5" BEL "tg[2]/tg_reg/mconf_6" BEL
        "tg[2]/tg_reg/mconf_7" BEL "tg[2]/tg_reg/mconf_8" BEL
        "tg[2]/tg_reg/mconf_9" BEL "tg[2]/tg_reg/mconf_10" BEL
        "tg[2]/tg_reg/mconf_11" BEL "tg[2]/tg_reg/mconf_12" BEL
        "tg[2]/tg_reg/mconf_13" BEL "tg[2]/tg_reg/mconf_14" BEL
        "tg[2]/tg_reg/mconf_15" BEL "tg[2]/tg_reg/wr_multi_0" BEL
        "tg[2]/tg_reg/wr_multi_1" BEL "tg[2]/tg_reg/wr_multi_2" BEL
        "tg[2]/tg_reg/wr_multi_3" BEL "tg[2]/tg_reg/wr_multi_4" BEL
        "tg[2]/tg_reg/wr_multi_5" BEL "tg[2]/tg_reg/wr_multi_6" BEL
        "tg[2]/tg_reg/wr_multi_7" BEL "tg[2]/tg_reg/wr_multi_8" BEL
        "tg[2]/tg_reg/wr_multi_9" BEL "tg[2]/tg_reg/wr_multi_10" BEL
        "tg[2]/tg_reg/wr_multi_11" BEL "tg[2]/tg_reg/wr_multi_12" BEL
        "tg[2]/tg_reg/wr_multi_13" BEL "tg[2]/tg_reg/wr_multi_14" BEL
        "tg[2]/tg_reg/wr_multi_15" BEL "tg[2]/tg_reg/tqueue_31" BEL
        "tg[2]/tg_reg/tqueue_30" BEL "tg[2]/tg_reg/tqueue_29" BEL
        "tg[2]/tg_reg/tqueue_26" BEL "tg[2]/tg_reg/tqueue_28" BEL
        "tg[2]/tg_reg/tqueue_27" BEL "tg[2]/tg_reg/tqueue_25" BEL
        "tg[2]/tg_reg/tqueue_24" BEL "tg[2]/tg_reg/tqueue_23" BEL
        "tg[2]/tg_reg/tqueue_22" BEL "tg[2]/tg_reg/tqueue_19" BEL
        "tg[2]/tg_reg/tqueue_21" BEL "tg[2]/tg_reg/tqueue_20" BEL
        "tg[2]/tg_reg/tqueue_18" BEL "tg[2]/tg_reg/tqueue_17" BEL
        "tg[2]/tg_reg/tqueue_16" BEL "tg[2]/tg_reg/tqueue_15" BEL
        "tg[2]/tg_reg/tqueue_12" BEL "tg[2]/tg_reg/tqueue_14" BEL
        "tg[2]/tg_reg/tqueue_13" BEL "tg[2]/tg_reg/tqueue_11" BEL
        "tg[2]/tg_reg/tqueue_10" BEL "tg[2]/tg_reg/tqueue_9" BEL
        "tg[2]/tg_reg/tqueue_8" BEL "tg[2]/tg_reg/tqueue_5" BEL
        "tg[2]/tg_reg/tqueue_7" BEL "tg[2]/tg_reg/tqueue_6" BEL
        "tg[2]/tg_reg/tqueue_4" BEL "tg[2]/tg_reg/tqueue_3" BEL
        "tg[2]/tg_reg/tqueue_2" BEL "tg[2]/tg_reg/tqueue_1" BEL
        "tg[2]/tg_reg/tqueue_0" BEL "tg[2]/tg_reg/rd_multi_0" BEL
        "tg[2]/tg_reg/rd_multi_1" BEL "tg[2]/tg_reg/rd_multi_2" BEL
        "tg[2]/tg_reg/rd_multi_3" BEL "tg[2]/tg_reg/rd_multi_4" BEL
        "tg[2]/tg_reg/rd_multi_5" BEL "tg[2]/tg_reg/rd_multi_6" BEL
        "tg[2]/tg_reg/rd_multi_7" BEL "tg[2]/tg_reg/rd_multi_8" BEL
        "tg[2]/tg_reg/rd_multi_9" BEL "tg[2]/tg_reg/rd_multi_10" BEL
        "tg[2]/tg_reg/rd_multi_11" BEL "tg[2]/tg_reg/rd_multi_12" BEL
        "tg[2]/tg_reg/rd_multi_13" BEL "tg[2]/tg_reg/rd_multi_14" BEL
        "tg[2]/tg_reg/rd_multi_15" BEL "tg[3]/tg_reg/rd_keep" BEL
        "tg[3]/tg_reg/wr_keep" BEL "tg[3]/tg_reg/addr_keep_1" BEL
        "tg[3]/tg_reg/addr_keep_2" BEL "tg[3]/tg_reg/addr_keep_3" BEL
        "tg[3]/tg_reg/addr_keep_4" BEL "tg[3]/tg_reg/tctrl_ld" BEL
        "tg[3]/tg_reg/tqueue_ld" BEL "tg[3]/tg_reg/mctrl_ld" BEL
        "tg[3]/tg_reg/debug_ld" BEL "tg[3]/tg_reg/mqueue_rd" BEL
        "tg[3]/tg_reg/mconf_ld" BEL "tg[3]/tg_reg/wr_multi_ld" BEL
        "tg[3]/tg_reg/w_strobe" BEL "tg[3]/tg_reg/wr_dly" BEL
        "tg[3]/tg_reg/dat_i_sync_0" BEL "tg[3]/tg_reg/dat_i_sync_1" BEL
        "tg[3]/tg_reg/dat_i_sync_2" BEL "tg[3]/tg_reg/dat_i_sync_3" BEL
        "tg[3]/tg_reg/dat_i_sync_4" BEL "tg[3]/tg_reg/dat_i_sync_5" BEL
        "tg[3]/tg_reg/dat_i_sync_6" BEL "tg[3]/tg_reg/dat_i_sync_7" BEL
        "tg[3]/tg_reg/dat_i_sync_8" BEL "tg[3]/tg_reg/dat_i_sync_9" BEL
        "tg[3]/tg_reg/dat_i_sync_10" BEL "tg[3]/tg_reg/dat_i_sync_11" BEL
        "tg[3]/tg_reg/dat_i_sync_12" BEL "tg[3]/tg_reg/dat_i_sync_13" BEL
        "tg[3]/tg_reg/dat_i_sync_14" BEL "tg[3]/tg_reg/dat_i_sync_15" BEL
        "tg[3]/tg_reg/tqueue_ld_dly" BEL "tg[3]/tg_reg/w_strobe_dly" BEL
        "tg[3]/tg_reg/dat_o_0" BEL "tg[3]/tg_reg/dat_o_1" BEL
        "tg[3]/tg_reg/dat_o_2" BEL "tg[3]/tg_reg/dat_o_3" BEL
        "tg[3]/tg_reg/dat_o_4" BEL "tg[3]/tg_reg/dat_o_5" BEL
        "tg[3]/tg_reg/dat_o_6" BEL "tg[3]/tg_reg/dat_o_7" BEL
        "tg[3]/tg_reg/dat_o_8" BEL "tg[3]/tg_reg/dat_o_9" BEL
        "tg[3]/tg_reg/dat_o_10" BEL "tg[3]/tg_reg/dat_o_11" BEL
        "tg[3]/tg_reg/dat_o_12" BEL "tg[3]/tg_reg/dat_o_13" BEL
        "tg[3]/tg_reg/dat_o_14" BEL "tg[3]/tg_reg/dat_o_15" BEL
        "tg[3]/tg_reg/wr_dly1" BEL "tg[3]/tg_reg/dat_i_dly_0" BEL
        "tg[3]/tg_reg/dat_i_dly_1" BEL "tg[3]/tg_reg/dat_i_dly_2" BEL
        "tg[3]/tg_reg/dat_i_dly_3" BEL "tg[3]/tg_reg/dat_i_dly_4" BEL
        "tg[3]/tg_reg/dat_i_dly_5" BEL "tg[3]/tg_reg/dat_i_dly_6" BEL
        "tg[3]/tg_reg/dat_i_dly_7" BEL "tg[3]/tg_reg/dat_i_dly_8" BEL
        "tg[3]/tg_reg/dat_i_dly_9" BEL "tg[3]/tg_reg/dat_i_dly_10" BEL
        "tg[3]/tg_reg/dat_i_dly_11" BEL "tg[3]/tg_reg/dat_i_dly_12" BEL
        "tg[3]/tg_reg/dat_i_dly_13" BEL "tg[3]/tg_reg/dat_i_dly_14" BEL
        "tg[3]/tg_reg/dat_i_dly_15" BEL "tg[3]/tg_reg/tctrl_10" BEL
        "tg[3]/tg_reg/tctrl_11" BEL "tg[3]/tg_reg/tctrl_12" BEL
        "tg[3]/tg_reg/tctrl_13" BEL "tg[3]/tg_reg/tctrl_14" BEL
        "tg[3]/tg_reg/tctrl_15" BEL "tg[3]/tg_reg/mctrl_12" BEL
        "tg[3]/tg_reg/mctrl_14" BEL "tg[3]/tg_reg/mctrl_15" BEL
        "tg[3]/tg_reg/debug_0" BEL "tg[3]/tg_reg/debug_1" BEL
        "tg[3]/tg_reg/debug_2" BEL "tg[3]/tg_reg/debug_3" BEL
        "tg[3]/tg_reg/debug_4" BEL "tg[3]/tg_reg/debug_5" BEL
        "tg[3]/tg_reg/debug_6" BEL "tg[3]/tg_reg/debug_7" BEL
        "tg[3]/tg_reg/debug_8" BEL "tg[3]/tg_reg/debug_9" BEL
        "tg[3]/tg_reg/debug_10" BEL "tg[3]/tg_reg/debug_11" BEL
        "tg[3]/tg_reg/debug_12" BEL "tg[3]/tg_reg/debug_13" BEL
        "tg[3]/tg_reg/debug_14" BEL "tg[3]/tg_reg/debug_15" BEL
        "tg[3]/tg_reg/mconf_0" BEL "tg[3]/tg_reg/mconf_1" BEL
        "tg[3]/tg_reg/mconf_2" BEL "tg[3]/tg_reg/mconf_3" BEL
        "tg[3]/tg_reg/mconf_4" BEL "tg[3]/tg_reg/mconf_5" BEL
        "tg[3]/tg_reg/mconf_6" BEL "tg[3]/tg_reg/mconf_7" BEL
        "tg[3]/tg_reg/mconf_8" BEL "tg[3]/tg_reg/mconf_9" BEL
        "tg[3]/tg_reg/mconf_10" BEL "tg[3]/tg_reg/mconf_11" BEL
        "tg[3]/tg_reg/mconf_12" BEL "tg[3]/tg_reg/mconf_13" BEL
        "tg[3]/tg_reg/mconf_14" BEL "tg[3]/tg_reg/mconf_15" BEL
        "tg[3]/tg_reg/wr_multi_0" BEL "tg[3]/tg_reg/wr_multi_1" BEL
        "tg[3]/tg_reg/wr_multi_2" BEL "tg[3]/tg_reg/wr_multi_3" BEL
        "tg[3]/tg_reg/wr_multi_4" BEL "tg[3]/tg_reg/wr_multi_5" BEL
        "tg[3]/tg_reg/wr_multi_6" BEL "tg[3]/tg_reg/wr_multi_7" BEL
        "tg[3]/tg_reg/wr_multi_8" BEL "tg[3]/tg_reg/wr_multi_9" BEL
        "tg[3]/tg_reg/wr_multi_10" BEL "tg[3]/tg_reg/wr_multi_11" BEL
        "tg[3]/tg_reg/wr_multi_12" BEL "tg[3]/tg_reg/wr_multi_13" BEL
        "tg[3]/tg_reg/wr_multi_14" BEL "tg[3]/tg_reg/wr_multi_15" BEL
        "tg[3]/tg_reg/tqueue_31" BEL "tg[3]/tg_reg/tqueue_30" BEL
        "tg[3]/tg_reg/tqueue_29" BEL "tg[3]/tg_reg/tqueue_26" BEL
        "tg[3]/tg_reg/tqueue_28" BEL "tg[3]/tg_reg/tqueue_27" BEL
        "tg[3]/tg_reg/tqueue_25" BEL "tg[3]/tg_reg/tqueue_24" BEL
        "tg[3]/tg_reg/tqueue_23" BEL "tg[3]/tg_reg/tqueue_22" BEL
        "tg[3]/tg_reg/tqueue_19" BEL "tg[3]/tg_reg/tqueue_21" BEL
        "tg[3]/tg_reg/tqueue_20" BEL "tg[3]/tg_reg/tqueue_18" BEL
        "tg[3]/tg_reg/tqueue_17" BEL "tg[3]/tg_reg/tqueue_16" BEL
        "tg[3]/tg_reg/tqueue_15" BEL "tg[3]/tg_reg/tqueue_12" BEL
        "tg[3]/tg_reg/tqueue_14" BEL "tg[3]/tg_reg/tqueue_13" BEL
        "tg[3]/tg_reg/tqueue_11" BEL "tg[3]/tg_reg/tqueue_10" BEL
        "tg[3]/tg_reg/tqueue_9" BEL "tg[3]/tg_reg/tqueue_8" BEL
        "tg[3]/tg_reg/tqueue_5" BEL "tg[3]/tg_reg/tqueue_7" BEL
        "tg[3]/tg_reg/tqueue_6" BEL "tg[3]/tg_reg/tqueue_4" BEL
        "tg[3]/tg_reg/tqueue_3" BEL "tg[3]/tg_reg/tqueue_2" BEL
        "tg[3]/tg_reg/tqueue_1" BEL "tg[3]/tg_reg/tqueue_0" BEL
        "tg[3]/tg_reg/rd_multi_0" BEL "tg[3]/tg_reg/rd_multi_1" BEL
        "tg[3]/tg_reg/rd_multi_2" BEL "tg[3]/tg_reg/rd_multi_3" BEL
        "tg[3]/tg_reg/rd_multi_4" BEL "tg[3]/tg_reg/rd_multi_5" BEL
        "tg[3]/tg_reg/rd_multi_6" BEL "tg[3]/tg_reg/rd_multi_7" BEL
        "tg[3]/tg_reg/rd_multi_8" BEL "tg[3]/tg_reg/rd_multi_9" BEL
        "tg[3]/tg_reg/rd_multi_10" BEL "tg[3]/tg_reg/rd_multi_11" BEL
        "tg[3]/tg_reg/rd_multi_12" BEL "tg[3]/tg_reg/rd_multi_13" BEL
        "tg[3]/tg_reg/rd_multi_14" BEL "tg[3]/tg_reg/rd_multi_15" BEL
        "tg[4]/tg_reg/rd_keep" BEL "tg[4]/tg_reg/wr_keep" BEL
        "tg[4]/tg_reg/addr_keep_1" BEL "tg[4]/tg_reg/addr_keep_2" BEL
        "tg[4]/tg_reg/addr_keep_3" BEL "tg[4]/tg_reg/addr_keep_4" BEL
        "tg[4]/tg_reg/tctrl_ld" BEL "tg[4]/tg_reg/tqueue_ld" BEL
        "tg[4]/tg_reg/mctrl_ld" BEL "tg[4]/tg_reg/debug_ld" BEL
        "tg[4]/tg_reg/mqueue_rd" BEL "tg[4]/tg_reg/mconf_ld" BEL
        "tg[4]/tg_reg/wr_multi_ld" BEL "tg[4]/tg_reg/w_strobe" BEL
        "tg[4]/tg_reg/wr_dly" BEL "tg[4]/tg_reg/dat_i_sync_0" BEL
        "tg[4]/tg_reg/dat_i_sync_1" BEL "tg[4]/tg_reg/dat_i_sync_2" BEL
        "tg[4]/tg_reg/dat_i_sync_3" BEL "tg[4]/tg_reg/dat_i_sync_4" BEL
        "tg[4]/tg_reg/dat_i_sync_5" BEL "tg[4]/tg_reg/dat_i_sync_6" BEL
        "tg[4]/tg_reg/dat_i_sync_7" BEL "tg[4]/tg_reg/dat_i_sync_8" BEL
        "tg[4]/tg_reg/dat_i_sync_9" BEL "tg[4]/tg_reg/dat_i_sync_10" BEL
        "tg[4]/tg_reg/dat_i_sync_11" BEL "tg[4]/tg_reg/dat_i_sync_12" BEL
        "tg[4]/tg_reg/dat_i_sync_13" BEL "tg[4]/tg_reg/dat_i_sync_14" BEL
        "tg[4]/tg_reg/dat_i_sync_15" BEL "tg[4]/tg_reg/tqueue_ld_dly" BEL
        "tg[4]/tg_reg/w_strobe_dly" BEL "tg[4]/tg_reg/dat_o_0" BEL
        "tg[4]/tg_reg/dat_o_1" BEL "tg[4]/tg_reg/dat_o_2" BEL
        "tg[4]/tg_reg/dat_o_3" BEL "tg[4]/tg_reg/dat_o_4" BEL
        "tg[4]/tg_reg/dat_o_5" BEL "tg[4]/tg_reg/dat_o_6" BEL
        "tg[4]/tg_reg/dat_o_7" BEL "tg[4]/tg_reg/dat_o_8" BEL
        "tg[4]/tg_reg/dat_o_9" BEL "tg[4]/tg_reg/dat_o_10" BEL
        "tg[4]/tg_reg/dat_o_11" BEL "tg[4]/tg_reg/dat_o_12" BEL
        "tg[4]/tg_reg/dat_o_13" BEL "tg[4]/tg_reg/dat_o_14" BEL
        "tg[4]/tg_reg/dat_o_15" BEL "tg[4]/tg_reg/wr_dly1" BEL
        "tg[4]/tg_reg/dat_i_dly_0" BEL "tg[4]/tg_reg/dat_i_dly_1" BEL
        "tg[4]/tg_reg/dat_i_dly_2" BEL "tg[4]/tg_reg/dat_i_dly_3" BEL
        "tg[4]/tg_reg/dat_i_dly_4" BEL "tg[4]/tg_reg/dat_i_dly_5" BEL
        "tg[4]/tg_reg/dat_i_dly_6" BEL "tg[4]/tg_reg/dat_i_dly_7" BEL
        "tg[4]/tg_reg/dat_i_dly_8" BEL "tg[4]/tg_reg/dat_i_dly_9" BEL
        "tg[4]/tg_reg/dat_i_dly_10" BEL "tg[4]/tg_reg/dat_i_dly_11" BEL
        "tg[4]/tg_reg/dat_i_dly_12" BEL "tg[4]/tg_reg/dat_i_dly_13" BEL
        "tg[4]/tg_reg/dat_i_dly_14" BEL "tg[4]/tg_reg/dat_i_dly_15" BEL
        "tg[4]/tg_reg/tctrl_10" BEL "tg[4]/tg_reg/tctrl_11" BEL
        "tg[4]/tg_reg/tctrl_12" BEL "tg[4]/tg_reg/tctrl_13" BEL
        "tg[4]/tg_reg/tctrl_14" BEL "tg[4]/tg_reg/tctrl_15" BEL
        "tg[4]/tg_reg/mctrl_12" BEL "tg[4]/tg_reg/mctrl_14" BEL
        "tg[4]/tg_reg/mctrl_15" BEL "tg[4]/tg_reg/debug_0" BEL
        "tg[4]/tg_reg/debug_1" BEL "tg[4]/tg_reg/debug_2" BEL
        "tg[4]/tg_reg/debug_3" BEL "tg[4]/tg_reg/debug_4" BEL
        "tg[4]/tg_reg/debug_5" BEL "tg[4]/tg_reg/debug_6" BEL
        "tg[4]/tg_reg/debug_7" BEL "tg[4]/tg_reg/debug_8" BEL
        "tg[4]/tg_reg/debug_9" BEL "tg[4]/tg_reg/debug_10" BEL
        "tg[4]/tg_reg/debug_11" BEL "tg[4]/tg_reg/debug_12" BEL
        "tg[4]/tg_reg/debug_13" BEL "tg[4]/tg_reg/debug_14" BEL
        "tg[4]/tg_reg/debug_15" BEL "tg[4]/tg_reg/mconf_0" BEL
        "tg[4]/tg_reg/mconf_1" BEL "tg[4]/tg_reg/mconf_2" BEL
        "tg[4]/tg_reg/mconf_3" BEL "tg[4]/tg_reg/mconf_4" BEL
        "tg[4]/tg_reg/mconf_5" BEL "tg[4]/tg_reg/mconf_6" BEL
        "tg[4]/tg_reg/mconf_7" BEL "tg[4]/tg_reg/mconf_8" BEL
        "tg[4]/tg_reg/mconf_9" BEL "tg[4]/tg_reg/mconf_10" BEL
        "tg[4]/tg_reg/mconf_11" BEL "tg[4]/tg_reg/mconf_12" BEL
        "tg[4]/tg_reg/mconf_13" BEL "tg[4]/tg_reg/mconf_14" BEL
        "tg[4]/tg_reg/mconf_15" BEL "tg[4]/tg_reg/wr_multi_0" BEL
        "tg[4]/tg_reg/wr_multi_1" BEL "tg[4]/tg_reg/wr_multi_2" BEL
        "tg[4]/tg_reg/wr_multi_3" BEL "tg[4]/tg_reg/wr_multi_4" BEL
        "tg[4]/tg_reg/wr_multi_5" BEL "tg[4]/tg_reg/wr_multi_6" BEL
        "tg[4]/tg_reg/wr_multi_7" BEL "tg[4]/tg_reg/wr_multi_8" BEL
        "tg[4]/tg_reg/wr_multi_9" BEL "tg[4]/tg_reg/wr_multi_10" BEL
        "tg[4]/tg_reg/wr_multi_11" BEL "tg[4]/tg_reg/wr_multi_12" BEL
        "tg[4]/tg_reg/wr_multi_13" BEL "tg[4]/tg_reg/wr_multi_14" BEL
        "tg[4]/tg_reg/wr_multi_15" BEL "tg[4]/tg_reg/tqueue_31" BEL
        "tg[4]/tg_reg/tqueue_30" BEL "tg[4]/tg_reg/tqueue_29" BEL
        "tg[4]/tg_reg/tqueue_26" BEL "tg[4]/tg_reg/tqueue_28" BEL
        "tg[4]/tg_reg/tqueue_27" BEL "tg[4]/tg_reg/tqueue_25" BEL
        "tg[4]/tg_reg/tqueue_24" BEL "tg[4]/tg_reg/tqueue_23" BEL
        "tg[4]/tg_reg/tqueue_22" BEL "tg[4]/tg_reg/tqueue_19" BEL
        "tg[4]/tg_reg/tqueue_21" BEL "tg[4]/tg_reg/tqueue_20" BEL
        "tg[4]/tg_reg/tqueue_18" BEL "tg[4]/tg_reg/tqueue_17" BEL
        "tg[4]/tg_reg/tqueue_16" BEL "tg[4]/tg_reg/tqueue_15" BEL
        "tg[4]/tg_reg/tqueue_12" BEL "tg[4]/tg_reg/tqueue_14" BEL
        "tg[4]/tg_reg/tqueue_13" BEL "tg[4]/tg_reg/tqueue_11" BEL
        "tg[4]/tg_reg/tqueue_10" BEL "tg[4]/tg_reg/tqueue_9" BEL
        "tg[4]/tg_reg/tqueue_8" BEL "tg[4]/tg_reg/tqueue_5" BEL
        "tg[4]/tg_reg/tqueue_7" BEL "tg[4]/tg_reg/tqueue_6" BEL
        "tg[4]/tg_reg/tqueue_4" BEL "tg[4]/tg_reg/tqueue_3" BEL
        "tg[4]/tg_reg/tqueue_2" BEL "tg[4]/tg_reg/tqueue_1" BEL
        "tg[4]/tg_reg/tqueue_0" BEL "tg[4]/tg_reg/rd_multi_0" BEL
        "tg[4]/tg_reg/rd_multi_1" BEL "tg[4]/tg_reg/rd_multi_2" BEL
        "tg[4]/tg_reg/rd_multi_3" BEL "tg[4]/tg_reg/rd_multi_4" BEL
        "tg[4]/tg_reg/rd_multi_5" BEL "tg[4]/tg_reg/rd_multi_6" BEL
        "tg[4]/tg_reg/rd_multi_7" BEL "tg[4]/tg_reg/rd_multi_8" BEL
        "tg[4]/tg_reg/rd_multi_9" BEL "tg[4]/tg_reg/rd_multi_10" BEL
        "tg[4]/tg_reg/rd_multi_11" BEL "tg[4]/tg_reg/rd_multi_12" BEL
        "tg[4]/tg_reg/rd_multi_13" BEL "tg[4]/tg_reg/rd_multi_14" BEL
        "tg[4]/tg_reg/rd_multi_15";
TS_clk100 = PERIOD TIMEGRP "clk100_speed" 10 ns HIGH 50%;
TS_clk10 = PERIOD TIMEGRP "clk10_speed" TS_clk100 * 10 HIGH 50%;
TS_clk200 = PERIOD TIMEGRP "clk200_speed" TS_clk100 / 2 HIGH 50%;
TS_spi = PERIOD TIMEGRP "spi_speed" 80 ns HIGH 50%;
PATH TS_spi_sync_path = FROM TIMEGRP "spi_speed" TO TIMEGRP "clk100_speed";
PATH "TS_spi_sync_path" TIG;
PIN reggie/sync_15_pins<3> = BEL "reggie/sync_15" PINNAME Q;
PIN reggie/sync_14_pins<3> = BEL "reggie/sync_14" PINNAME Q;
PIN reggie/sync_13_pins<3> = BEL "reggie/sync_13" PINNAME Q;
PIN reggie/sync_12_pins<3> = BEL "reggie/sync_12" PINNAME Q;
PIN reggie/sync_11_pins<3> = BEL "reggie/sync_11" PINNAME Q;
PIN reggie/sync_10_pins<3> = BEL "reggie/sync_10" PINNAME Q;
PIN reggie/sync_9_pins<3> = BEL "reggie/sync_9" PINNAME Q;
PIN reggie/sync_8_pins<3> = BEL "reggie/sync_8" PINNAME Q;
PIN reggie/sync_7_pins<3> = BEL "reggie/sync_7" PINNAME Q;
PIN reggie/sync_6_pins<3> = BEL "reggie/sync_6" PINNAME Q;
PIN reggie/sync_5_pins<3> = BEL "reggie/sync_5" PINNAME Q;
PIN reggie/sync_4_pins<3> = BEL "reggie/sync_4" PINNAME Q;
PIN reggie/sync_3_pins<3> = BEL "reggie/sync_3" PINNAME Q;
PIN reggie/sync_2_pins<3> = BEL "reggie/sync_2" PINNAME Q;
PIN reggie/sync_1_pins<3> = BEL "reggie/sync_1" PINNAME Q;
PIN reggie/sync_0_pins<3> = BEL "reggie/sync_0" PINNAME Q;
PIN reggie/trig_src_15_pins<3> = BEL "reggie/trig_src_15" PINNAME Q;
PIN reggie/trig_src_14_pins<3> = BEL "reggie/trig_src_14" PINNAME Q;
PIN reggie/trig_src_13_pins<3> = BEL "reggie/trig_src_13" PINNAME Q;
PIN reggie/trig_src_12_pins<3> = BEL "reggie/trig_src_12" PINNAME Q;
PIN reggie/trig_src_11_pins<3> = BEL "reggie/trig_src_11" PINNAME Q;
PIN reggie/trig_src_10_pins<3> = BEL "reggie/trig_src_10" PINNAME Q;
PIN reggie/trig_src_9_pins<3> = BEL "reggie/trig_src_9" PINNAME Q;
PIN reggie/trig_src_8_pins<3> = BEL "reggie/trig_src_8" PINNAME Q;
PIN reggie/trig_src_7_pins<3> = BEL "reggie/trig_src_7" PINNAME Q;
PIN reggie/trig_src_6_pins<3> = BEL "reggie/trig_src_6" PINNAME Q;
PIN reggie/trig_src_5_pins<3> = BEL "reggie/trig_src_5" PINNAME Q;
PIN reggie/trig_src_4_pins<3> = BEL "reggie/trig_src_4" PINNAME Q;
PIN reggie/trig_src_3_pins<3> = BEL "reggie/trig_src_3" PINNAME Q;
PIN reggie/trig_src_2_pins<3> = BEL "reggie/trig_src_2" PINNAME Q;
PIN reggie/trig_src_1_pins<3> = BEL "reggie/trig_src_1" PINNAME Q;
PIN reggie/trig_src_0_pins<3> = BEL "reggie/trig_src_0" PINNAME Q;
PIN reggie/conf_15_pins<3> = BEL "reggie/conf_15" PINNAME Q;
PIN reggie/conf_14_pins<3> = BEL "reggie/conf_14" PINNAME Q;
PIN reggie/conf_13_pins<3> = BEL "reggie/conf_13" PINNAME Q;
PIN reggie/conf_12_pins<3> = BEL "reggie/conf_12" PINNAME Q;
PIN reggie/conf_11_pins<3> = BEL "reggie/conf_11" PINNAME Q;
PIN reggie/conf_10_pins<3> = BEL "reggie/conf_10" PINNAME Q;
PIN reggie/conf_9_pins<3> = BEL "reggie/conf_9" PINNAME Q;
PIN reggie/conf_8_pins<3> = BEL "reggie/conf_8" PINNAME Q;
PIN reggie/conf_7_pins<3> = BEL "reggie/conf_7" PINNAME Q;
PIN reggie/conf_6_pins<3> = BEL "reggie/conf_6" PINNAME Q;
PIN reggie/conf_5_pins<3> = BEL "reggie/conf_5" PINNAME Q;
PIN reggie/conf_4_pins<3> = BEL "reggie/conf_4" PINNAME Q;
PIN reggie/conf_3_pins<3> = BEL "reggie/conf_3" PINNAME Q;
PIN reggie/conf_2_pins<3> = BEL "reggie/conf_2" PINNAME Q;
PIN reggie/conf_1_pins<3> = BEL "reggie/conf_1" PINNAME Q;
PIN reggie/conf_0_pins<3> = BEL "reggie/conf_0" PINNAME Q;
PIN reggie/irq_mask_15_pins<3> = BEL "reggie/irq_mask_15" PINNAME Q;
PIN reggie/irq_mask_14_pins<3> = BEL "reggie/irq_mask_14" PINNAME Q;
PIN reggie/irq_mask_13_pins<3> = BEL "reggie/irq_mask_13" PINNAME Q;
PIN reggie/irq_mask_12_pins<3> = BEL "reggie/irq_mask_12" PINNAME Q;
PIN reggie/irq_mask_11_pins<3> = BEL "reggie/irq_mask_11" PINNAME Q;
PIN reggie/irq_mask_10_pins<3> = BEL "reggie/irq_mask_10" PINNAME Q;
PIN reggie/irq_mask_9_pins<3> = BEL "reggie/irq_mask_9" PINNAME Q;
PIN reggie/irq_mask_8_pins<3> = BEL "reggie/irq_mask_8" PINNAME Q;
PIN reggie/irq_mask_7_pins<3> = BEL "reggie/irq_mask_7" PINNAME Q;
PIN reggie/irq_mask_6_pins<3> = BEL "reggie/irq_mask_6" PINNAME Q;
PIN reggie/irq_mask_5_pins<3> = BEL "reggie/irq_mask_5" PINNAME Q;
PIN reggie/irq_mask_4_pins<3> = BEL "reggie/irq_mask_4" PINNAME Q;
PIN reggie/irq_mask_3_pins<3> = BEL "reggie/irq_mask_3" PINNAME Q;
PIN reggie/irq_mask_2_pins<3> = BEL "reggie/irq_mask_2" PINNAME Q;
PIN reggie/irq_mask_1_pins<3> = BEL "reggie/irq_mask_1" PINNAME Q;
PIN reggie/irq_mask_0_pins<3> = BEL "reggie/irq_mask_0" PINNAME Q;
PIN reggie/irq_clr_14_pins<3> = BEL "reggie/irq_clr_14" PINNAME Q;
PIN reggie/irq_clr_13_pins<3> = BEL "reggie/irq_clr_13" PINNAME Q;
PIN reggie/irq_clr_12_pins<3> = BEL "reggie/irq_clr_12" PINNAME Q;
PIN reggie/irq_clr_10_pins<3> = BEL "reggie/irq_clr_10" PINNAME Q;
PIN reggie/irq_clr_9_pins<3> = BEL "reggie/irq_clr_9" PINNAME Q;
PIN reggie/irq_clr_8_pins<3> = BEL "reggie/irq_clr_8" PINNAME Q;
PIN reggie/irq_clr_6_pins<3> = BEL "reggie/irq_clr_6" PINNAME Q;
PIN reggie/irq_clr_5_pins<3> = BEL "reggie/irq_clr_5" PINNAME Q;
PIN reggie/irq_clr_4_pins<3> = BEL "reggie/irq_clr_4" PINNAME Q;
PIN reggie/irq_clr_2_pins<3> = BEL "reggie/irq_clr_2" PINNAME Q;
PIN reggie/irq_clr_1_pins<3> = BEL "reggie/irq_clr_1" PINNAME Q;
PIN reggie/irq_clr_0_pins<3> = BEL "reggie/irq_clr_0" PINNAME Q;
PIN reggie/dat_o_15_pins<3> = BEL "reggie/dat_o_15" PINNAME Q;
PIN reggie/dat_o_14_pins<3> = BEL "reggie/dat_o_14" PINNAME Q;
PIN reggie/dat_o_13_pins<3> = BEL "reggie/dat_o_13" PINNAME Q;
PIN reggie/dat_o_12_pins<3> = BEL "reggie/dat_o_12" PINNAME Q;
PIN reggie/dat_o_11_pins<3> = BEL "reggie/dat_o_11" PINNAME Q;
PIN reggie/dat_o_10_pins<3> = BEL "reggie/dat_o_10" PINNAME Q;
PIN reggie/dat_o_9_pins<3> = BEL "reggie/dat_o_9" PINNAME Q;
PIN reggie/dat_o_8_pins<3> = BEL "reggie/dat_o_8" PINNAME Q;
PIN reggie/dat_o_7_pins<3> = BEL "reggie/dat_o_7" PINNAME Q;
PIN reggie/dat_o_6_pins<3> = BEL "reggie/dat_o_6" PINNAME Q;
PIN reggie/dat_o_5_pins<3> = BEL "reggie/dat_o_5" PINNAME Q;
PIN reggie/dat_o_4_pins<3> = BEL "reggie/dat_o_4" PINNAME Q;
PIN reggie/dat_o_3_pins<3> = BEL "reggie/dat_o_3" PINNAME Q;
PIN reggie/dat_o_2_pins<3> = BEL "reggie/dat_o_2" PINNAME Q;
PIN reggie/dat_o_1_pins<3> = BEL "reggie/dat_o_1" PINNAME Q;
PIN reggie/dat_o_0_pins<3> = BEL "reggie/dat_o_0" PINNAME Q;
PIN reggie/irq_clr_ld_pins<2> = BEL "reggie/irq_clr_ld" PINNAME Q;
PIN reggie/irq_mask_ld_pins<2> = BEL "reggie/irq_mask_ld" PINNAME Q;
PIN reggie/sync_ld_pins<2> = BEL "reggie/sync_ld" PINNAME Q;
PIN reggie/trig_src_ld_pins<2> = BEL "reggie/trig_src_ld" PINNAME Q;
PIN reggie/conf_ld_pins<2> = BEL "reggie/conf_ld" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_0_pins<3> = BEL "tg[1]/tg_reg/dat_o_0" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_1_pins<3> = BEL "tg[1]/tg_reg/dat_o_1" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_2_pins<3> = BEL "tg[1]/tg_reg/dat_o_2" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_3_pins<3> = BEL "tg[1]/tg_reg/dat_o_3" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_4_pins<3> = BEL "tg[1]/tg_reg/dat_o_4" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_5_pins<3> = BEL "tg[1]/tg_reg/dat_o_5" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_6_pins<3> = BEL "tg[1]/tg_reg/dat_o_6" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_7_pins<3> = BEL "tg[1]/tg_reg/dat_o_7" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_8_pins<3> = BEL "tg[1]/tg_reg/dat_o_8" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_9_pins<3> = BEL "tg[1]/tg_reg/dat_o_9" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_10_pins<3> = BEL "tg[1]/tg_reg/dat_o_10" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_11_pins<3> = BEL "tg[1]/tg_reg/dat_o_11" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_12_pins<3> = BEL "tg[1]/tg_reg/dat_o_12" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_13_pins<3> = BEL "tg[1]/tg_reg/dat_o_13" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_14_pins<3> = BEL "tg[1]/tg_reg/dat_o_14" PINNAME Q;
PIN tg[1]/tg_reg/dat_o_15_pins<3> = BEL "tg[1]/tg_reg/dat_o_15" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_0_pins<3> = BEL "tg[2]/tg_reg/dat_o_0" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_1_pins<3> = BEL "tg[2]/tg_reg/dat_o_1" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_2_pins<3> = BEL "tg[2]/tg_reg/dat_o_2" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_3_pins<3> = BEL "tg[2]/tg_reg/dat_o_3" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_4_pins<3> = BEL "tg[2]/tg_reg/dat_o_4" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_5_pins<3> = BEL "tg[2]/tg_reg/dat_o_5" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_6_pins<3> = BEL "tg[2]/tg_reg/dat_o_6" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_7_pins<3> = BEL "tg[2]/tg_reg/dat_o_7" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_8_pins<3> = BEL "tg[2]/tg_reg/dat_o_8" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_9_pins<3> = BEL "tg[2]/tg_reg/dat_o_9" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_10_pins<3> = BEL "tg[2]/tg_reg/dat_o_10" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_11_pins<3> = BEL "tg[2]/tg_reg/dat_o_11" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_12_pins<3> = BEL "tg[2]/tg_reg/dat_o_12" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_13_pins<3> = BEL "tg[2]/tg_reg/dat_o_13" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_14_pins<3> = BEL "tg[2]/tg_reg/dat_o_14" PINNAME Q;
PIN tg[2]/tg_reg/dat_o_15_pins<3> = BEL "tg[2]/tg_reg/dat_o_15" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_0_pins<3> = BEL "tg[3]/tg_reg/dat_o_0" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_1_pins<3> = BEL "tg[3]/tg_reg/dat_o_1" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_2_pins<3> = BEL "tg[3]/tg_reg/dat_o_2" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_3_pins<3> = BEL "tg[3]/tg_reg/dat_o_3" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_4_pins<3> = BEL "tg[3]/tg_reg/dat_o_4" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_5_pins<3> = BEL "tg[3]/tg_reg/dat_o_5" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_6_pins<3> = BEL "tg[3]/tg_reg/dat_o_6" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_7_pins<3> = BEL "tg[3]/tg_reg/dat_o_7" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_8_pins<3> = BEL "tg[3]/tg_reg/dat_o_8" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_9_pins<3> = BEL "tg[3]/tg_reg/dat_o_9" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_10_pins<3> = BEL "tg[3]/tg_reg/dat_o_10" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_11_pins<3> = BEL "tg[3]/tg_reg/dat_o_11" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_12_pins<3> = BEL "tg[3]/tg_reg/dat_o_12" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_13_pins<3> = BEL "tg[3]/tg_reg/dat_o_13" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_14_pins<3> = BEL "tg[3]/tg_reg/dat_o_14" PINNAME Q;
PIN tg[3]/tg_reg/dat_o_15_pins<3> = BEL "tg[3]/tg_reg/dat_o_15" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_0_pins<3> = BEL "tg[4]/tg_reg/dat_o_0" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_1_pins<3> = BEL "tg[4]/tg_reg/dat_o_1" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_2_pins<3> = BEL "tg[4]/tg_reg/dat_o_2" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_3_pins<3> = BEL "tg[4]/tg_reg/dat_o_3" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_4_pins<3> = BEL "tg[4]/tg_reg/dat_o_4" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_5_pins<3> = BEL "tg[4]/tg_reg/dat_o_5" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_6_pins<3> = BEL "tg[4]/tg_reg/dat_o_6" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_7_pins<3> = BEL "tg[4]/tg_reg/dat_o_7" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_8_pins<3> = BEL "tg[4]/tg_reg/dat_o_8" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_9_pins<3> = BEL "tg[4]/tg_reg/dat_o_9" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_10_pins<3> = BEL "tg[4]/tg_reg/dat_o_10" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_11_pins<3> = BEL "tg[4]/tg_reg/dat_o_11" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_12_pins<3> = BEL "tg[4]/tg_reg/dat_o_12" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_13_pins<3> = BEL "tg[4]/tg_reg/dat_o_13" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_14_pins<3> = BEL "tg[4]/tg_reg/dat_o_14" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_15_pins<3> = BEL "tg[4]/tg_reg/dat_o_15" PINNAME Q;
PIN tg[4]/tg_reg/dat_o_cmp_eq00041_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_cmp_eq00041" PINNAME D;
PIN tg[3]/tg_reg/dat_o_cmp_eq00041_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_cmp_eq00041" PINNAME D;
PIN tg[2]/tg_reg/dat_o_cmp_eq00041_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_cmp_eq00041" PINNAME D;
PIN tg[1]/tg_reg/dat_o_cmp_eq00041_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_cmp_eq00041" PINNAME D;
PIN reggie/sync_ld_and00001_pins<4> = BEL "reggie/sync_ld_and00001" PINNAME D;
PIN reggie/trig_src_ld_and00001_pins<4> = BEL "reggie/trig_src_ld_and00001"
        PINNAME D;
PIN reggie/irq_mask_ld_and00002_pins<4> = BEL "reggie/irq_mask_ld_and00002"
        PINNAME D;
PIN reggie/conf_ld_and00003_pins<4> = BEL "reggie/conf_ld_and00003" PINNAME D;
PIN tg[4]/tg_reg/dat_o_cmp_eq00061_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_cmp_eq00061" PINNAME D;
PIN tg[4]/tg_reg/dat_o_cmp_eq00011_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_cmp_eq00011" PINNAME D;
PIN tg[3]/tg_reg/dat_o_cmp_eq00061_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_cmp_eq00061" PINNAME D;
PIN tg[3]/tg_reg/dat_o_cmp_eq00011_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_cmp_eq00011" PINNAME D;
PIN tg[2]/tg_reg/dat_o_cmp_eq00061_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_cmp_eq00061" PINNAME D;
PIN tg[2]/tg_reg/dat_o_cmp_eq00011_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_cmp_eq00011" PINNAME D;
PIN tg[1]/tg_reg/dat_o_cmp_eq00061_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_cmp_eq00061" PINNAME D;
PIN tg[1]/tg_reg/dat_o_cmp_eq00011_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_cmp_eq00011" PINNAME D;
PIN tg[4]/tg_reg/dat_o_or00001_pins<4> = BEL "tg[4]/tg_reg/dat_o_or00001"
        PINNAME D;
PIN tg[3]/tg_reg/dat_o_or00001_pins<4> = BEL "tg[3]/tg_reg/dat_o_or00001"
        PINNAME D;
PIN tg[2]/tg_reg/dat_o_or00001_pins<4> = BEL "tg[2]/tg_reg/dat_o_or00001"
        PINNAME D;
PIN tg[1]/tg_reg/dat_o_or00001_pins<4> = BEL "tg[1]/tg_reg/dat_o_or00001"
        PINNAME D;
PIN reggie/dat_o_cmp_eq00032_pins<4> = BEL "reggie/dat_o_cmp_eq00032" PINNAME
        D;
PIN reggie/dat_o_cmp_eq00001_pins<4> = BEL "reggie/dat_o_cmp_eq00001" PINNAME
        D;
PIN reggie/dat_o_or0000_pins<4> = BEL "reggie/dat_o_or0000" PINNAME D;
PIN reggie/dat_o_mux0000[7]7_pins<3> = BEL "reggie/dat_o_mux0000[7]7" PINNAME
        D;
PIN reggie/dat_o_mux0000[7]20_pins<3> = BEL "reggie/dat_o_mux0000[7]20"
        PINNAME D;
PIN reggie/dat_o_mux0000[7]65_pins<4> = BEL "reggie/dat_o_mux0000[7]65"
        PINNAME D;
PIN reggie/dat_o_mux0000[3]7_pins<3> = BEL "reggie/dat_o_mux0000[3]7" PINNAME
        D;
PIN reggie/dat_o_mux0000[3]20_pins<3> = BEL "reggie/dat_o_mux0000[3]20"
        PINNAME D;
PIN reggie/dat_o_mux0000[3]65_pins<4> = BEL "reggie/dat_o_mux0000[3]65"
        PINNAME D;
PIN reggie/dat_o_mux0000[11]7_pins<3> = BEL "reggie/dat_o_mux0000[11]7"
        PINNAME D;
PIN reggie/dat_o_mux0000[11]20_pins<3> = BEL "reggie/dat_o_mux0000[11]20"
        PINNAME D;
PIN reggie/dat_o_mux0000[11]65_pins<4> = BEL "reggie/dat_o_mux0000[11]65"
        PINNAME D;
PIN reggie/dat_o_mux0000[2]7_pins<3> = BEL "reggie/dat_o_mux0000[2]7" PINNAME
        D;
PIN reggie/dat_o_mux0000[2]20_pins<3> = BEL "reggie/dat_o_mux0000[2]20"
        PINNAME D;
PIN reggie/dat_o_mux0000[10]7_pins<3> = BEL "reggie/dat_o_mux0000[10]7"
        PINNAME D;
PIN reggie/dat_o_mux0000[10]20_pins<3> = BEL "reggie/dat_o_mux0000[10]20"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]7_pins<3> = BEL "reggie/dat_o_mux0000[12]7"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]14_pins<3> = BEL "reggie/dat_o_mux0000[12]14"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]50_pins<4> = BEL "reggie/dat_o_mux0000[12]50"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]97_pins<2> = BEL "reggie/dat_o_mux0000[12]97"
        PINNAME A3;
PIN reggie/dat_o_mux0000[12]97_pins<4> = BEL "reggie/dat_o_mux0000[12]97"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]120_pins<1> = BEL "reggie/dat_o_mux0000[12]120"
        PINNAME A2;
PIN reggie/dat_o_mux0000[12]120_pins<4> = BEL "reggie/dat_o_mux0000[12]120"
        PINNAME D;
PIN reggie/dat_o_mux0000[9]7_pins<3> = BEL "reggie/dat_o_mux0000[9]7" PINNAME
        D;
PIN reggie/dat_o_mux0000[9]20_pins<3> = BEL "reggie/dat_o_mux0000[9]20"
        PINNAME D;
PIN reggie/dat_o_mux0000[9]73_pins<4> = BEL "reggie/dat_o_mux0000[9]73"
        PINNAME D;
PIN reggie/dat_o_mux0000[8]7_pins<3> = BEL "reggie/dat_o_mux0000[8]7" PINNAME
        D;
PIN reggie/dat_o_mux0000[8]20_pins<3> = BEL "reggie/dat_o_mux0000[8]20"
        PINNAME D;
PIN reggie/dat_o_mux0000[8]73_pins<4> = BEL "reggie/dat_o_mux0000[8]73"
        PINNAME D;
PIN reggie/dat_o_mux0000[6]12_pins<4> = BEL "reggie/dat_o_mux0000[6]12"
        PINNAME D;
PIN reggie/dat_o_mux0000[6]26_pins<3> = BEL "reggie/dat_o_mux0000[6]26"
        PINNAME D;
PIN reggie/dat_o_mux0000[6]122_pins<2> = BEL "reggie/dat_o_mux0000[6]122"
        PINNAME A3;
PIN reggie/dat_o_mux0000[6]122_pins<4> = BEL "reggie/dat_o_mux0000[6]122"
        PINNAME D;
PIN reggie/dat_o_mux0000[5]12_pins<4> = BEL "reggie/dat_o_mux0000[5]12"
        PINNAME D;
PIN reggie/dat_o_mux0000[5]26_pins<3> = BEL "reggie/dat_o_mux0000[5]26"
        PINNAME D;
PIN reggie/dat_o_mux0000[5]79_pins<4> = BEL "reggie/dat_o_mux0000[5]79"
        PINNAME D;
PIN reggie/dat_o_mux0000[5]126_pins<3> = BEL "reggie/dat_o_mux0000[5]126"
        PINNAME A4;
PIN reggie/dat_o_mux0000[5]126_pins<4> = BEL "reggie/dat_o_mux0000[5]126"
        PINNAME D;
PIN reggie/dat_o_mux0000[4]12_pins<4> = BEL "reggie/dat_o_mux0000[4]12"
        PINNAME D;
PIN reggie/dat_o_mux0000[4]26_pins<3> = BEL "reggie/dat_o_mux0000[4]26"
        PINNAME D;
PIN reggie/dat_o_mux0000[4]79_pins<4> = BEL "reggie/dat_o_mux0000[4]79"
        PINNAME D;
PIN reggie/dat_o_mux0000[4]126_pins<3> = BEL "reggie/dat_o_mux0000[4]126"
        PINNAME A4;
PIN reggie/dat_o_mux0000[4]126_pins<4> = BEL "reggie/dat_o_mux0000[4]126"
        PINNAME D;
PIN reggie/dat_o_mux0000[1]12_pins<4> = BEL "reggie/dat_o_mux0000[1]12"
        PINNAME D;
PIN reggie/dat_o_mux0000[1]26_pins<3> = BEL "reggie/dat_o_mux0000[1]26"
        PINNAME D;
PIN reggie/dat_o_mux0000[1]79_pins<4> = BEL "reggie/dat_o_mux0000[1]79"
        PINNAME D;
PIN reggie/dat_o_mux0000[1]126_pins<3> = BEL "reggie/dat_o_mux0000[1]126"
        PINNAME A4;
PIN reggie/dat_o_mux0000[1]126_pins<4> = BEL "reggie/dat_o_mux0000[1]126"
        PINNAME D;
PIN reggie/dat_o_mux0000[0]12_pins<4> = BEL "reggie/dat_o_mux0000[0]12"
        PINNAME D;
PIN reggie/dat_o_mux0000[0]26_pins<3> = BEL "reggie/dat_o_mux0000[0]26"
        PINNAME D;
PIN reggie/dat_o_mux0000[0]79_pins<4> = BEL "reggie/dat_o_mux0000[0]79"
        PINNAME D;
PIN reggie/dat_o_mux0000[0]126_pins<3> = BEL "reggie/dat_o_mux0000[0]126"
        PINNAME A4;
PIN reggie/dat_o_mux0000[0]126_pins<4> = BEL "reggie/dat_o_mux0000[0]126"
        PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[15]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[15]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[15]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[15]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[15]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[15]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[15]35_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[15]35" PINNAME A3;
PIN tg[4]/tg_reg/dat_o_mux0000[15]35_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[15]35" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[14]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[14]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[14]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[14]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[14]23_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[14]23" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[14]23_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[14]23" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[14]35_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[14]35" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[13]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[13]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[13]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[13]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[13]23_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[13]23" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[13]23_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[13]23" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[13]35_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[13]35" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[15]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[15]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[15]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[15]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[15]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[15]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[15]35_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[15]35" PINNAME A3;
PIN tg[3]/tg_reg/dat_o_mux0000[15]35_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[15]35" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[14]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[14]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[14]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[14]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[14]23_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[14]23" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[14]23_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[14]23" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[14]35_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[14]35" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[13]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[13]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[13]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[13]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[13]23_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[13]23" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[13]23_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[13]23" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[13]35_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[13]35" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[15]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[15]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[15]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[15]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[15]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[15]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[15]35_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[15]35" PINNAME A3;
PIN tg[2]/tg_reg/dat_o_mux0000[15]35_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[15]35" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[14]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[14]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[14]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[14]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[14]23_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[14]23" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[14]23_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[14]23" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[14]35_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[14]35" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[13]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[13]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[13]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[13]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[13]23_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[13]23" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[13]23_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[13]23" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[13]35_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[13]35" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[15]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[15]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[15]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[15]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[15]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[15]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[15]35_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[15]35" PINNAME A3;
PIN tg[1]/tg_reg/dat_o_mux0000[15]35_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[15]35" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[14]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[14]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[14]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[14]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[14]23_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[14]23" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[14]23_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[14]23" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[14]35_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[14]35" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[13]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[13]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[13]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[13]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[13]23_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[13]23" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[13]23_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[13]23" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[13]35_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[13]35" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[9]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[9]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[9]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[9]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[9]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[9]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[9]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[9]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[9]41_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[9]41" PINNAME A3;
PIN tg[4]/tg_reg/dat_o_mux0000[9]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[9]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[8]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[8]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[8]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[8]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[8]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[8]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[8]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[8]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[8]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[8]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[8]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[8]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[7]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[7]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[7]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[7]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[7]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[7]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[7]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[7]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[7]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[7]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[7]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[7]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[6]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[6]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[6]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[6]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[6]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[6]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[6]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[6]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[6]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[6]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[6]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[6]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[5]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[5]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[5]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[5]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[5]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[5]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[5]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[5]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[5]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[5]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[5]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[5]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[4]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[4]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[4]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[4]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[4]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[4]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[4]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[4]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[4]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[4]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[4]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[4]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[3]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[3]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[3]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[3]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[3]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[3]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[3]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[3]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[3]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[3]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[3]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[3]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[2]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[2]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[2]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[2]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[2]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[2]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[2]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[2]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[2]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[2]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[2]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[2]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[1]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[1]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[1]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[1]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[1]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[1]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[1]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[1]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[1]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[1]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[1]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[1]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[12]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[12]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[12]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[12]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[12]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[12]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[12]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[12]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[12]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[12]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[12]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[12]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[11]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[11]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[11]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[11]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[11]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[11]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[11]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[11]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[11]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[11]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[11]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[11]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[10]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[10]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[10]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[10]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[10]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[10]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[10]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[10]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[10]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[10]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[10]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[10]41" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[0]9_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[0]9" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[0]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[0]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[0]22_pins<2> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[0]22" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[0]30_pins<0> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[0]30" PINNAME A1;
PIN tg[4]/tg_reg/dat_o_mux0000[0]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[0]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[0]41_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[0]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[9]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[9]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[9]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[9]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[9]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[9]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[9]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[9]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[9]41_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[9]41" PINNAME A3;
PIN tg[3]/tg_reg/dat_o_mux0000[9]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[9]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[8]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[8]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[8]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[8]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[8]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[8]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[8]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[8]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[8]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[8]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[8]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[8]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[7]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[7]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[7]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[7]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[7]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[7]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[7]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[7]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[7]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[7]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[7]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[7]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[6]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[6]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[6]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[6]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[6]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[6]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[6]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[6]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[6]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[6]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[6]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[6]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[5]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[5]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[5]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[5]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[5]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[5]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[5]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[5]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[5]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[5]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[5]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[5]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[4]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[4]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[4]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[4]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[4]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[4]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[4]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[4]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[4]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[4]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[4]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[4]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[3]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[3]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[3]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[3]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[3]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[3]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[3]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[3]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[3]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[3]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[3]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[3]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[2]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[2]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[2]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[2]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[2]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[2]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[2]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[2]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[2]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[2]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[2]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[2]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[1]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[1]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[1]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[1]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[1]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[1]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[1]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[1]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[1]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[1]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[1]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[1]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[12]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[12]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[12]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[12]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[12]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[12]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[12]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[12]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[12]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[12]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[12]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[12]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[11]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[11]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[11]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[11]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[11]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[11]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[11]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[11]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[11]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[11]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[11]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[11]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[10]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[10]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[10]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[10]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[10]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[10]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[10]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[10]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[10]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[10]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[10]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[10]41" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[0]9_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[0]9" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[0]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[0]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[0]22_pins<2> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[0]22" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[0]30_pins<0> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[0]30" PINNAME A1;
PIN tg[3]/tg_reg/dat_o_mux0000[0]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[0]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[0]41_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[0]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[9]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[9]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[9]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[9]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[9]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[9]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[9]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[9]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[9]41_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[9]41" PINNAME A3;
PIN tg[2]/tg_reg/dat_o_mux0000[9]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[9]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[8]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[8]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[8]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[8]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[8]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[8]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[8]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[8]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[8]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[8]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[8]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[8]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[7]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[7]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[7]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[7]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[7]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[7]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[7]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[7]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[7]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[7]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[7]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[7]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[6]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[6]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[6]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[6]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[6]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[6]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[6]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[6]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[6]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[6]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[6]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[6]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[5]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[5]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[5]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[5]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[5]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[5]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[5]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[5]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[5]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[5]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[5]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[5]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[4]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[4]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[4]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[4]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[4]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[4]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[4]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[4]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[4]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[4]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[4]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[4]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[3]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[3]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[3]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[3]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[3]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[3]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[3]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[3]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[3]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[3]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[3]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[3]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[2]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[2]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[2]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[2]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[2]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[2]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[2]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[2]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[2]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[2]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[2]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[2]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[1]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[1]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[1]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[1]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[1]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[1]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[1]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[1]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[1]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[1]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[1]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[1]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[12]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[12]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[12]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[12]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[12]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[12]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[12]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[12]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[12]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[12]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[12]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[12]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[11]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[11]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[11]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[11]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[11]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[11]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[11]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[11]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[11]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[11]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[11]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[11]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[10]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[10]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[10]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[10]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[10]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[10]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[10]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[10]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[10]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[10]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[10]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[10]41" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[0]9_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[0]9" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[0]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[0]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[0]22_pins<2> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[0]22" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[0]30_pins<0> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[0]30" PINNAME A1;
PIN tg[2]/tg_reg/dat_o_mux0000[0]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[0]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[0]41_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[0]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[9]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[9]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[9]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[9]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[9]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[9]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[9]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[9]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[9]41_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[9]41" PINNAME A3;
PIN tg[1]/tg_reg/dat_o_mux0000[9]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[9]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[8]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[8]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[8]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[8]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[8]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[8]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[8]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[8]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[8]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[8]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[8]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[8]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[7]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[7]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[7]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[7]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[7]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[7]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[7]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[7]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[7]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[7]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[7]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[7]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[6]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[6]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[6]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[6]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[6]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[6]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[6]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[6]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[6]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[6]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[6]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[6]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[5]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[5]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[5]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[5]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[5]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[5]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[5]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[5]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[5]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[5]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[5]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[5]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[4]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[4]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[4]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[4]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[4]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[4]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[4]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[4]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[4]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[4]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[4]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[4]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[3]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[3]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[3]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[3]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[3]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[3]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[3]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[3]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[3]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[3]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[3]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[3]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[2]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[2]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[2]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[2]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[2]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[2]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[2]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[2]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[2]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[2]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[2]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[2]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[1]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[1]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[1]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[1]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[1]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[1]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[1]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[1]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[1]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[1]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[1]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[1]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[12]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[12]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[12]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[12]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[12]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[12]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[12]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[12]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[12]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[12]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[12]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[12]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[11]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[11]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[11]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[11]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[11]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[11]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[11]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[11]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[11]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[11]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[11]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[11]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[10]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[10]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[10]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[10]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[10]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[10]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[10]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[10]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[10]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[10]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[10]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[10]41" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[0]9_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[0]9" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[0]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[0]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[0]22_pins<2> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[0]22" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[0]30_pins<0> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[0]30" PINNAME A1;
PIN tg[1]/tg_reg/dat_o_mux0000[0]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[0]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[0]41_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[0]41" PINNAME D;
PIN reggie/dat_o_mux0000[15]4_pins<4> = BEL "reggie/dat_o_mux0000[15]4"
        PINNAME D;
PIN reggie/dat_o_mux0000[15]15_pins<4> = BEL "reggie/dat_o_mux0000[15]15"
        PINNAME D;
PIN reggie/dat_o_mux0000[14]16_pins<4> = BEL "reggie/dat_o_mux0000[14]16"
        PINNAME D;
PIN reggie/dat_o_mux0000[14]35_pins<4> = BEL "reggie/dat_o_mux0000[14]35"
        PINNAME D;
PIN reggie/dat_o_mux0000[15]28_pins<4> = BEL "reggie/dat_o_mux0000[15]28"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]63_pins<4> = BEL "reggie/dat_o_mux0000[12]63"
        PINNAME D;
PIN reggie/dat_o_mux0000[5]92_pins<4> = BEL "reggie/dat_o_mux0000[5]92"
        PINNAME D;
PIN reggie/dat_o_mux0000[4]92_pins<4> = BEL "reggie/dat_o_mux0000[4]92"
        PINNAME D;
PIN reggie/dat_o_mux0000[1]92_pins<4> = BEL "reggie/dat_o_mux0000[1]92"
        PINNAME D;
PIN reggie/dat_o_mux0000[0]92_pins<4> = BEL "reggie/dat_o_mux0000[0]92"
        PINNAME D;
PIN reggie/dat_o_mux0000[13]9_pins<4> = BEL "reggie/dat_o_mux0000[13]9"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]106_pins<3> = BEL "reggie/dat_o_mux0000[12]106"
        PINNAME D;
PIN reggie/dat_o_mux0000[13]28_pins<3> = BEL "reggie/dat_o_mux0000[13]28"
        PINNAME A4;
PIN reggie/dat_o_mux0000[13]28_pins<4> = BEL "reggie/dat_o_mux0000[13]28"
        PINNAME D;
PIN reggie/dat_o_mux0000[6]133_pins<4> = BEL "reggie/dat_o_mux0000[6]133"
        PINNAME D;
PIN reggie/dat_o_mux0000[5]137_pins<4> = BEL "reggie/dat_o_mux0000[5]137"
        PINNAME D;
PIN reggie/dat_o_mux0000[4]137_pins<4> = BEL "reggie/dat_o_mux0000[4]137"
        PINNAME D;
PIN reggie/dat_o_mux0000[1]137_pins<4> = BEL "reggie/dat_o_mux0000[1]137"
        PINNAME D;
PIN reggie/dat_o_mux0000[0]137_pins<4> = BEL "reggie/dat_o_mux0000[0]137"
        PINNAME D;
PIN reggie/dat_o_mux0000[7]87_pins<3> = BEL "reggie/dat_o_mux0000[7]87"
        PINNAME A4;
PIN reggie/dat_o_mux0000[7]87_pins<4> = BEL "reggie/dat_o_mux0000[7]87"
        PINNAME D;
PIN reggie/dat_o_mux0000[3]87_pins<3> = BEL "reggie/dat_o_mux0000[3]87"
        PINNAME A4;
PIN reggie/dat_o_mux0000[3]87_pins<4> = BEL "reggie/dat_o_mux0000[3]87"
        PINNAME D;
PIN reggie/dat_o_mux0000[11]87_pins<3> = BEL "reggie/dat_o_mux0000[11]87"
        PINNAME A4;
PIN reggie/dat_o_mux0000[11]87_pins<4> = BEL "reggie/dat_o_mux0000[11]87"
        PINNAME D;
PIN reggie/dat_o_mux0000[2]127_pins<3> = BEL "reggie/dat_o_mux0000[2]127"
        PINNAME A4;
PIN reggie/dat_o_mux0000[2]127_pins<4> = BEL "reggie/dat_o_mux0000[2]127"
        PINNAME D;
PIN reggie/dat_o_mux0000[10]127_pins<3> = BEL "reggie/dat_o_mux0000[10]127"
        PINNAME A4;
PIN reggie/dat_o_mux0000[10]127_pins<4> = BEL "reggie/dat_o_mux0000[10]127"
        PINNAME D;
PIN reggie/dat_o_cmp_eq00041_pins<4> = BEL "reggie/dat_o_cmp_eq00041" PINNAME
        D;
PIN reggie/dat_o_mux0000[15]31_pins<4> = BEL "reggie/dat_o_mux0000[15]31"
        PINNAME D;
PIN reggie/dat_o_mux0000[9]131_pins<3> = BEL "reggie/dat_o_mux0000[9]131"
        PINNAME A4;
PIN reggie/dat_o_mux0000[9]131_pins<4> = BEL "reggie/dat_o_mux0000[9]131"
        PINNAME D;
PIN reggie/dat_o_mux0000[8]131_pins<3> = BEL "reggie/dat_o_mux0000[8]131"
        PINNAME A4;
PIN reggie/dat_o_mux0000[8]131_pins<4> = BEL "reggie/dat_o_mux0000[8]131"
        PINNAME D;
PIN reggie/dat_o_mux0000[14]59_pins<0> = BEL "reggie/dat_o_mux0000[14]59"
        PINNAME A1;
PIN reggie/dat_o_mux0000[14]59_pins<4> = BEL "reggie/dat_o_mux0000[14]59"
        PINNAME D;
PIN reggie/dat_o_mux0000[13]65_SW0_pins<3> = BEL
        "reggie/dat_o_mux0000[13]65_SW0" PINNAME A4;
PIN reggie/dat_o_mux0000[13]65_pins<4> = BEL "reggie/dat_o_mux0000[13]65"
        PINNAME D;
PIN reggie/dat_o_mux0000[14]48_pins<4> = BEL "reggie/dat_o_mux0000[14]48"
        PINNAME D;
PIN reggie/dat_o_mux0000[13]54_pins<4> = BEL "reggie/dat_o_mux0000[13]54"
        PINNAME D;
PIN reggie/dat_o_mux0000[9]94_pins<2> = BEL "reggie/dat_o_mux0000[9]94"
        PINNAME A3;
PIN reggie/dat_o_mux0000[9]94_pins<3> = BEL "reggie/dat_o_mux0000[9]94"
        PINNAME D;
PIN reggie/dat_o_mux0000[8]94_pins<2> = BEL "reggie/dat_o_mux0000[8]94"
        PINNAME A3;
PIN reggie/dat_o_mux0000[8]94_pins<3> = BEL "reggie/dat_o_mux0000[8]94"
        PINNAME D;
PIN reggie/irq_clr_ld_and00001_pins<4> = BEL "reggie/irq_clr_ld_and00001"
        PINNAME D;
PIN reggie/dat_o_mux0000[2]92_pins<2> = BEL "reggie/dat_o_mux0000[2]92"
        PINNAME OUT;
PIN reggie/dat_o_mux0000[10]92_pins<2> = BEL "reggie/dat_o_mux0000[10]92"
        PINNAME OUT;
PIN reggie/dat_o_mux0000[2]741_pins<4> = BEL "reggie/dat_o_mux0000[2]741"
        PINNAME D;
PIN reggie/dat_o_mux0000[2]74_f5_pins<2> = BEL "reggie/dat_o_mux0000[2]74_f5"
        PINNAME OUT;
PIN reggie/dat_o_mux0000[10]741_pins<4> = BEL "reggie/dat_o_mux0000[10]741"
        PINNAME D;
PIN reggie/dat_o_mux0000[10]74_f5_pins<2> = BEL
        "reggie/dat_o_mux0000[10]74_f5" PINNAME OUT;
PIN reggie/dat_o_mux0000[6]801_pins<4> = BEL "reggie/dat_o_mux0000[6]801"
        PINNAME D;
PIN reggie/dat_o_mux0000[6]80_f5_pins<2> = BEL "reggie/dat_o_mux0000[6]80_f5"
        PINNAME OUT;
PIN reggie/dat_o_mux0000[14]71_pins<4> = BEL "reggie/dat_o_mux0000[14]71"
        PINNAME D;
PIN reggie/dat_o_mux0000[14]7_f5_pins<2> = BEL "reggie/dat_o_mux0000[14]7_f5"
        PINNAME OUT;
PIN reggie/dat_o_mux0000[7]58_pins<3> = BEL "reggie/dat_o_mux0000[7]58"
        PINNAME D;
PIN reggie/dat_o_mux0000[13]20_pins<4> = BEL "reggie/dat_o_mux0000[13]20"
        PINNAME D;
PIN reggie/dat_o_mux0000[13]41_pins<4> = BEL "reggie/dat_o_mux0000[13]41"
        PINNAME D;
PIN reggie/dat_o_mux0000[13]9_SW0_pins<3> = BEL
        "reggie/dat_o_mux0000[13]9_SW0" PINNAME D;
PIN reggie/dat_o_cmp_eq00051_pins<4> = BEL "reggie/dat_o_cmp_eq00051" PINNAME
        D;
PIN reggie/dat_o_mux0000[14]23_pins<4> = BEL "reggie/dat_o_mux0000[14]23"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]71_pins<3> = BEL "reggie/dat_o_mux0000[12]71"
        PINNAME D;
PIN reggie/dat_o_mux0000[5]100_pins<3> = BEL "reggie/dat_o_mux0000[5]100"
        PINNAME D;
PIN reggie/dat_o_mux0000[4]100_pins<3> = BEL "reggie/dat_o_mux0000[4]100"
        PINNAME D;
PIN reggie/dat_o_mux0000[1]100_pins<3> = BEL "reggie/dat_o_mux0000[1]100"
        PINNAME D;
PIN reggie/dat_o_mux0000[0]100_pins<3> = BEL "reggie/dat_o_mux0000[0]100"
        PINNAME D;
PIN reggie/dat_o_cmp_eq00071_pins<4> = BEL "reggie/dat_o_cmp_eq00071" PINNAME
        D;
PIN reggie/conf_ld_and000011_1_pins<3> = BEL "reggie/conf_ld_and000011_1"
        PINNAME D;
PIN tg[4]/tg_reg/dat_o_cmp_eq00021_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_cmp_eq00021" PINNAME D;
PIN tg[3]/tg_reg/dat_o_cmp_eq00021_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_cmp_eq00021" PINNAME D;
PIN tg[2]/tg_reg/dat_o_cmp_eq00021_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_cmp_eq00021" PINNAME D;
PIN tg[1]/tg_reg/dat_o_cmp_eq00021_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_cmp_eq00021" PINNAME D;
PIN tg[4]/tg_reg/dat_o_cmp_eq00051_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_cmp_eq00051" PINNAME D;
PIN tg[4]/tg_reg/dat_o_cmp_eq00031_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_cmp_eq00031" PINNAME D;
PIN tg[4]/tg_reg/dat_o_cmp_eq00001_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_cmp_eq00001" PINNAME D;
PIN tg[3]/tg_reg/dat_o_cmp_eq00051_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_cmp_eq00051" PINNAME D;
PIN tg[3]/tg_reg/dat_o_cmp_eq00031_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_cmp_eq00031" PINNAME D;
PIN tg[3]/tg_reg/dat_o_cmp_eq00001_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_cmp_eq00001" PINNAME D;
PIN tg[2]/tg_reg/dat_o_cmp_eq00051_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_cmp_eq00051" PINNAME D;
PIN tg[2]/tg_reg/dat_o_cmp_eq00031_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_cmp_eq00031" PINNAME D;
PIN tg[2]/tg_reg/dat_o_cmp_eq00001_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_cmp_eq00001" PINNAME D;
PIN tg[1]/tg_reg/dat_o_cmp_eq00051_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_cmp_eq00051" PINNAME D;
PIN tg[1]/tg_reg/dat_o_cmp_eq00031_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_cmp_eq00031" PINNAME D;
PIN tg[1]/tg_reg/dat_o_cmp_eq00001_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_cmp_eq00001" PINNAME D;
PIN reggie/dat_o_cmp_eq00081_pins<2> = BEL "reggie/dat_o_cmp_eq00081" PINNAME
        D;
PIN reggie/dat_o_or0000_SW0_pins<4> = BEL "reggie/dat_o_or0000_SW0" PINNAME D;
PIN reggie/dat_o_mux0000[7]28_pins<4> = BEL "reggie/dat_o_mux0000[7]28"
        PINNAME D;
PIN reggie/dat_o_mux0000[3]28_pins<4> = BEL "reggie/dat_o_mux0000[3]28"
        PINNAME D;
PIN reggie/dat_o_mux0000[11]28_pins<4> = BEL "reggie/dat_o_mux0000[11]28"
        PINNAME D;
PIN reggie/dat_o_mux0000[2]28_pins<4> = BEL "reggie/dat_o_mux0000[2]28"
        PINNAME D;
PIN reggie/dat_o_mux0000[10]28_pins<4> = BEL "reggie/dat_o_mux0000[10]28"
        PINNAME D;
PIN reggie/dat_o_mux0000[12]19_pins<2> = BEL "reggie/dat_o_mux0000[12]19"
        PINNAME D;
PIN reggie/dat_o_mux0000[9]28_pins<4> = BEL "reggie/dat_o_mux0000[9]28"
        PINNAME D;
PIN reggie/dat_o_mux0000[8]28_pins<4> = BEL "reggie/dat_o_mux0000[8]28"
        PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[15]23_pins<3> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[15]23" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[14]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[14]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[13]21_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[13]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[15]23_pins<3> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[15]23" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[14]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[14]21" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[13]21_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[13]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[15]23_pins<3> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[15]23" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[14]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[14]21" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[13]21_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[13]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[15]23_pins<3> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[15]23" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[14]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[14]21" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[13]21_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[13]21" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[9]30_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[9]30" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[8]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[8]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[7]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[7]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[6]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[6]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[5]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[5]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[4]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[4]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[3]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[3]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[2]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[2]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[1]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[1]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[12]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[12]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[11]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[11]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[10]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[10]4" PINNAME D;
PIN tg[4]/tg_reg/dat_o_mux0000[0]4_pins<4> = BEL
        "tg[4]/tg_reg/dat_o_mux0000[0]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[9]30_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[9]30" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[8]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[8]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[7]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[7]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[6]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[6]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[5]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[5]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[4]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[4]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[3]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[3]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[2]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[2]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[1]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[1]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[12]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[12]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[11]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[11]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[10]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[10]4" PINNAME D;
PIN tg[3]/tg_reg/dat_o_mux0000[0]4_pins<4> = BEL
        "tg[3]/tg_reg/dat_o_mux0000[0]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[9]30_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[9]30" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[8]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[8]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[7]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[7]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[6]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[6]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[5]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[5]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[4]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[4]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[3]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[3]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[2]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[2]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[1]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[1]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[12]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[12]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[11]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[11]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[10]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[10]4" PINNAME D;
PIN tg[2]/tg_reg/dat_o_mux0000[0]4_pins<4> = BEL
        "tg[2]/tg_reg/dat_o_mux0000[0]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[9]30_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[9]30" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[8]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[8]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[7]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[7]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[6]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[6]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[5]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[5]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[4]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[4]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[3]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[3]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[2]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[2]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[1]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[1]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[12]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[12]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[11]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[11]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[10]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[10]4" PINNAME D;
PIN tg[1]/tg_reg/dat_o_mux0000[0]4_pins<4> = BEL
        "tg[1]/tg_reg/dat_o_mux0000[0]4" PINNAME D;
PIN reggie/dat_o_cmp_eq00061_pins<4> = BEL "reggie/dat_o_cmp_eq00061" PINNAME
        D;
PIN reggie/dat_o_mux0000[9]86_pins<4> = BEL "reggie/dat_o_mux0000[9]86"
        PINNAME D;
PIN reggie/dat_o_mux0000[8]86_pins<4> = BEL "reggie/dat_o_mux0000[8]86"
        PINNAME D;
PIN reggie/dat_o_mux0000[6]34_SW0_pins<4> = BEL
        "reggie/dat_o_mux0000[6]34_SW0" PINNAME D;
PIN reggie/dat_o_mux0000[5]34_SW0_pins<4> = BEL
        "reggie/dat_o_mux0000[5]34_SW0" PINNAME D;
PIN reggie/dat_o_mux0000[4]34_SW0_pins<4> = BEL
        "reggie/dat_o_mux0000[4]34_SW0" PINNAME D;
PIN reggie/dat_o_mux0000[1]34_SW0_pins<4> = BEL
        "reggie/dat_o_mux0000[1]34_SW0" PINNAME D;
PIN reggie/dat_o_mux0000[0]34_SW0_pins<4> = BEL
        "reggie/dat_o_mux0000[0]34_SW0" PINNAME D;
PIN reggie/dat_o_mux0000[6]98_pins<4> = BEL "reggie/dat_o_mux0000[6]98"
        PINNAME D;
PIN "reggie/sync_15_pins<3>" TIG;
PIN "reggie/sync_14_pins<3>" TIG;
PIN "reggie/sync_13_pins<3>" TIG;
PIN "reggie/sync_12_pins<3>" TIG;
PIN "reggie/sync_11_pins<3>" TIG;
PIN "reggie/sync_10_pins<3>" TIG;
PIN "reggie/sync_9_pins<3>" TIG;
PIN "reggie/sync_8_pins<3>" TIG;
PIN "reggie/sync_7_pins<3>" TIG;
PIN "reggie/sync_6_pins<3>" TIG;
PIN "reggie/sync_5_pins<3>" TIG;
PIN "reggie/sync_4_pins<3>" TIG;
PIN "reggie/sync_3_pins<3>" TIG;
PIN "reggie/sync_2_pins<3>" TIG;
PIN "reggie/sync_1_pins<3>" TIG;
PIN "reggie/sync_0_pins<3>" TIG;
PIN "reggie/trig_src_15_pins<3>" TIG;
PIN "reggie/trig_src_14_pins<3>" TIG;
PIN "reggie/trig_src_13_pins<3>" TIG;
PIN "reggie/trig_src_12_pins<3>" TIG;
PIN "reggie/trig_src_11_pins<3>" TIG;
PIN "reggie/trig_src_10_pins<3>" TIG;
PIN "reggie/trig_src_9_pins<3>" TIG;
PIN "reggie/trig_src_8_pins<3>" TIG;
PIN "reggie/trig_src_7_pins<3>" TIG;
PIN "reggie/trig_src_6_pins<3>" TIG;
PIN "reggie/trig_src_5_pins<3>" TIG;
PIN "reggie/trig_src_4_pins<3>" TIG;
PIN "reggie/trig_src_3_pins<3>" TIG;
PIN "reggie/trig_src_2_pins<3>" TIG;
PIN "reggie/trig_src_1_pins<3>" TIG;
PIN "reggie/trig_src_0_pins<3>" TIG;
PIN "reggie/conf_15_pins<3>" TIG;
PIN "reggie/conf_14_pins<3>" TIG;
PIN "reggie/conf_13_pins<3>" TIG;
PIN "reggie/conf_12_pins<3>" TIG;
PIN "reggie/conf_11_pins<3>" TIG;
PIN "reggie/conf_10_pins<3>" TIG;
PIN "reggie/conf_9_pins<3>" TIG;
PIN "reggie/conf_8_pins<3>" TIG;
PIN "reggie/conf_7_pins<3>" TIG;
PIN "reggie/conf_6_pins<3>" TIG;
PIN "reggie/conf_5_pins<3>" TIG;
PIN "reggie/conf_4_pins<3>" TIG;
PIN "reggie/conf_3_pins<3>" TIG;
PIN "reggie/conf_2_pins<3>" TIG;
PIN "reggie/conf_1_pins<3>" TIG;
PIN "reggie/conf_0_pins<3>" TIG;
PIN "reggie/irq_mask_15_pins<3>" TIG;
PIN "reggie/irq_mask_14_pins<3>" TIG;
PIN "reggie/irq_mask_13_pins<3>" TIG;
PIN "reggie/irq_mask_12_pins<3>" TIG;
PIN "reggie/irq_mask_11_pins<3>" TIG;
PIN "reggie/irq_mask_10_pins<3>" TIG;
PIN "reggie/irq_mask_9_pins<3>" TIG;
PIN "reggie/irq_mask_8_pins<3>" TIG;
PIN "reggie/irq_mask_7_pins<3>" TIG;
PIN "reggie/irq_mask_6_pins<3>" TIG;
PIN "reggie/irq_mask_5_pins<3>" TIG;
PIN "reggie/irq_mask_4_pins<3>" TIG;
PIN "reggie/irq_mask_3_pins<3>" TIG;
PIN "reggie/irq_mask_2_pins<3>" TIG;
PIN "reggie/irq_mask_1_pins<3>" TIG;
PIN "reggie/irq_mask_0_pins<3>" TIG;
PIN "reggie/irq_clr_14_pins<3>" TIG;
PIN "reggie/irq_clr_13_pins<3>" TIG;
PIN "reggie/irq_clr_12_pins<3>" TIG;
PIN "reggie/irq_clr_10_pins<3>" TIG;
PIN "reggie/irq_clr_9_pins<3>" TIG;
PIN "reggie/irq_clr_8_pins<3>" TIG;
PIN "reggie/irq_clr_6_pins<3>" TIG;
PIN "reggie/irq_clr_5_pins<3>" TIG;
PIN "reggie/irq_clr_4_pins<3>" TIG;
PIN "reggie/irq_clr_2_pins<3>" TIG;
PIN "reggie/irq_clr_1_pins<3>" TIG;
PIN "reggie/irq_clr_0_pins<3>" TIG;
PIN "reggie/dat_o_15_pins<3>" TIG;
PIN "reggie/dat_o_14_pins<3>" TIG;
PIN "reggie/dat_o_13_pins<3>" TIG;
PIN "reggie/dat_o_12_pins<3>" TIG;
PIN "reggie/dat_o_11_pins<3>" TIG;
PIN "reggie/dat_o_10_pins<3>" TIG;
PIN "reggie/dat_o_9_pins<3>" TIG;
PIN "reggie/dat_o_8_pins<3>" TIG;
PIN "reggie/dat_o_7_pins<3>" TIG;
PIN "reggie/dat_o_6_pins<3>" TIG;
PIN "reggie/dat_o_5_pins<3>" TIG;
PIN "reggie/dat_o_4_pins<3>" TIG;
PIN "reggie/dat_o_3_pins<3>" TIG;
PIN "reggie/dat_o_2_pins<3>" TIG;
PIN "reggie/dat_o_1_pins<3>" TIG;
PIN "reggie/dat_o_0_pins<3>" TIG;
PIN "reggie/irq_clr_ld_pins<2>" TIG;
PIN "reggie/irq_mask_ld_pins<2>" TIG;
PIN "reggie/sync_ld_pins<2>" TIG;
PIN "reggie/trig_src_ld_pins<2>" TIG;
PIN "reggie/conf_ld_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_0_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_1_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_2_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_3_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_4_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_5_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_6_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_7_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_8_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_9_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_10_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_11_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_12_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_13_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_14_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_15_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_0_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_1_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_2_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_3_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_4_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_5_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_6_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_7_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_8_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_9_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_10_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_11_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_12_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_13_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_14_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_15_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_0_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_1_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_2_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_3_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_4_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_5_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_6_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_7_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_8_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_9_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_10_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_11_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_12_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_13_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_14_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_15_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_0_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_1_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_2_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_3_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_4_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_5_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_6_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_7_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_8_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_9_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_10_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_11_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_12_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_13_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_14_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_15_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_cmp_eq00041_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_cmp_eq00041_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_cmp_eq00041_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_cmp_eq00041_pins<4>" TIG;
PIN "reggie/sync_ld_and00001_pins<4>" TIG;
PIN "reggie/trig_src_ld_and00001_pins<4>" TIG;
PIN "reggie/irq_mask_ld_and00002_pins<4>" TIG;
PIN "reggie/conf_ld_and00003_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_cmp_eq00061_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_cmp_eq00011_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_cmp_eq00061_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_cmp_eq00011_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_cmp_eq00061_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_cmp_eq00011_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_cmp_eq00061_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_cmp_eq00011_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_or00001_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_or00001_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_or00001_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_or00001_pins<4>" TIG;
PIN "reggie/dat_o_cmp_eq00032_pins<4>" TIG;
PIN "reggie/dat_o_cmp_eq00001_pins<4>" TIG;
PIN "reggie/dat_o_or0000_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[7]7_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[7]20_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[7]65_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[3]7_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[3]20_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[3]65_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[11]7_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[11]20_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[11]65_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[2]7_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[2]20_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[10]7_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[10]20_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[12]7_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[12]14_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[12]50_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[12]97_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[12]97_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[12]120_pins<1>" TIG;
PIN "reggie/dat_o_mux0000[12]120_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[9]7_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[9]20_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[9]73_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[8]7_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[8]20_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[8]73_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[6]12_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[6]26_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[6]122_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[6]122_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[5]12_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[5]26_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[5]79_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[5]126_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[5]126_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[4]12_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[4]26_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[4]79_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[4]126_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[4]126_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[1]12_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[1]26_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[1]79_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[1]126_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[1]126_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[0]12_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[0]26_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[0]79_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[0]126_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[0]126_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[15]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[15]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[15]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[15]35_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[15]35_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[14]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[14]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[14]23_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[14]23_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[14]35_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[13]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[13]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[13]23_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[13]23_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[13]35_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[15]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[15]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[15]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[15]35_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[15]35_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[14]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[14]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[14]23_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[14]23_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[14]35_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[13]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[13]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[13]23_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[13]23_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[13]35_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[15]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[15]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[15]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[15]35_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[15]35_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[14]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[14]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[14]23_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[14]23_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[14]35_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[13]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[13]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[13]23_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[13]23_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[13]35_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[15]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[15]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[15]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[15]35_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[15]35_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[14]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[14]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[14]23_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[14]23_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[14]35_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[13]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[13]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[13]23_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[13]23_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[13]35_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[9]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[9]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[9]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[9]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[9]41_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[9]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[8]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[8]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[8]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[8]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[8]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[8]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[7]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[7]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[7]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[7]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[7]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[7]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[6]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[6]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[6]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[6]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[6]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[6]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[5]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[5]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[5]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[5]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[5]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[5]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[4]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[4]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[4]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[4]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[4]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[4]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[3]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[3]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[3]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[3]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[3]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[3]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[2]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[2]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[2]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[2]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[2]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[2]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[1]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[1]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[1]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[1]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[1]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[1]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[12]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[12]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[12]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[12]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[12]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[12]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[11]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[11]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[11]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[11]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[11]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[11]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[10]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[10]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[10]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[10]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[10]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[10]41_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[0]9_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[0]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[0]22_pins<2>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[0]30_pins<0>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[0]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[0]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[9]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[9]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[9]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[9]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[9]41_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[9]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[8]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[8]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[8]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[8]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[8]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[8]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[7]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[7]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[7]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[7]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[7]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[7]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[6]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[6]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[6]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[6]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[6]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[6]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[5]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[5]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[5]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[5]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[5]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[5]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[4]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[4]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[4]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[4]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[4]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[4]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[3]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[3]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[3]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[3]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[3]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[3]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[2]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[2]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[2]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[2]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[2]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[2]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[1]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[1]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[1]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[1]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[1]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[1]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[12]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[12]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[12]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[12]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[12]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[12]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[11]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[11]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[11]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[11]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[11]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[11]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[10]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[10]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[10]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[10]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[10]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[10]41_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[0]9_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[0]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[0]22_pins<2>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[0]30_pins<0>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[0]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[0]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[9]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[9]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[9]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[9]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[9]41_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[9]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[8]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[8]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[8]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[8]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[8]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[8]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[7]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[7]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[7]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[7]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[7]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[7]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[6]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[6]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[6]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[6]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[6]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[6]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[5]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[5]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[5]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[5]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[5]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[5]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[4]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[4]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[4]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[4]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[4]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[4]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[3]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[3]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[3]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[3]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[3]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[3]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[2]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[2]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[2]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[2]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[2]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[2]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[1]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[1]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[1]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[1]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[1]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[1]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[12]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[12]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[12]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[12]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[12]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[12]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[11]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[11]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[11]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[11]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[11]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[11]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[10]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[10]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[10]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[10]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[10]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[10]41_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[0]9_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[0]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[0]22_pins<2>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[0]30_pins<0>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[0]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[0]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[9]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[9]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[9]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[9]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[9]41_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[9]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[8]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[8]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[8]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[8]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[8]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[8]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[7]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[7]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[7]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[7]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[7]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[7]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[6]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[6]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[6]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[6]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[6]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[6]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[5]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[5]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[5]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[5]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[5]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[5]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[4]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[4]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[4]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[4]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[4]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[4]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[3]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[3]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[3]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[3]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[3]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[3]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[2]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[2]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[2]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[2]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[2]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[2]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[1]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[1]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[1]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[1]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[1]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[1]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[12]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[12]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[12]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[12]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[12]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[12]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[11]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[11]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[11]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[11]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[11]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[11]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[10]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[10]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[10]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[10]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[10]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[10]41_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[0]9_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[0]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[0]22_pins<2>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[0]30_pins<0>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[0]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[0]41_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[15]4_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[15]15_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[14]16_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[14]35_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[15]28_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[12]63_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[5]92_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[4]92_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[1]92_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[0]92_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[13]9_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[12]106_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[13]28_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[13]28_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[6]133_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[5]137_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[4]137_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[1]137_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[0]137_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[7]87_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[7]87_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[3]87_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[3]87_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[11]87_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[11]87_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[2]127_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[2]127_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[10]127_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[10]127_pins<4>" TIG;
PIN "reggie/dat_o_cmp_eq00041_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[15]31_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[9]131_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[9]131_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[8]131_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[8]131_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[14]59_pins<0>" TIG;
PIN "reggie/dat_o_mux0000[14]59_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[13]65_SW0_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[13]65_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[14]48_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[13]54_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[9]94_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[9]94_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[8]94_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[8]94_pins<3>" TIG;
PIN "reggie/irq_clr_ld_and00001_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[2]92_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[10]92_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[2]741_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[2]74_f5_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[10]741_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[10]74_f5_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[6]801_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[6]80_f5_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[14]71_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[14]7_f5_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[7]58_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[13]20_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[13]41_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[13]9_SW0_pins<3>" TIG;
PIN "reggie/dat_o_cmp_eq00051_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[14]23_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[12]71_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[5]100_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[4]100_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[1]100_pins<3>" TIG;
PIN "reggie/dat_o_mux0000[0]100_pins<3>" TIG;
PIN "reggie/dat_o_cmp_eq00071_pins<4>" TIG;
PIN "reggie/conf_ld_and000011_1_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_cmp_eq00021_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_cmp_eq00021_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_cmp_eq00021_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_cmp_eq00021_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_cmp_eq00051_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_cmp_eq00031_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_cmp_eq00001_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_cmp_eq00051_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_cmp_eq00031_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_cmp_eq00001_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_cmp_eq00051_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_cmp_eq00031_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_cmp_eq00001_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_cmp_eq00051_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_cmp_eq00031_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_cmp_eq00001_pins<4>" TIG;
PIN "reggie/dat_o_cmp_eq00081_pins<2>" TIG;
PIN "reggie/dat_o_or0000_SW0_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[7]28_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[3]28_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[11]28_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[2]28_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[10]28_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[12]19_pins<2>" TIG;
PIN "reggie/dat_o_mux0000[9]28_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[8]28_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[15]23_pins<3>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[14]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[13]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[15]23_pins<3>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[14]21_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[13]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[15]23_pins<3>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[14]21_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[13]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[15]23_pins<3>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[14]21_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[13]21_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[9]30_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[8]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[7]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[6]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[5]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[4]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[3]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[2]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[1]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[12]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[11]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[10]4_pins<4>" TIG;
PIN "tg[4]/tg_reg/dat_o_mux0000[0]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[9]30_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[8]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[7]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[6]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[5]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[4]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[3]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[2]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[1]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[12]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[11]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[10]4_pins<4>" TIG;
PIN "tg[3]/tg_reg/dat_o_mux0000[0]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[9]30_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[8]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[7]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[6]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[5]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[4]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[3]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[2]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[1]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[12]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[11]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[10]4_pins<4>" TIG;
PIN "tg[2]/tg_reg/dat_o_mux0000[0]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[9]30_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[8]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[7]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[6]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[5]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[4]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[3]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[2]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[1]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[12]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[11]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[10]4_pins<4>" TIG;
PIN "tg[1]/tg_reg/dat_o_mux0000[0]4_pins<4>" TIG;
PIN "reggie/dat_o_cmp_eq00061_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[9]86_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[8]86_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[6]34_SW0_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[5]34_SW0_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[4]34_SW0_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[1]34_SW0_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[0]34_SW0_pins<4>" TIG;
PIN "reggie/dat_o_mux0000[6]98_pins<4>" TIG;
SCHEMATIC END;

