<profile>

<section name = "Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2'" level="0">
<item name = "Date">Wed Nov  6 15:52:54 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">Sobel_Edge_Detector_PL</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">98, 98, 0.980 us, 0.980 us, 98, 98, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1_VITIS_LOOP_21_2">96, 96, 25, 9, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 839, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 328, -</column>
<column name="Register">-, -, 737, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U1">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_1_fu_319_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln18_fu_593_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln21_fu_581_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln31_1_fu_473_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln31_2_fu_483_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln31_3_fu_489_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln31_4_fu_495_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln31_5_fu_501_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln31_6_fu_527_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln31_fu_467_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln33_1_fu_635_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln33_2_fu_641_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_3_fu_645_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_4_fu_650_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_5_fu_655_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_6_fu_660_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln33_fu_629_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_22_fu_407_p2">+, 0, 0, 71, 64, 64</column>
<column name="indvars_iv_next26_dup3_fu_365_p2">+, 0, 0, 10, 3, 1</column>
<column name="sum_fu_666_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_fu_397_p2">+, 0, 0, 14, 7, 3</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp0_stage6_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_788">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op116_writereq_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln18_fu_313_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln21_1_fu_587_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="icmp_ln21_fu_337_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln14_fu_343_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln14_fu_349_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln18_1_fu_371_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln18_fu_357_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln31_fu_533_p3">select, 0, 0, 3, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar20_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 3, 6</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_259_p0">20, 4, 32, 128</column>
<column name="grp_fu_259_p1">54, 10, 32, 320</column>
<column name="i_fu_118">9, 2, 3, 6</column>
<column name="indvar20_fu_110">9, 2, 2, 4</column>
<column name="indvar_flatten_fu_126">9, 2, 4, 8</column>
<column name="indvar_fu_122">9, 2, 2, 4</column>
<column name="j_fu_106">9, 2, 3, 6</column>
<column name="m_axi_gmem_ARADDR">20, 4, 64, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln181_fu_114">2, 0, 2, 0</column>
<column name="add_ln33_1_reg_799">32, 0, 32, 0</column>
<column name="add_ln33_reg_794">32, 0, 32, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_1_reg_772">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_778">64, 0, 64, 0</column>
<column name="gmem_addr_3_reg_784">64, 0, 64, 0</column>
<column name="gmem_addr_reg_766">64, 0, 64, 0</column>
<column name="i_fu_118">3, 0, 3, 0</column>
<column name="icmp_ln18_reg_758">1, 0, 1, 0</column>
<column name="icmp_ln21_1_reg_790">1, 0, 1, 0</column>
<column name="indvar20_fu_110">2, 0, 2, 0</column>
<column name="indvar_flatten_fu_126">4, 0, 4, 0</column>
<column name="indvar_fu_122">2, 0, 2, 0</column>
<column name="j_fu_106">3, 0, 3, 0</column>
<column name="mul_ln33_1_reg_804">32, 0, 32, 0</column>
<column name="mul_ln33_5_reg_809">32, 0, 32, 0</column>
<column name="mul_ln33_8_reg_814">32, 0, 32, 0</column>
<column name="or_ln14_reg_762">1, 0, 1, 0</column>
<column name="reg_263">32, 0, 32, 0</column>
<column name="reg_268">32, 0, 32, 0</column>
<column name="reg_272">32, 0, 32, 0</column>
<column name="reg_277">32, 0, 32, 0</column>
<column name="sum_reg_819">32, 0, 32, 0</column>
<column name="icmp_ln18_reg_758">64, 32, 1, 0</column>
<column name="icmp_ln21_1_reg_790">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="x">in, 64, ap_none, x, scalar</column>
<column name="w_2">in, 32, ap_none, w_2, scalar</column>
<column name="w_5">in, 32, ap_none, w_5, scalar</column>
<column name="w_1">in, 32, ap_none, w_1, scalar</column>
<column name="w_8">in, 32, ap_none, w_8, scalar</column>
<column name="w">in, 32, ap_none, w, scalar</column>
<column name="w_6">in, 32, ap_none, w_6, scalar</column>
<column name="w_4">in, 32, ap_none, w_4, scalar</column>
<column name="w_3">in, 32, ap_none, w_3, scalar</column>
<column name="w_7">in, 32, ap_none, w_7, scalar</column>
<column name="output_r">in, 64, ap_none, output_r, scalar</column>
</table>
</item>
</section>
</profile>
