Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr  5 14:26:09 2021
| Host         : LAPTOP-1RTDL4PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.413        0.000                      0                  133        0.238        0.000                      0                  133        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.413        0.000                      0                   75        0.238        0.000                      0                   75        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    7.768        0.000                      0                   58        0.380        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 2.393ns (42.584%)  route 3.226ns (57.416%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.472    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  tenth_second_counter_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.589    tenth_second_counter_inst/counter_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.843 r  tenth_second_counter_inst/counter_reg[24]_i_1/CO[0]
                         net (fo=1, routed)           0.000    10.843    tenth_second_counter_inst/counter_reg[24]_i_1_n_3
    SLICE_X2Y6           FDCE                                         r  tenth_second_counter_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y6           FDCE                                         r  tenth_second_counter_inst/counter_reg[24]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y6           FDCE (Setup_fdce_C_D)        0.094    15.256    tenth_second_counter_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.345ns (42.089%)  route 3.226ns (57.911%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.472    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.795 r  tenth_second_counter_inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.795    tenth_second_counter_inst/counter_reg[20]_i_1_n_6
    SLICE_X2Y5           FDCE                                         r  tenth_second_counter_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y5           FDCE                                         r  tenth_second_counter_inst/counter_reg[21]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.337ns (42.006%)  route 3.226ns (57.994%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.472    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.787 r  tenth_second_counter_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.787    tenth_second_counter_inst/counter_reg[20]_i_1_n_4
    SLICE_X2Y5           FDCE                                         r  tenth_second_counter_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y5           FDCE                                         r  tenth_second_counter_inst/counter_reg[23]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.261ns (41.203%)  route 3.226ns (58.797%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.472    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.711 r  tenth_second_counter_inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.711    tenth_second_counter_inst/counter_reg[20]_i_1_n_5
    SLICE_X2Y5           FDCE                                         r  tenth_second_counter_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y5           FDCE                                         r  tenth_second_counter_inst/counter_reg[22]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.241ns (40.988%)  route 3.226ns (59.012%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.472    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.691 r  tenth_second_counter_inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.691    tenth_second_counter_inst/counter_reg[20]_i_1_n_7
    SLICE_X2Y5           FDCE                                         r  tenth_second_counter_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y5           FDCE                                         r  tenth_second_counter_inst/counter_reg[20]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 2.228ns (40.847%)  route 3.226ns (59.153%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.678 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.678    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_6
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[17]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.220ns (40.760%)  route 3.226ns (59.240%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.670 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.670    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_4
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[19]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.144ns (39.922%)  route 3.226ns (60.078%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.594 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.594    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_5
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[18]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.124ns (39.697%)  route 3.226ns (60.303%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.355 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.355    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.574 r  tenth_second_counter_inst/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.574    tenth_second_counter_inst/counter_reg[16]_i_1__0_n_7
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[16]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 tenth_second_counter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.111ns (39.551%)  route 3.226ns (60.449%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.639     5.223    tenth_second_counter_inst/CLK
    SLICE_X2Y0           FDCE                                         r  tenth_second_counter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.518     5.741 f  tenth_second_counter_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.659     6.401    tenth_second_counter_inst/counter_reg[2]
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     6.525 f  tenth_second_counter_inst/out[0]_i_7/O
                         net (fo=1, routed)           0.633     7.158    tenth_second_counter_inst/out[0]_i_7_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.282 f  tenth_second_counter_inst/out[0]_i_6/O
                         net (fo=1, routed)           0.568     7.850    tenth_second_counter_inst/out[0]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  tenth_second_counter_inst/out[0]_i_5/O
                         net (fo=1, routed)           0.416     8.390    tenth_second_counter_inst/out[0]_i_5_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  tenth_second_counter_inst/out[0]_i_3/O
                         net (fo=24, routed)          0.950     9.464    tenth_second_counter_inst/out[0]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.124     9.588 r  tenth_second_counter_inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000     9.588    tenth_second_counter_inst/counter[4]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.121 r  tenth_second_counter_inst/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    tenth_second_counter_inst/counter_reg[4]_i_1__0_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.238 r  tenth_second_counter_inst/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    tenth_second_counter_inst/counter_reg[8]_i_1__0_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.561 r  tenth_second_counter_inst/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.561    tenth_second_counter_inst/counter_reg[12]_i_1__0_n_6
    SLICE_X2Y3           FDCE                                         r  tenth_second_counter_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.924    tenth_second_counter_inst/CLK
    SLICE_X2Y3           FDCE                                         r  tenth_second_counter_inst/counter_reg[13]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X2Y3           FDCE (Setup_fdce_C_D)        0.109    15.271    tenth_second_counter_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 r  rst_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.158     1.838    rst_cond/M_stage_d[1]
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y3           FDSE (Hold_fdse_C_D)         0.061     1.600    rst_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_multiplexing_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seven_seg_multiplexing_inst/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.788    seven_seg_multiplexing_inst/counter_reg_n_0_[11]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  seven_seg_multiplexing_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    seven_seg_multiplexing_inst/counter_reg[8]_i_1_n_4
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[11]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.105     1.644    seven_seg_multiplexing_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_multiplexing_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y5           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seven_seg_multiplexing_inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    seven_seg_multiplexing_inst/counter_reg_n_0_[15]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  seven_seg_multiplexing_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    seven_seg_multiplexing_inst/counter_reg[12]_i_1_n_4
    SLICE_X3Y5           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y5           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[15]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.105     1.644    seven_seg_multiplexing_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_multiplexing_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.596     1.540    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y2           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.681 r  seven_seg_multiplexing_inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.789    seven_seg_multiplexing_inst/counter_reg_n_0_[3]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  seven_seg_multiplexing_inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    seven_seg_multiplexing_inst/counter_reg[0]_i_1_n_4
    SLICE_X3Y2           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.867     2.057    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y2           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[3]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.105     1.645    seven_seg_multiplexing_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_multiplexing_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y3           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seven_seg_multiplexing_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seven_seg_multiplexing_inst/counter_reg_n_0_[7]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  seven_seg_multiplexing_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    seven_seg_multiplexing_inst/counter_reg[4]_i_1_n_4
    SLICE_X3Y3           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y3           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[7]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.105     1.644    seven_seg_multiplexing_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_multiplexing_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y5           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seven_seg_multiplexing_inst/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.785    seven_seg_multiplexing_inst/counter_reg_n_0_[12]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  seven_seg_multiplexing_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    seven_seg_multiplexing_inst/counter_reg[12]_i_1_n_7
    SLICE_X3Y5           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y5           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[12]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.105     1.644    seven_seg_multiplexing_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_multiplexing_inst/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y6           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seven_seg_multiplexing_inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.785    seven_seg_multiplexing_inst/counter_reg_n_0_[16]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  seven_seg_multiplexing_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    seven_seg_multiplexing_inst/counter_reg[16]_i_1_n_7
    SLICE_X3Y6           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y6           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[16]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.105     1.644    seven_seg_multiplexing_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_multiplexing_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y3           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seven_seg_multiplexing_inst/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.785    seven_seg_multiplexing_inst/counter_reg_n_0_[4]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  seven_seg_multiplexing_inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    seven_seg_multiplexing_inst/counter_reg[4]_i_1_n_7
    SLICE_X3Y3           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y3           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[4]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.105     1.644    seven_seg_multiplexing_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_multiplexing_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seven_seg_multiplexing_inst/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.785    seven_seg_multiplexing_inst/counter_reg_n_0_[8]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  seven_seg_multiplexing_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    seven_seg_multiplexing_inst/counter_reg[8]_i_1_n_7
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[8]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.105     1.644    seven_seg_multiplexing_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tenth_second_counter_inst/out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.538    tenth_second_counter_inst/CLK
    SLICE_X2Y8           FDCE                                         r  tenth_second_counter_inst/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164     1.702 r  tenth_second_counter_inst/out_reg[6]/Q
                         net (fo=6, routed)           0.127     1.828    tenth_second_counter_inst/out[6]
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.938 r  tenth_second_counter_inst/out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.938    tenth_second_counter_inst/out_reg[4]_i_1_n_5
    SLICE_X2Y8           FDCE                                         r  tenth_second_counter_inst/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.865     2.055    tenth_second_counter_inst/CLK
    SLICE_X2Y8           FDCE                                         r  tenth_second_counter_inst/out_reg[6]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.134     1.672    tenth_second_counter_inst/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     rst_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     seven_seg_multiplexing_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     seven_seg_multiplexing_inst/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     rst_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     seven_seg_multiplexing_inst/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     seven_seg_multiplexing_inst/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     seven_seg_multiplexing_inst/counter_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     rst_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     seven_seg_multiplexing_inst/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     seven_seg_multiplexing_inst/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     seven_seg_multiplexing_inst/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seven_seg_multiplexing_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     seven_seg_multiplexing_inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[12]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.456ns (24.645%)  route 1.394ns (75.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.394     7.073    tenth_second_counter_inst/Q[0]
    SLICE_X2Y10          FDCE                                         f  tenth_second_counter_inst/out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.517    14.922    tenth_second_counter_inst/CLK
    SLICE_X2Y10          FDCE                                         r  tenth_second_counter_inst/out_reg[12]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X2Y10          FDCE (Recov_fdce_C_CLR)     -0.319    14.841    tenth_second_counter_inst/out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.456ns (24.645%)  route 1.394ns (75.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.394     7.073    tenth_second_counter_inst/Q[0]
    SLICE_X2Y10          FDCE                                         f  tenth_second_counter_inst/out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.517    14.922    tenth_second_counter_inst/CLK
    SLICE_X2Y10          FDCE                                         r  tenth_second_counter_inst/out_reg[13]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X2Y10          FDCE (Recov_fdce_C_CLR)     -0.319    14.841    tenth_second_counter_inst/out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[10]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.637%)  route 1.256ns (73.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.256     6.934    tenth_second_counter_inst/Q[0]
    SLICE_X2Y9           FDCE                                         f  tenth_second_counter_inst/out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.517    14.922    tenth_second_counter_inst/CLK
    SLICE_X2Y9           FDCE                                         r  tenth_second_counter_inst/out_reg[10]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.319    14.841    tenth_second_counter_inst/out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[11]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.637%)  route 1.256ns (73.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.256     6.934    tenth_second_counter_inst/Q[0]
    SLICE_X2Y9           FDCE                                         f  tenth_second_counter_inst/out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.517    14.922    tenth_second_counter_inst/CLK
    SLICE_X2Y9           FDCE                                         r  tenth_second_counter_inst/out_reg[11]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.319    14.841    tenth_second_counter_inst/out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[8]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.637%)  route 1.256ns (73.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.256     6.934    tenth_second_counter_inst/Q[0]
    SLICE_X2Y9           FDCE                                         f  tenth_second_counter_inst/out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.517    14.922    tenth_second_counter_inst/CLK
    SLICE_X2Y9           FDCE                                         r  tenth_second_counter_inst/out_reg[8]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.319    14.841    tenth_second_counter_inst/out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[9]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.637%)  route 1.256ns (73.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.256     6.934    tenth_second_counter_inst/Q[0]
    SLICE_X2Y9           FDCE                                         f  tenth_second_counter_inst/out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.517    14.922    tenth_second_counter_inst/CLK
    SLICE_X2Y9           FDCE                                         r  tenth_second_counter_inst/out_reg[9]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.319    14.841    tenth_second_counter_inst/out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.456ns (29.163%)  route 1.108ns (70.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.108     6.786    tenth_second_counter_inst/Q[0]
    SLICE_X2Y8           FDCE                                         f  tenth_second_counter_inst/out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.923    tenth_second_counter_inst/CLK
    SLICE_X2Y8           FDCE                                         r  tenth_second_counter_inst/out_reg[4]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X2Y8           FDCE (Recov_fdce_C_CLR)     -0.319    14.842    tenth_second_counter_inst/out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.456ns (29.163%)  route 1.108ns (70.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.108     6.786    tenth_second_counter_inst/Q[0]
    SLICE_X2Y8           FDCE                                         f  tenth_second_counter_inst/out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.923    tenth_second_counter_inst/CLK
    SLICE_X2Y8           FDCE                                         r  tenth_second_counter_inst/out_reg[5]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X2Y8           FDCE (Recov_fdce_C_CLR)     -0.319    14.842    tenth_second_counter_inst/out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.456ns (29.163%)  route 1.108ns (70.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.108     6.786    tenth_second_counter_inst/Q[0]
    SLICE_X2Y8           FDCE                                         f  tenth_second_counter_inst/out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.923    tenth_second_counter_inst/CLK
    SLICE_X2Y8           FDCE                                         r  tenth_second_counter_inst/out_reg[6]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X2Y8           FDCE (Recov_fdce_C_CLR)     -0.319    14.842    tenth_second_counter_inst/out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/out_reg[7]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.456ns (29.163%)  route 1.108ns (70.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.222    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.456     5.678 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          1.108     6.786    tenth_second_counter_inst/Q[0]
    SLICE_X2Y8           FDCE                                         f  tenth_second_counter_inst/out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.923    tenth_second_counter_inst/CLK
    SLICE_X2Y8           FDCE                                         r  tenth_second_counter_inst/out_reg[7]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X2Y8           FDCE (Recov_fdce_C_CLR)     -0.319    14.842    tenth_second_counter_inst/out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  8.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.188     1.867    tenth_second_counter_inst/Q[0]
    SLICE_X2Y4           FDCE                                         f  tenth_second_counter_inst/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    tenth_second_counter_inst/CLK
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[16]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X2Y4           FDCE (Remov_fdce_C_CLR)     -0.067     1.488    tenth_second_counter_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.188     1.867    tenth_second_counter_inst/Q[0]
    SLICE_X2Y4           FDCE                                         f  tenth_second_counter_inst/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    tenth_second_counter_inst/CLK
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[17]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X2Y4           FDCE (Remov_fdce_C_CLR)     -0.067     1.488    tenth_second_counter_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.188     1.867    tenth_second_counter_inst/Q[0]
    SLICE_X2Y4           FDCE                                         f  tenth_second_counter_inst/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    tenth_second_counter_inst/CLK
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[18]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X2Y4           FDCE (Remov_fdce_C_CLR)     -0.067     1.488    tenth_second_counter_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.188     1.867    tenth_second_counter_inst/Q[0]
    SLICE_X2Y4           FDCE                                         f  tenth_second_counter_inst/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    tenth_second_counter_inst/CLK
    SLICE_X2Y4           FDCE                                         r  tenth_second_counter_inst/counter_reg[19]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X2Y4           FDCE (Remov_fdce_C_CLR)     -0.067     1.488    tenth_second_counter_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.188     1.867    seven_seg_multiplexing_inst/Q[0]
    SLICE_X3Y4           FDCE                                         f  seven_seg_multiplexing_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[10]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X3Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.463    seven_seg_multiplexing_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.188     1.867    seven_seg_multiplexing_inst/Q[0]
    SLICE_X3Y4           FDCE                                         f  seven_seg_multiplexing_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[11]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X3Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.463    seven_seg_multiplexing_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.188     1.867    seven_seg_multiplexing_inst/Q[0]
    SLICE_X3Y4           FDCE                                         f  seven_seg_multiplexing_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[8]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X3Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.463    seven_seg_multiplexing_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_multiplexing_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.904%)  route 0.188ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.188     1.867    seven_seg_multiplexing_inst/Q[0]
    SLICE_X3Y4           FDCE                                         f  seven_seg_multiplexing_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.056    seven_seg_multiplexing_inst/CLK
    SLICE_X3Y4           FDCE                                         r  seven_seg_multiplexing_inst/counter_reg[9]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X3Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.463    seven_seg_multiplexing_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.733%)  route 0.254ns (64.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.254     1.933    tenth_second_counter_inst/Q[0]
    SLICE_X2Y1           FDCE                                         f  tenth_second_counter_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.867     2.057    tenth_second_counter_inst/CLK
    SLICE_X2Y1           FDCE                                         r  tenth_second_counter_inst/counter_reg[4]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067     1.489    tenth_second_counter_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 rst_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_second_counter_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.733%)  route 0.254ns (64.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.539    rst_cond/CLK
    SLICE_X1Y3           FDSE                                         r  rst_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDSE (Prop_fdse_C_Q)         0.141     1.680 f  rst_cond/M_stage_q_reg[3]/Q
                         net (fo=58, routed)          0.254     1.933    tenth_second_counter_inst/Q[0]
    SLICE_X2Y1           FDCE                                         f  tenth_second_counter_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.867     2.057    tenth_second_counter_inst/CLK
    SLICE_X2Y1           FDCE                                         r  tenth_second_counter_inst/counter_reg[5]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067     1.489    tenth_second_counter_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.445    





