[
{
  "directory": "E:/verilog_lab/my_axi_test/printf/build",
  "command": "C:\\Xilinx\\Vitis\\2024.1\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\bin\\arm-none-eabi-gcc.exe -isystem E:/verilog_lab/my_axi_test/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2024.1/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/my_axi_test/platform/export/platform/sw/standalone_ps7_cortexa9_0/Xilinx.spec -IE:/verilog_lab/my_axi_test/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles\\printf.elf.dir\\main.c.obj -c E:\\verilog_lab\\my_axi_test\\printf\\src\\main.c",
  "file": "E:\\verilog_lab\\my_axi_test\\printf\\src\\main.c"
}
]