

================================================================
== Vitis HLS Report for 'solve_double_6u_4u_6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2'
================================================================
* Date:           Sun Feb  5 16:55:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.526 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_1_VITIS_LOOP_163_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     317|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      137|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      137|     380|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln162_4_fu_132_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln162_fu_144_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln163_fu_274_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln164_7_fu_258_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln164_fu_207_p2       |         +|   0|  0|  15|           8|           8|
    |sub_ln164_fu_252_p2       |         -|   0|  0|  19|           8|           8|
    |icmp_ln162_fu_127_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln163_fu_150_p2      |      icmp|   0|  0|  20|          32|          32|
    |select_ln162_8_fu_163_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln162_fu_155_p3    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 317|         251|         158|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_64                  |   9|          2|   32|         64|
    |indvar_flatten_fu_68     |   9|          2|   64|        128|
    |j_fu_60                  |   9|          2|   32|         64|
    |ref_tmp_we0              |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  139|        278|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_64                  |  32|   0|   32|          0|
    |indvar_flatten_fu_68     |  64|   0|   64|          0|
    |j_fu_60                  |  32|   0|   32|          0|
    |lshr_ln164_3_reg_338     |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 137|   0|  137|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2|  return value|
|bound             |   in|   64|     ap_none|                                                               bound|        scalar|
|trunc_ln162       |   in|   32|     ap_none|                                                         trunc_ln162|        scalar|
|A_address0        |  out|    5|   ap_memory|                                                                   A|         array|
|A_ce0             |  out|    1|   ap_memory|                                                                   A|         array|
|A_q0              |   in|   64|   ap_memory|                                                                   A|         array|
|ref_tmp_address0  |  out|    5|   ap_memory|                                                             ref_tmp|         array|
|ref_tmp_ce0       |  out|    1|   ap_memory|                                                             ref_tmp|         array|
|ref_tmp_we0       |  out|    8|   ap_memory|                                                             ref_tmp|         array|
|ref_tmp_d0        |  out|   64|   ap_memory|                                                             ref_tmp|         array|
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

