libDirs ""
langName "Verilog"
libName ""
viewName "module"
libFiles ""
extDirs ".v"
