source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:56 on Apr 20,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 16:38:57 on Apr 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:57 on Apr 20,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 16:38:57 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:57 on Apr 20,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 16:38:58 on Apr 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:58 on Apr 20,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 16:38:58 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:58 on Apr 20,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 16:38:58 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:58 on Apr 20,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 16:38:58 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:58 on Apr 20,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 16:38:58 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:58 on Apr 20,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 16:38:59 on Apr 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:59 on Apr 20,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 16:38:59 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:59 on Apr 20,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(128): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 16:38:59 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:59 on Apr 20,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 16:38:59 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:59 on Apr 20,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 16:38:59 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:39:00 on Apr 20,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 16:39:00 on Apr 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim proc_tb 
# Start time: 16:39:01 on Apr 20,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: camille  Hostname: MYLAPTOP  ProcessID: 9120
#           Attempting to use alternate WLF file "./wlftf2sh48".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf2sh48
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 4500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 5500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 11500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 12500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 18500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 19500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 25500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 26500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 32500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 33500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 39500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 40500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 46500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 47500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 53500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 54500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 60500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 61500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 67500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 68500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 74500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 75500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 81500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 82500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 88500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 89500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 95500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 96500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/id_reg_instance
# Break key hit
quit -sim
