-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "04/02/2024 13:36:25"

-- 
-- Device: Altera EP2C20AF484A7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	sisa IS
    PORT (
	CLOCK_50 : IN std_logic;
	SRAM_ADDR : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	SW : IN std_logic_vector(9 DOWNTO 9);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0)
	);
END sisa;

-- Design Ports Information
-- SRAM_DQ[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[2]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[3]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[5]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[6]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[8]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[9]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[10]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[12]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[14]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[15]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[3]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[4]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[7]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[11]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[12]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[13]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[14]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[16]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[17]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF sisa IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 9);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \counter[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[14]~29\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[14]~29\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[15]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[15]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~5_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~7_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~9_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~11_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~13_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~15_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~17_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~19_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~21_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~23_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~25_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~27_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~29_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~5_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~7_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~9_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~11_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~13_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~15_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~17_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~19_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~21_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~23_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~25_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~27_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~29_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~30_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[5]~8_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[8]~14_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[10]~18_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[2]~2_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[3]~4_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[4]~6_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[7]~12_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[9]~16_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[12]~22_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux18~2_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux17~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux17~1_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux17~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~20_regout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux15~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~131_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~51_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~168_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~136_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~40_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~72_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~175_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~118_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~180_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~181_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~90_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~200_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~7_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~216_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~145_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~63_regout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~9_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~238_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\ : std_logic;
SIGNAL \pro0|c0|ir~7_combout\ : std_logic;
SIGNAL \pro0|e0|Mux11~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux12~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux13~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux2~2_combout\ : std_logic;
SIGNAL \pro0|e0|Mux3~2_combout\ : std_logic;
SIGNAL \pro0|e0|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Equal0~0_combout\ : std_logic;
SIGNAL \pro0|c0|m|ldpc~0_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~16_combout\ : std_logic;
SIGNAL \counter[0]~0_combout\ : std_logic;
SIGNAL \counter[2]~clkctrl_outclk\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~131feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~136feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~90feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ[0]~0\ : std_logic;
SIGNAL \SRAM_DQ[1]~1\ : std_logic;
SIGNAL \SRAM_DQ[2]~2\ : std_logic;
SIGNAL \SRAM_DQ[3]~3\ : std_logic;
SIGNAL \SRAM_DQ[4]~4\ : std_logic;
SIGNAL \SRAM_DQ[5]~5\ : std_logic;
SIGNAL \SRAM_DQ[6]~6\ : std_logic;
SIGNAL \SRAM_DQ[7]~7\ : std_logic;
SIGNAL \SRAM_DQ[8]~8\ : std_logic;
SIGNAL \SRAM_DQ[9]~9\ : std_logic;
SIGNAL \SRAM_DQ[10]~10\ : std_logic;
SIGNAL \SRAM_DQ[11]~11\ : std_logic;
SIGNAL \SRAM_DQ[12]~12\ : std_logic;
SIGNAL \SRAM_DQ[13]~13\ : std_logic;
SIGNAL \SRAM_DQ[14]~14\ : std_logic;
SIGNAL \SRAM_DQ[15]~15\ : std_logic;
SIGNAL \pro0|c0|m|state~0_combout\ : std_logic;
SIGNAL \pro0|c0|m|state~regout\ : std_logic;
SIGNAL \pro0|e0|Mux2~0_combout\ : std_logic;
SIGNAL \pro0|c0|m|word_byte~0_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux5~3_combout\ : std_logic;
SIGNAL \pro0|e0|Mux4~0_combout\ : std_logic;
SIGNAL \pro0|c0|ir~16_combout\ : std_logic;
SIGNAL \pro0|c0|ir[10]~1_combout\ : std_logic;
SIGNAL \pro0|c0|ir~8_combout\ : std_logic;
SIGNAL \pro0|c0|ir~12_combout\ : std_logic;
SIGNAL \pro0|c0|ir~13_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux0~2_combout\ : std_logic;
SIGNAL \pro0|c0|ir~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux27~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux20~0_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux15~2_combout\ : std_logic;
SIGNAL \pro0|c0|ir~18_combout\ : std_logic;
SIGNAL \pro0|c0|ir~15_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux21~0_combout\ : std_logic;
SIGNAL \pro0|c0|ir~17_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux22~0_combout\ : std_logic;
SIGNAL \pro0|c0|ir~11_combout\ : std_logic;
SIGNAL \pro0|c0|ir~10_combout\ : std_logic;
SIGNAL \pro0|c0|m|wrd~0_combout\ : std_logic;
SIGNAL \pro0|c0|m|wrd~1_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux27~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux6~0_combout\ : std_logic;
SIGNAL \pro0|c0|ir~14_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~298_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~305_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~36_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~159_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~160_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~303_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~132_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~299_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~100_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~300_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~302_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~84_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~157_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~158_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~161_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[0]~0_combout\ : std_logic;
SIGNAL \pro0|c0|ir~3_combout\ : std_logic;
SIGNAL \pro0|c0|ir~6_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux18~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux18~1_combout\ : std_logic;
SIGNAL \pro0|c0|ir~9_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux18~3_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux18~4_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux18~5_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux18~6_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux25~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux25~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~301_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~116_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~162_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~163_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux40~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux23~0_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[0]~3_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[0]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[0]~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|c0|ir~4_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux16~1_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux16~2_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux16~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux16~3_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux16~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~7_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux15~2_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux15~1_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux15~3_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux42~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux41~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux14~0_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux14~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~114_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~217_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~304_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~66_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~50_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~218_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~82feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~307_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~82_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~219_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~220_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~14_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux17~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~22_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux19~0_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[3]~7_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux24~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux2~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux12~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~14_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~103_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~135_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~176_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~71_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~39_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~306_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~23_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~177_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~178_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~179_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~19_combout\ : std_logic;
SIGNAL \pro0|e0|Mux14~1_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~117_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~85_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~148_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~133_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~149_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[1]~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~53feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~53_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~21_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~37_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~150_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~151_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~10_combout\ : std_logic;
SIGNAL \pro0|e0|Mux13~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~12_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[4]~9_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~24_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~248_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~249_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~104feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~104_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~88_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~246_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~247_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~250_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[4]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~23_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[15]~18_combout\ : std_logic;
SIGNAL \pro0|e0|Mux3~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~147feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~147_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~99feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~99_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~166_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~167_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~83_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~67_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~169_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~215_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~102_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~134_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~86feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~86_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~185_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~186_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~54_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~22_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~187_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~188_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~189_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[2]~5_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[2]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~65_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~33_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~49_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~223_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~224_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~113_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~129_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~221_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~222_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~225_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~10_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[14]~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal1~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~48_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~32_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~228_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~229_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~112_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~128_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~226_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~227_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|Mux10~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \pro0|e0|Mux16~0_combout\ : std_logic;
SIGNAL \pro0|c0|Equal1~0_combout\ : std_logic;
SIGNAL \pro0|c0|Equal1~1_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[9]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~30_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~57_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~41_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~207_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~73_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~208_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~105feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~105_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~89feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~89_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~121_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~205_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~206_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~209_combout\ : std_logic;
SIGNAL \pro0|e0|Mux8~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~75_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~27_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~263_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~264_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~139_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~91_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~261_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~262_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~265_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[7]~15_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[7]~16_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[7]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~31_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~76_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~44_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~28_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~192_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~193_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~140feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~140_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~108feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~108_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~124_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~190_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~191_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~194_combout\ : std_logic;
SIGNAL \pro0|e0|Mux5~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~1_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[1]~1\ : std_logic;
SIGNAL \pro0|c0|pc_des[2]~3\ : std_logic;
SIGNAL \pro0|c0|pc_des[3]~5\ : std_logic;
SIGNAL \pro0|c0|pc_des[4]~7\ : std_logic;
SIGNAL \pro0|c0|pc_des[5]~8_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[5]~4_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Equal0~3_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Equal0~2_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Equal0~1_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Equal0~4_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[4]~13_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[1]~1\ : std_logic;
SIGNAL \pro0|e0|new_pc[2]~3\ : std_logic;
SIGNAL \pro0|e0|new_pc[3]~5\ : std_logic;
SIGNAL \pro0|e0|new_pc[4]~7\ : std_logic;
SIGNAL \pro0|e0|new_pc[5]~9\ : std_logic;
SIGNAL \pro0|e0|new_pc[6]~11\ : std_logic;
SIGNAL \pro0|e0|new_pc[7]~12_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[7]~6_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[5]~9\ : std_logic;
SIGNAL \pro0|c0|pc_des[6]~11\ : std_logic;
SIGNAL \pro0|c0|pc_des[7]~13\ : std_logic;
SIGNAL \pro0|c0|pc_des[8]~15\ : std_logic;
SIGNAL \pro0|c0|pc_des[9]~17\ : std_logic;
SIGNAL \pro0|c0|pc_des[10]~18_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[10]~9_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[7]~13\ : std_logic;
SIGNAL \pro0|e0|new_pc[8]~15\ : std_logic;
SIGNAL \pro0|e0|new_pc[9]~17\ : std_logic;
SIGNAL \pro0|e0|new_pc[10]~19\ : std_logic;
SIGNAL \pro0|e0|new_pc[11]~20_combout\ : std_logic;
SIGNAL \pro0|e0|Mux4~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~143feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~143_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~127_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~95_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~278_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~279_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~31feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~31_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~280_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~281_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux28~2_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~20_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~230_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[6]~13_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~106feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~106_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~122feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~122_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~256_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~257_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~74_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~26_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~258_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~259_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~260_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[6]~14_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~45_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~29_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~272_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~273_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~141_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~93_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~270_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~271_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux26~2_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[9]~20_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~142feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~142_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~110_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~126feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~126_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~94_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~274_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~275_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~78_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~46_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~30_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~276_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~277_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux27~2_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[10]~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~17_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[5]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal1~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~30_combout\ : std_logic;
SIGNAL \pro0|e0|Mux4~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux4~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~79_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~47feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~47_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~233_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~234_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~111_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~231_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~232_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~235_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~34_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~17_combout\ : std_logic;
SIGNAL \pro0|e0|Mux5~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~62_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~239_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~236_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~237_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~240_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal3~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~26_combout\ : std_logic;
SIGNAL \pro0|e0|Mux8~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux8~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~59_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~43_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~197_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~198_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~107_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~123_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~195_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~196_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~199_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~14_combout\ : std_logic;
SIGNAL \pro0|e0|Mux9~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux9~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux9~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~138feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~138_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~201_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~58_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~42_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~202_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~203_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~204_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~23_combout\ : std_logic;
SIGNAL \pro0|e0|Mux7~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux7~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~60feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~60_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~268_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~269_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~92_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~266_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~267_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux25~2_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[8]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~16_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[9]~16_combout\ : std_logic;
SIGNAL \pro0|e0|Mux6~2_combout\ : std_logic;
SIGNAL \pro0|e0|Mux6~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux6~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~61_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~243_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~77_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~244_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~109_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~125_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~241_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~242_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~245_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|sub[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal3~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~14_combout\ : std_logic;
SIGNAL \pro0|e0|Mux10~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux10~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~137feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~137_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~251_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~252_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~25_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~253_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~254_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~255_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[5]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~20_combout\ : std_logic;
SIGNAL \pro0|e0|Mux3~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~80_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~64_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~296_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~297_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~144_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~96_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~294_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~295_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux29~2_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[12]~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~29\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~31\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~29_combout\ : std_logic;
SIGNAL \pro0|e0|Mux2~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~81_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~292_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~293_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~97_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~290_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~291_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux30~2_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~24_combout\ : std_logic;
SIGNAL \pro0|e0|Mux11~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux11~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~56_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~172_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~173_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~120feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~120_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~170_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~171_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~174_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|suma[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~17_combout\ : std_logic;
SIGNAL \pro0|e0|Mux13~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~70_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~38_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~182_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~183_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~184_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~24_combout\ : std_logic;
SIGNAL \pro0|e0|Mux14~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux14~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~101_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~152_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~153_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~69_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~154_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~155_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~156_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~30_combout\ : std_logic;
SIGNAL \pro0|e0|Mux12~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~55_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~212_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~213_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~119feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~119_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~87_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~210_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~211_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~214_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[3]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~21_combout\ : std_logic;
SIGNAL \pro0|e0|Mux0~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux0~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux0~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~115feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~115_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~284_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~285_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~35_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~282_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~283_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[15]~23_combout\ : std_logic;
SIGNAL \pro0|e0|rb_out[15]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~21_combout\ : std_logic;
SIGNAL \pro0|e0|Mux1~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux1~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~146_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~130_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~98_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~286_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~287_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~34_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~288_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~289_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux31~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~15_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux5~2_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux5~4_combout\ : std_logic;
SIGNAL \pro0|c0|ir~5_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux39~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux3~0_combout\ : std_logic;
SIGNAL \pro0|c0|ir~2_combout\ : std_logic;
SIGNAL \pro0|c0|Equal0~3_combout\ : std_logic;
SIGNAL \pro0|c0|Equal0~2_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s~14_combout\ : std_logic;
SIGNAL \pro0|e0|Mux15~0_combout\ : std_logic;
SIGNAL \pro0|e0|Mux15~1_combout\ : std_logic;
SIGNAL \pro0|e0|Mux15~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~52feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~52_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~68feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~68_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~164_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~165_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~308_combout\ : std_logic;
SIGNAL \pro0|c0|c_l|Mux38~0_combout\ : std_logic;
SIGNAL \mem0|write_s~1_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[11]~21\ : std_logic;
SIGNAL \pro0|e0|new_pc[12]~22_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[12]~11_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[10]~19\ : std_logic;
SIGNAL \pro0|c0|pc_des[11]~20_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[11]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~31_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[11]~21\ : std_logic;
SIGNAL \pro0|c0|pc_des[12]~23\ : std_logic;
SIGNAL \pro0|c0|pc_des[13]~24_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[12]~23\ : std_logic;
SIGNAL \pro0|e0|new_pc[13]~24_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[13]~12_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[13]~25\ : std_logic;
SIGNAL \pro0|c0|pc_des[14]~26_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[13]~25\ : std_logic;
SIGNAL \pro0|e0|new_pc[14]~26_combout\ : std_logic;
SIGNAL \pro0|c0|Add1~0_combout\ : std_logic;
SIGNAL \pro0|c0|Add1~1_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[14]~27\ : std_logic;
SIGNAL \pro0|c0|pc_des[15]~28_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[14]~27\ : std_logic;
SIGNAL \pro0|e0|new_pc[15]~28_combout\ : std_logic;
SIGNAL \pro0|c0|Add1~2_combout\ : std_logic;
SIGNAL \pro0|c0|Add1~3_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[15]~14_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[14]~13_combout\ : std_logic;
SIGNAL \mem0|sram_c|data_wr[0]~4_combout\ : std_logic;
SIGNAL \mem0|sram_c|data_wr[0]~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~309_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux25~3_combout\ : std_logic;
SIGNAL \mem0|sram_c|data_wr[8]~3_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux26~3_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux27~3_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux28~3_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux29~3_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux30~3_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux31~3_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux32~2_combout\ : std_logic;
SIGNAL \mem0|sram_c|Mux32~3_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[1]~0_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[2]~2_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[2]~1_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[2]~1_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[3]~4_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[3]~2_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[3]~2_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[4]~6_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[4]~3_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[4]~3_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[5]~4_combout\ : std_logic;
SIGNAL \pro0|e0|new_pc[6]~10_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[6]~10_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[6]~5_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[6]~5_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[7]~6_combout\ : std_logic;
SIGNAL \pro0|c0|pc_des[8]~14_combout\ : std_logic;
SIGNAL \pro0|c0|pc_s[8]~7_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[8]~7_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[9]~8_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[10]~9_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[11]~10_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[12]~11_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[13]~12_combout\ : std_logic;
SIGNAL \mem0|write_s~0_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[0]~15_combout\ : std_logic;
SIGNAL \mem0|sram_c|SRAM_UB_N~2_combout\ : std_logic;
SIGNAL \mem0|sram_c|SRAM_LB_N~2_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \mem0|sram_c|state.WRITE_0~feeder_combout\ : std_logic;
SIGNAL \mem0|sram_c|state.WRITE_0~regout\ : std_logic;
SIGNAL \mem0|sram_c|state.WRITE_1~0_combout\ : std_logic;
SIGNAL \mem0|sram_c|state.WRITE_1~regout\ : std_logic;
SIGNAL \pro0|display|Visor0|Mux6~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor0|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor0|Mux4~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor0|Mux3~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor0|Mux2~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor0|Mux1~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor0|Mux0~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor1|Mux6~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor1|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor1|Mux4~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor1|Mux3~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor1|Mux2~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor1|Mux1~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor1|Mux0~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor2|Mux6~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor2|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor2|Mux4~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor2|Mux3~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor2|Mux2~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor2|Mux1~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor2|Mux0~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor3|Mux6~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor3|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor3|Mux4~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor3|Mux3~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor3|Mux2~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor3|Mux1~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor3|Mux0~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL counter : std_logic_vector(2 DOWNTO 0);
SIGNAL \pro0|c0|pc_s\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \pro0|c0|ir\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \pro0|e0|alu0|o\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_counter[2]~clkctrl_outclk\ : std_logic;
SIGNAL \mem0|sram_c|ALT_INV_SRAM_UB_N~2_combout\ : std_logic;
SIGNAL \pro0|display|Visor3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \pro0|display|Visor0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \mem0|sram_c|ALT_INV_state.WRITE_1~regout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
SRAM_WE_N <= ww_SRAM_WE_N;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~dataout\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~3\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~2\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~1\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~0\);

\pro0|e0|alu0|Mult0|auto_generated|mac_out2~0\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~1\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~2\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~3\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~dataout\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT29\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT25\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT21\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT17\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~dataout\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~3\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~2\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~1\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~0\);

\pro0|e0|alu0|Mult1|auto_generated|mac_out2~0\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~1\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~2\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~3\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~dataout\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT16\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT17\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\pro0|e0|reg0|regs~215_combout\ & \pro0|e0|reg0|regs~220_combout\ & \pro0|e0|reg0|regs~225_combout\ & \pro0|e0|reg0|regs~230_combout\ & \pro0|e0|reg0|regs~235_combout\ & 
\pro0|e0|reg0|regs~240_combout\ & \pro0|e0|reg0|regs~245_combout\ & \pro0|e0|reg0|regs~194_combout\ & \pro0|e0|reg0|regs~199_combout\ & \pro0|e0|reg0|regs~204_combout\ & \pro0|e0|reg0|regs~209_combout\ & \pro0|e0|reg0|regs~174_combout\ & 
\pro0|e0|reg0|regs~179_combout\ & \pro0|e0|reg0|regs~184_combout\ & \pro0|e0|reg0|regs~156_combout\ & \pro0|e0|reg0|regs~161_combout\ & gnd & gnd);

\pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\pro0|e0|rb_out[15]~24_combout\ & \pro0|e0|rb_out[14]~25_combout\ & \pro0|e0|rb_out[13]~26_combout\ & \pro0|e0|rb_out[12]~27_combout\ & \pro0|e0|rb_out[11]~22_combout\ & 
\pro0|e0|rb_out[10]~21_combout\ & \pro0|e0|rb_out[9]~20_combout\ & \pro0|e0|rb_out[8]~19_combout\ & \pro0|e0|rb_out[7]~17_combout\ & \pro0|e0|rb_out[6]~14_combout\ & \pro0|e0|rb_out[5]~12_combout\ & \pro0|e0|rb_out[4]~10_combout\ & 
\pro0|e0|rb_out[3]~8_combout\ & \pro0|e0|rb_out[2]~6_combout\ & \pro0|e0|rb_out[1]~2_combout\ & \pro0|e0|rb_out[0]~4_combout\ & gnd & gnd);

\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~0\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~1\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~2\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~3\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~dataout\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\pro0|e0|reg0|regs~215_combout\ & \pro0|e0|reg0|regs~220_combout\ & \pro0|e0|reg0|regs~225_combout\ & \pro0|e0|reg0|regs~230_combout\ & \pro0|e0|reg0|regs~235_combout\ & 
\pro0|e0|reg0|regs~240_combout\ & \pro0|e0|reg0|regs~245_combout\ & \pro0|e0|reg0|regs~194_combout\ & \pro0|e0|reg0|regs~199_combout\ & \pro0|e0|reg0|regs~204_combout\ & \pro0|e0|reg0|regs~209_combout\ & \pro0|e0|reg0|regs~174_combout\ & 
\pro0|e0|reg0|regs~179_combout\ & \pro0|e0|reg0|regs~184_combout\ & \pro0|e0|reg0|regs~156_combout\ & \pro0|e0|reg0|regs~161_combout\ & gnd & gnd);

\pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\pro0|e0|rb_out[15]~24_combout\ & \pro0|e0|rb_out[14]~25_combout\ & \pro0|e0|rb_out[13]~26_combout\ & \pro0|e0|rb_out[12]~27_combout\ & \pro0|e0|rb_out[11]~22_combout\ & 
\pro0|e0|rb_out[10]~21_combout\ & \pro0|e0|rb_out[9]~20_combout\ & \pro0|e0|rb_out[8]~19_combout\ & \pro0|e0|rb_out[7]~17_combout\ & \pro0|e0|rb_out[6]~14_combout\ & \pro0|e0|rb_out[5]~12_combout\ & \pro0|e0|rb_out[4]~10_combout\ & 
\pro0|e0|rb_out[3]~8_combout\ & \pro0|e0|rb_out[2]~6_combout\ & \pro0|e0|rb_out[1]~2_combout\ & \pro0|e0|rb_out[0]~4_combout\ & gnd & gnd);

\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~0\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~1\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~2\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~3\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~dataout\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\counter[2]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & counter(2));

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);
\ALT_INV_counter[2]~clkctrl_outclk\ <= NOT \counter[2]~clkctrl_outclk\;
\mem0|sram_c|ALT_INV_SRAM_UB_N~2_combout\ <= NOT \mem0|sram_c|SRAM_UB_N~2_combout\;
\pro0|display|Visor3|ALT_INV_Mux0~0_combout\ <= NOT \pro0|display|Visor3|Mux0~0_combout\;
\pro0|display|Visor2|ALT_INV_Mux0~0_combout\ <= NOT \pro0|display|Visor2|Mux0~0_combout\;
\pro0|display|Visor1|ALT_INV_Mux0~0_combout\ <= NOT \pro0|display|Visor1|Mux0~0_combout\;
\pro0|display|Visor0|ALT_INV_Mux0~0_combout\ <= NOT \pro0|display|Visor0|Mux0~0_combout\;
\mem0|sram_c|ALT_INV_state.WRITE_1~regout\ <= NOT \mem0|sram_c|state.WRITE_1~regout\;

-- Location: DSPOUT_X28_Y12_N2
\pro0|e0|alu0|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X12_Y11_N22
\pro0|e0|alu0|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Add2~5\) # (GND))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|alu0|Add2~5\))
-- \pro0|e0|alu0|Add2~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\) # (!\pro0|e0|alu0|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~5\,
	combout => \pro0|e0|alu0|Add2~6_combout\,
	cout => \pro0|e0|alu0|Add2~7\);

-- Location: LCCOMB_X12_Y11_N26
\pro0|e0|alu0|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Add2~9\) # (GND))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Add2~9\))
-- \pro0|e0|alu0|Add2~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\) # (!\pro0|e0|alu0|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~9\,
	combout => \pro0|e0|alu0|Add2~10_combout\,
	cout => \pro0|e0|alu0|Add2~11\);

-- Location: LCCOMB_X12_Y10_N0
\pro0|e0|alu0|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~16_combout\ = (\pro0|e0|rb_out[8]~19_combout\ & (!\pro0|e0|alu0|Add2~15\ & VCC)) # (!\pro0|e0|rb_out[8]~19_combout\ & (\pro0|e0|alu0|Add2~15\ $ (GND)))
-- \pro0|e0|alu0|Add2~17\ = CARRY((!\pro0|e0|rb_out[8]~19_combout\ & !\pro0|e0|alu0|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~15\,
	combout => \pro0|e0|alu0|Add2~16_combout\,
	cout => \pro0|e0|alu0|Add2~17\);

-- Location: LCCOMB_X12_Y10_N2
\pro0|e0|alu0|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~18_combout\ = (\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Add2~17\) # (GND))) # (!\pro0|e0|rb_out[9]~20_combout\ & (!\pro0|e0|alu0|Add2~17\))
-- \pro0|e0|alu0|Add2~19\ = CARRY((\pro0|e0|rb_out[9]~20_combout\) # (!\pro0|e0|alu0|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[9]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~17\,
	combout => \pro0|e0|alu0|Add2~18_combout\,
	cout => \pro0|e0|alu0|Add2~19\);

-- Location: LCCOMB_X12_Y10_N4
\pro0|e0|alu0|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~20_combout\ = (\pro0|e0|rb_out[10]~21_combout\ & (!\pro0|e0|alu0|Add2~19\ & VCC)) # (!\pro0|e0|rb_out[10]~21_combout\ & (\pro0|e0|alu0|Add2~19\ $ (GND)))
-- \pro0|e0|alu0|Add2~21\ = CARRY((!\pro0|e0|rb_out[10]~21_combout\ & !\pro0|e0|alu0|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~19\,
	combout => \pro0|e0|alu0|Add2~20_combout\,
	cout => \pro0|e0|alu0|Add2~21\);

-- Location: LCCOMB_X12_Y10_N6
\pro0|e0|alu0|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~22_combout\ = (\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Add2~21\) # (GND))) # (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|Add2~21\))
-- \pro0|e0|alu0|Add2~23\ = CARRY((\pro0|e0|rb_out[11]~22_combout\) # (!\pro0|e0|alu0|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[11]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~21\,
	combout => \pro0|e0|alu0|Add2~22_combout\,
	cout => \pro0|e0|alu0|Add2~23\);

-- Location: LCCOMB_X12_Y10_N12
\pro0|e0|alu0|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~28_combout\ = (\pro0|e0|rb_out[14]~25_combout\ & (!\pro0|e0|alu0|Add2~27\ & VCC)) # (!\pro0|e0|rb_out[14]~25_combout\ & (\pro0|e0|alu0|Add2~27\ $ (GND)))
-- \pro0|e0|alu0|Add2~29\ = CARRY((!\pro0|e0|rb_out[14]~25_combout\ & !\pro0|e0|alu0|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[14]~25_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~27\,
	combout => \pro0|e0|alu0|Add2~28_combout\,
	cout => \pro0|e0|alu0|Add2~29\);

-- Location: DSPOUT_X28_Y13_N2
\pro0|e0|alu0|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X16_Y17_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X15_Y17_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\pro0|e0|reg0|regs~230_combout\ & ((GND) # (!\pro0|e0|rb_out[0]~4_combout\))) # (!\pro0|e0|reg0|regs~230_combout\ & (\pro0|e0|rb_out[0]~4_combout\ $ (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~230_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~230_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X15_Y17_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X15_Y17_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|rb_out[3]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X15_Y17_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X15_Y13_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~240_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~240_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~240_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X15_Y13_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X15_Y13_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X14_Y13_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~245_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~245_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~245_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~245_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X14_Y13_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # (!\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X14_Y13_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))))) # 
-- (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X13_Y13_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ $ (\pro0|e0|rb_out[6]~14_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\) # 
-- (!\pro0|e0|rb_out[6]~14_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ & (!\pro0|e0|rb_out[6]~14_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datab => \pro0|e0|rb_out[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X13_Y13_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X12_Y13_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~199_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~199_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~199_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~199_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X12_Y13_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X12_Y13_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))))) 
-- # (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X12_Y13_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ $ (\pro0|e0|rb_out[8]~19_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\) # 
-- (!\pro0|e0|rb_out[8]~19_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ & (!\pro0|e0|rb_out[8]~19_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datab => \pro0|e0|rb_out[8]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X13_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\pro0|e0|reg0|regs~204_combout\ & ((GND) # (!\pro0|e0|rb_out[0]~4_combout\))) # (!\pro0|e0|reg0|regs~204_combout\ & (\pro0|e0|rb_out[0]~4_combout\ $ (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~204_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~204_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X13_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X13_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\pro0|e0|rb_out[8]~19_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\pro0|e0|rb_out[8]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)) # (!\pro0|e0|rb_out[8]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X15_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X18_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~179_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~179_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~179_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X18_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X18_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X18_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ $ (\pro0|e0|rb_out[6]~14_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\) # 
-- (!\pro0|e0|rb_out[6]~14_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ & (!\pro0|e0|rb_out[6]~14_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datab => \pro0|e0|rb_out[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X20_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X20_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ $ (\pro0|e0|rb_out[2]~6_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\) # 
-- (!\pro0|e0|rb_out[2]~6_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ & (!\pro0|e0|rb_out[2]~6_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X20_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\pro0|e0|rb_out[8]~19_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\pro0|e0|rb_out[8]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)) # (!\pro0|e0|rb_out[8]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X20_Y11_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~156_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~156_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~156_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X20_Y11_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\pro0|e0|rb_out[3]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X20_Y11_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)) # (!\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X20_Y11_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\pro0|e0|rb_out[6]~14_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)) # (!\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X20_Y11_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\pro0|e0|rb_out[9]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))) # (!\pro0|e0|rb_out[9]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ & (\pro0|e0|rb_out[9]~20_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\pro0|e0|rb_out[9]~20_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datab => \pro0|e0|rb_out[9]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X20_Y11_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (GND))))) # (!\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\pro0|e0|rb_out[13]~26_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\))) # (!\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X23_Y14_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X23_Y14_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X23_Y14_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X23_Y14_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X24_Y14_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X24_Y14_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X24_Y14_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X27_Y14_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X26_Y14_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X26_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X26_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X25_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X24_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X22_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X22_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X22_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X22_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X22_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X22_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X22_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X22_Y16_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X22_Y17_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X22_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X21_Y18_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X21_Y18_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X21_Y18_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X21_Y18_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X21_Y18_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X15_Y11_N4
\pro0|e0|alu0|sub[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[2]~4_combout\ = ((\pro0|e0|reg0|regs~184_combout\ $ (\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|sub[1]~3\)))) # (GND)
-- \pro0|e0|alu0|sub[2]~5\ = CARRY((\pro0|e0|reg0|regs~184_combout\ & ((!\pro0|e0|alu0|sub[1]~3\) # (!\pro0|e0|rb_out[2]~6_combout\))) # (!\pro0|e0|reg0|regs~184_combout\ & (!\pro0|e0|rb_out[2]~6_combout\ & !\pro0|e0|alu0|sub[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~184_combout\,
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[1]~3\,
	combout => \pro0|e0|alu0|sub[2]~4_combout\,
	cout => \pro0|e0|alu0|sub[2]~5\);

-- Location: LCCOMB_X15_Y11_N6
\pro0|e0|alu0|sub[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[3]~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|reg0|regs~179_combout\ & (!\pro0|e0|alu0|sub[2]~5\)) # (!\pro0|e0|reg0|regs~179_combout\ & ((\pro0|e0|alu0|sub[2]~5\) # (GND))))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- ((\pro0|e0|reg0|regs~179_combout\ & (\pro0|e0|alu0|sub[2]~5\ & VCC)) # (!\pro0|e0|reg0|regs~179_combout\ & (!\pro0|e0|alu0|sub[2]~5\))))
-- \pro0|e0|alu0|sub[3]~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|sub[2]~5\) # (!\pro0|e0|reg0|regs~179_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|reg0|regs~179_combout\ & !\pro0|e0|alu0|sub[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[2]~5\,
	combout => \pro0|e0|alu0|sub[3]~6_combout\,
	cout => \pro0|e0|alu0|sub[3]~7\);

-- Location: LCCOMB_X15_Y16_N6
\pro0|e0|alu0|suma[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[3]~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|reg0|regs~179_combout\ & (\pro0|e0|alu0|suma[2]~5\ & VCC)) # (!\pro0|e0|reg0|regs~179_combout\ & (!\pro0|e0|alu0|suma[2]~5\)))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- ((\pro0|e0|reg0|regs~179_combout\ & (!\pro0|e0|alu0|suma[2]~5\)) # (!\pro0|e0|reg0|regs~179_combout\ & ((\pro0|e0|alu0|suma[2]~5\) # (GND)))))
-- \pro0|e0|alu0|suma[3]~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|reg0|regs~179_combout\ & !\pro0|e0|alu0|suma[2]~5\)) # (!\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|suma[2]~5\) # (!\pro0|e0|reg0|regs~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[2]~5\,
	combout => \pro0|e0|alu0|suma[3]~6_combout\,
	cout => \pro0|e0|alu0|suma[3]~7\);

-- Location: LCCOMB_X15_Y11_N8
\pro0|e0|alu0|sub[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[4]~8_combout\ = ((\pro0|e0|reg0|regs~174_combout\ $ (\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|sub[3]~7\)))) # (GND)
-- \pro0|e0|alu0|sub[4]~9\ = CARRY((\pro0|e0|reg0|regs~174_combout\ & ((!\pro0|e0|alu0|sub[3]~7\) # (!\pro0|e0|rb_out[4]~10_combout\))) # (!\pro0|e0|reg0|regs~174_combout\ & (!\pro0|e0|rb_out[4]~10_combout\ & !\pro0|e0|alu0|sub[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~174_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[3]~7\,
	combout => \pro0|e0|alu0|sub[4]~8_combout\,
	cout => \pro0|e0|alu0|sub[4]~9\);

-- Location: LCCOMB_X15_Y16_N8
\pro0|e0|alu0|suma[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|reg0|regs~174_combout\ $ (!\pro0|e0|alu0|suma[3]~7\)))) # (GND)
-- \pro0|e0|alu0|suma[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|reg0|regs~174_combout\) # (!\pro0|e0|alu0|suma[3]~7\))) # (!\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|reg0|regs~174_combout\ & !\pro0|e0|alu0|suma[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[3]~7\,
	combout => \pro0|e0|alu0|suma[4]~8_combout\,
	cout => \pro0|e0|alu0|suma[4]~9\);

-- Location: LCCOMB_X15_Y11_N12
\pro0|e0|alu0|sub[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[6]~12_combout\ = ((\pro0|e0|reg0|regs~204_combout\ $ (\pro0|e0|rb_out[6]~14_combout\ $ (\pro0|e0|alu0|sub[5]~11\)))) # (GND)
-- \pro0|e0|alu0|sub[6]~13\ = CARRY((\pro0|e0|reg0|regs~204_combout\ & ((!\pro0|e0|alu0|sub[5]~11\) # (!\pro0|e0|rb_out[6]~14_combout\))) # (!\pro0|e0|reg0|regs~204_combout\ & (!\pro0|e0|rb_out[6]~14_combout\ & !\pro0|e0|alu0|sub[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~204_combout\,
	datab => \pro0|e0|rb_out[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[5]~11\,
	combout => \pro0|e0|alu0|sub[6]~12_combout\,
	cout => \pro0|e0|alu0|sub[6]~13\);

-- Location: LCCOMB_X15_Y16_N12
\pro0|e0|alu0|suma[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[6]~12_combout\ = ((\pro0|e0|rb_out[6]~14_combout\ $ (\pro0|e0|reg0|regs~204_combout\ $ (!\pro0|e0|alu0|suma[5]~11\)))) # (GND)
-- \pro0|e0|alu0|suma[6]~13\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|reg0|regs~204_combout\) # (!\pro0|e0|alu0|suma[5]~11\))) # (!\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|reg0|regs~204_combout\ & !\pro0|e0|alu0|suma[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|reg0|regs~204_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[5]~11\,
	combout => \pro0|e0|alu0|suma[6]~12_combout\,
	cout => \pro0|e0|alu0|suma[6]~13\);

-- Location: LCCOMB_X15_Y11_N14
\pro0|e0|alu0|sub[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[7]~14_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|reg0|regs~199_combout\ & (!\pro0|e0|alu0|sub[6]~13\)) # (!\pro0|e0|reg0|regs~199_combout\ & ((\pro0|e0|alu0|sub[6]~13\) # (GND))))) # (!\pro0|e0|rb_out[7]~17_combout\ & 
-- ((\pro0|e0|reg0|regs~199_combout\ & (\pro0|e0|alu0|sub[6]~13\ & VCC)) # (!\pro0|e0|reg0|regs~199_combout\ & (!\pro0|e0|alu0|sub[6]~13\))))
-- \pro0|e0|alu0|sub[7]~15\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & ((!\pro0|e0|alu0|sub[6]~13\) # (!\pro0|e0|reg0|regs~199_combout\))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|reg0|regs~199_combout\ & !\pro0|e0|alu0|sub[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|reg0|regs~199_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[6]~13\,
	combout => \pro0|e0|alu0|sub[7]~14_combout\,
	cout => \pro0|e0|alu0|sub[7]~15\);

-- Location: LCCOMB_X15_Y16_N16
\pro0|e0|alu0|suma[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[8]~16_combout\ = ((\pro0|e0|rb_out[8]~19_combout\ $ (\pro0|e0|reg0|regs~194_combout\ $ (!\pro0|e0|alu0|suma[7]~15\)))) # (GND)
-- \pro0|e0|alu0|suma[8]~17\ = CARRY((\pro0|e0|rb_out[8]~19_combout\ & ((\pro0|e0|reg0|regs~194_combout\) # (!\pro0|e0|alu0|suma[7]~15\))) # (!\pro0|e0|rb_out[8]~19_combout\ & (\pro0|e0|reg0|regs~194_combout\ & !\pro0|e0|alu0|suma[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|reg0|regs~194_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[7]~15\,
	combout => \pro0|e0|alu0|suma[8]~16_combout\,
	cout => \pro0|e0|alu0|suma[8]~17\);

-- Location: LCCOMB_X15_Y11_N16
\pro0|e0|alu0|sub[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[8]~16_combout\ = ((\pro0|e0|reg0|regs~194_combout\ $ (\pro0|e0|rb_out[8]~19_combout\ $ (\pro0|e0|alu0|sub[7]~15\)))) # (GND)
-- \pro0|e0|alu0|sub[8]~17\ = CARRY((\pro0|e0|reg0|regs~194_combout\ & ((!\pro0|e0|alu0|sub[7]~15\) # (!\pro0|e0|rb_out[8]~19_combout\))) # (!\pro0|e0|reg0|regs~194_combout\ & (!\pro0|e0|rb_out[8]~19_combout\ & !\pro0|e0|alu0|sub[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~194_combout\,
	datab => \pro0|e0|rb_out[8]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[7]~15\,
	combout => \pro0|e0|alu0|sub[8]~16_combout\,
	cout => \pro0|e0|alu0|sub[8]~17\);

-- Location: LCCOMB_X15_Y11_N20
\pro0|e0|alu0|sub[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[10]~20_combout\ = ((\pro0|e0|rb_out[10]~21_combout\ $ (\pro0|e0|reg0|regs~240_combout\ $ (\pro0|e0|alu0|sub[9]~19\)))) # (GND)
-- \pro0|e0|alu0|sub[10]~21\ = CARRY((\pro0|e0|rb_out[10]~21_combout\ & (\pro0|e0|reg0|regs~240_combout\ & !\pro0|e0|alu0|sub[9]~19\)) # (!\pro0|e0|rb_out[10]~21_combout\ & ((\pro0|e0|reg0|regs~240_combout\) # (!\pro0|e0|alu0|sub[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[9]~19\,
	combout => \pro0|e0|alu0|sub[10]~20_combout\,
	cout => \pro0|e0|alu0|sub[10]~21\);

-- Location: LCCOMB_X15_Y16_N20
\pro0|e0|alu0|suma[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[10]~20_combout\ = ((\pro0|e0|reg0|regs~240_combout\ $ (\pro0|e0|rb_out[10]~21_combout\ $ (!\pro0|e0|alu0|suma[9]~19\)))) # (GND)
-- \pro0|e0|alu0|suma[10]~21\ = CARRY((\pro0|e0|reg0|regs~240_combout\ & ((\pro0|e0|rb_out[10]~21_combout\) # (!\pro0|e0|alu0|suma[9]~19\))) # (!\pro0|e0|reg0|regs~240_combout\ & (\pro0|e0|rb_out[10]~21_combout\ & !\pro0|e0|alu0|suma[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~240_combout\,
	datab => \pro0|e0|rb_out[10]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[9]~19\,
	combout => \pro0|e0|alu0|suma[10]~20_combout\,
	cout => \pro0|e0|alu0|suma[10]~21\);

-- Location: LCCOMB_X15_Y11_N22
\pro0|e0|alu0|sub[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[11]~22_combout\ = (\pro0|e0|reg0|regs~235_combout\ & ((\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|sub[10]~21\)) # (!\pro0|e0|rb_out[11]~22_combout\ & (\pro0|e0|alu0|sub[10]~21\ & VCC)))) # (!\pro0|e0|reg0|regs~235_combout\ & 
-- ((\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|sub[10]~21\) # (GND))) # (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|sub[10]~21\))))
-- \pro0|e0|alu0|sub[11]~23\ = CARRY((\pro0|e0|reg0|regs~235_combout\ & (\pro0|e0|rb_out[11]~22_combout\ & !\pro0|e0|alu0|sub[10]~21\)) # (!\pro0|e0|reg0|regs~235_combout\ & ((\pro0|e0|rb_out[11]~22_combout\) # (!\pro0|e0|alu0|sub[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~235_combout\,
	datab => \pro0|e0|rb_out[11]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[10]~21\,
	combout => \pro0|e0|alu0|sub[11]~22_combout\,
	cout => \pro0|e0|alu0|sub[11]~23\);

-- Location: LCCOMB_X15_Y16_N22
\pro0|e0|alu0|suma[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[11]~22_combout\ = (\pro0|e0|reg0|regs~235_combout\ & ((\pro0|e0|rb_out[11]~22_combout\ & (\pro0|e0|alu0|suma[10]~21\ & VCC)) # (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|suma[10]~21\)))) # (!\pro0|e0|reg0|regs~235_combout\ & 
-- ((\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|suma[10]~21\)) # (!\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|suma[10]~21\) # (GND)))))
-- \pro0|e0|alu0|suma[11]~23\ = CARRY((\pro0|e0|reg0|regs~235_combout\ & (!\pro0|e0|rb_out[11]~22_combout\ & !\pro0|e0|alu0|suma[10]~21\)) # (!\pro0|e0|reg0|regs~235_combout\ & ((!\pro0|e0|alu0|suma[10]~21\) # (!\pro0|e0|rb_out[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~235_combout\,
	datab => \pro0|e0|rb_out[11]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[10]~21\,
	combout => \pro0|e0|alu0|suma[11]~22_combout\,
	cout => \pro0|e0|alu0|suma[11]~23\);

-- Location: LCCOMB_X15_Y11_N24
\pro0|e0|alu0|sub[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[12]~24_combout\ = ((\pro0|e0|rb_out[12]~27_combout\ $ (\pro0|e0|reg0|regs~230_combout\ $ (\pro0|e0|alu0|sub[11]~23\)))) # (GND)
-- \pro0|e0|alu0|sub[12]~25\ = CARRY((\pro0|e0|rb_out[12]~27_combout\ & (\pro0|e0|reg0|regs~230_combout\ & !\pro0|e0|alu0|sub[11]~23\)) # (!\pro0|e0|rb_out[12]~27_combout\ & ((\pro0|e0|reg0|regs~230_combout\) # (!\pro0|e0|alu0|sub[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|reg0|regs~230_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[11]~23\,
	combout => \pro0|e0|alu0|sub[12]~24_combout\,
	cout => \pro0|e0|alu0|sub[12]~25\);

-- Location: LCCOMB_X15_Y16_N24
\pro0|e0|alu0|suma[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[12]~24_combout\ = ((\pro0|e0|reg0|regs~230_combout\ $ (\pro0|e0|rb_out[12]~27_combout\ $ (!\pro0|e0|alu0|suma[11]~23\)))) # (GND)
-- \pro0|e0|alu0|suma[12]~25\ = CARRY((\pro0|e0|reg0|regs~230_combout\ & ((\pro0|e0|rb_out[12]~27_combout\) # (!\pro0|e0|alu0|suma[11]~23\))) # (!\pro0|e0|reg0|regs~230_combout\ & (\pro0|e0|rb_out[12]~27_combout\ & !\pro0|e0|alu0|suma[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~230_combout\,
	datab => \pro0|e0|rb_out[12]~27_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[11]~23\,
	combout => \pro0|e0|alu0|suma[12]~24_combout\,
	cout => \pro0|e0|alu0|suma[12]~25\);

-- Location: LCCOMB_X15_Y11_N26
\pro0|e0|alu0|sub[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[13]~26_combout\ = (\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|reg0|regs~225_combout\ & (!\pro0|e0|alu0|sub[12]~25\)) # (!\pro0|e0|reg0|regs~225_combout\ & ((\pro0|e0|alu0|sub[12]~25\) # (GND))))) # (!\pro0|e0|rb_out[13]~26_combout\ & 
-- ((\pro0|e0|reg0|regs~225_combout\ & (\pro0|e0|alu0|sub[12]~25\ & VCC)) # (!\pro0|e0|reg0|regs~225_combout\ & (!\pro0|e0|alu0|sub[12]~25\))))
-- \pro0|e0|alu0|sub[13]~27\ = CARRY((\pro0|e0|rb_out[13]~26_combout\ & ((!\pro0|e0|alu0|sub[12]~25\) # (!\pro0|e0|reg0|regs~225_combout\))) # (!\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|reg0|regs~225_combout\ & !\pro0|e0|alu0|sub[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|reg0|regs~225_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[12]~25\,
	combout => \pro0|e0|alu0|sub[13]~26_combout\,
	cout => \pro0|e0|alu0|sub[13]~27\);

-- Location: LCCOMB_X15_Y16_N26
\pro0|e0|alu0|suma[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[13]~26_combout\ = (\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|reg0|regs~225_combout\ & (\pro0|e0|alu0|suma[12]~25\ & VCC)) # (!\pro0|e0|reg0|regs~225_combout\ & (!\pro0|e0|alu0|suma[12]~25\)))) # (!\pro0|e0|rb_out[13]~26_combout\ & 
-- ((\pro0|e0|reg0|regs~225_combout\ & (!\pro0|e0|alu0|suma[12]~25\)) # (!\pro0|e0|reg0|regs~225_combout\ & ((\pro0|e0|alu0|suma[12]~25\) # (GND)))))
-- \pro0|e0|alu0|suma[13]~27\ = CARRY((\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|reg0|regs~225_combout\ & !\pro0|e0|alu0|suma[12]~25\)) # (!\pro0|e0|rb_out[13]~26_combout\ & ((!\pro0|e0|alu0|suma[12]~25\) # (!\pro0|e0|reg0|regs~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|reg0|regs~225_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[12]~25\,
	combout => \pro0|e0|alu0|suma[13]~26_combout\,
	cout => \pro0|e0|alu0|suma[13]~27\);

-- Location: LCCOMB_X15_Y16_N28
\pro0|e0|alu0|suma[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[14]~28_combout\ = ((\pro0|e0|rb_out[14]~25_combout\ $ (\pro0|e0|reg0|regs~220_combout\ $ (!\pro0|e0|alu0|suma[13]~27\)))) # (GND)
-- \pro0|e0|alu0|suma[14]~29\ = CARRY((\pro0|e0|rb_out[14]~25_combout\ & ((\pro0|e0|reg0|regs~220_combout\) # (!\pro0|e0|alu0|suma[13]~27\))) # (!\pro0|e0|rb_out[14]~25_combout\ & (\pro0|e0|reg0|regs~220_combout\ & !\pro0|e0|alu0|suma[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[14]~25_combout\,
	datab => \pro0|e0|reg0|regs~220_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[13]~27\,
	combout => \pro0|e0|alu0|suma[14]~28_combout\,
	cout => \pro0|e0|alu0|suma[14]~29\);

-- Location: LCCOMB_X15_Y11_N28
\pro0|e0|alu0|sub[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[14]~28_combout\ = ((\pro0|e0|reg0|regs~220_combout\ $ (\pro0|e0|rb_out[14]~25_combout\ $ (\pro0|e0|alu0|sub[13]~27\)))) # (GND)
-- \pro0|e0|alu0|sub[14]~29\ = CARRY((\pro0|e0|reg0|regs~220_combout\ & ((!\pro0|e0|alu0|sub[13]~27\) # (!\pro0|e0|rb_out[14]~25_combout\))) # (!\pro0|e0|reg0|regs~220_combout\ & (!\pro0|e0|rb_out[14]~25_combout\ & !\pro0|e0|alu0|sub[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~220_combout\,
	datab => \pro0|e0|rb_out[14]~25_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[13]~27\,
	combout => \pro0|e0|alu0|sub[14]~28_combout\,
	cout => \pro0|e0|alu0|sub[14]~29\);

-- Location: LCCOMB_X15_Y16_N30
\pro0|e0|alu0|suma[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[15]~30_combout\ = \pro0|e0|reg0|regs~215_combout\ $ (\pro0|e0|alu0|suma[14]~29\ $ (\pro0|e0|rb_out[15]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	cin => \pro0|e0|alu0|suma[14]~29\,
	combout => \pro0|e0|alu0|suma[15]~30_combout\);

-- Location: LCCOMB_X15_Y11_N30
\pro0|e0|alu0|sub[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[15]~30_combout\ = \pro0|e0|reg0|regs~215_combout\ $ (\pro0|e0|alu0|sub[14]~29\ $ (!\pro0|e0|rb_out[15]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	cin => \pro0|e0|alu0|sub[14]~29\,
	combout => \pro0|e0|alu0|sub[15]~30_combout\);

-- Location: LCCOMB_X27_Y15_N0
\pro0|e0|alu0|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~1_cout\ = CARRY((\pro0|e0|rb_out[0]~4_combout\ & !\pro0|e0|reg0|regs~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~161_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|LessThan1~1_cout\);

-- Location: LCCOMB_X27_Y15_N2
\pro0|e0|alu0|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~3_cout\ = CARRY((\pro0|e0|reg0|regs~156_combout\ & ((!\pro0|e0|alu0|LessThan1~1_cout\) # (!\pro0|e0|rb_out[1]~2_combout\))) # (!\pro0|e0|reg0|regs~156_combout\ & (!\pro0|e0|rb_out[1]~2_combout\ & !\pro0|e0|alu0|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~156_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~1_cout\,
	cout => \pro0|e0|alu0|LessThan1~3_cout\);

-- Location: LCCOMB_X27_Y15_N4
\pro0|e0|alu0|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~5_cout\ = CARRY((\pro0|e0|reg0|regs~184_combout\ & (\pro0|e0|rb_out[2]~6_combout\ & !\pro0|e0|alu0|LessThan1~3_cout\)) # (!\pro0|e0|reg0|regs~184_combout\ & ((\pro0|e0|rb_out[2]~6_combout\) # (!\pro0|e0|alu0|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~184_combout\,
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~3_cout\,
	cout => \pro0|e0|alu0|LessThan1~5_cout\);

-- Location: LCCOMB_X27_Y15_N6
\pro0|e0|alu0|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~7_cout\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|reg0|regs~179_combout\ & !\pro0|e0|alu0|LessThan1~5_cout\)) # (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|reg0|regs~179_combout\) # (!\pro0|e0|alu0|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~5_cout\,
	cout => \pro0|e0|alu0|LessThan1~7_cout\);

-- Location: LCCOMB_X27_Y15_N8
\pro0|e0|alu0|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~9_cout\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & ((!\pro0|e0|alu0|LessThan1~7_cout\) # (!\pro0|e0|reg0|regs~174_combout\))) # (!\pro0|e0|rb_out[4]~10_combout\ & (!\pro0|e0|reg0|regs~174_combout\ & 
-- !\pro0|e0|alu0|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~7_cout\,
	cout => \pro0|e0|alu0|LessThan1~9_cout\);

-- Location: LCCOMB_X27_Y15_N10
\pro0|e0|alu0|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~11_cout\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & (\pro0|e0|reg0|regs~209_combout\ & !\pro0|e0|alu0|LessThan1~9_cout\)) # (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|reg0|regs~209_combout\) # 
-- (!\pro0|e0|alu0|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|reg0|regs~209_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~9_cout\,
	cout => \pro0|e0|alu0|LessThan1~11_cout\);

-- Location: LCCOMB_X27_Y15_N12
\pro0|e0|alu0|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~13_cout\ = CARRY((\pro0|e0|reg0|regs~204_combout\ & (\pro0|e0|rb_out[6]~14_combout\ & !\pro0|e0|alu0|LessThan1~11_cout\)) # (!\pro0|e0|reg0|regs~204_combout\ & ((\pro0|e0|rb_out[6]~14_combout\) # 
-- (!\pro0|e0|alu0|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~204_combout\,
	datab => \pro0|e0|rb_out[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~11_cout\,
	cout => \pro0|e0|alu0|LessThan1~13_cout\);

-- Location: LCCOMB_X27_Y15_N14
\pro0|e0|alu0|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~15_cout\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & (\pro0|e0|reg0|regs~199_combout\ & !\pro0|e0|alu0|LessThan1~13_cout\)) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|reg0|regs~199_combout\) # 
-- (!\pro0|e0|alu0|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|reg0|regs~199_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~13_cout\,
	cout => \pro0|e0|alu0|LessThan1~15_cout\);

-- Location: LCCOMB_X27_Y15_N16
\pro0|e0|alu0|LessThan1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~17_cout\ = CARRY((\pro0|e0|rb_out[8]~19_combout\ & ((!\pro0|e0|alu0|LessThan1~15_cout\) # (!\pro0|e0|reg0|regs~194_combout\))) # (!\pro0|e0|rb_out[8]~19_combout\ & (!\pro0|e0|reg0|regs~194_combout\ & 
-- !\pro0|e0|alu0|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|reg0|regs~194_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~15_cout\,
	cout => \pro0|e0|alu0|LessThan1~17_cout\);

-- Location: LCCOMB_X27_Y15_N18
\pro0|e0|alu0|LessThan1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~19_cout\ = CARRY((\pro0|e0|rb_out[9]~20_combout\ & (\pro0|e0|reg0|regs~245_combout\ & !\pro0|e0|alu0|LessThan1~17_cout\)) # (!\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|reg0|regs~245_combout\) # 
-- (!\pro0|e0|alu0|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[9]~20_combout\,
	datab => \pro0|e0|reg0|regs~245_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~17_cout\,
	cout => \pro0|e0|alu0|LessThan1~19_cout\);

-- Location: LCCOMB_X27_Y15_N20
\pro0|e0|alu0|LessThan1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~21_cout\ = CARRY((\pro0|e0|rb_out[10]~21_combout\ & ((!\pro0|e0|alu0|LessThan1~19_cout\) # (!\pro0|e0|reg0|regs~240_combout\))) # (!\pro0|e0|rb_out[10]~21_combout\ & (!\pro0|e0|reg0|regs~240_combout\ & 
-- !\pro0|e0|alu0|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~19_cout\,
	cout => \pro0|e0|alu0|LessThan1~21_cout\);

-- Location: LCCOMB_X27_Y15_N22
\pro0|e0|alu0|LessThan1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~23_cout\ = CARRY((\pro0|e0|reg0|regs~235_combout\ & ((!\pro0|e0|alu0|LessThan1~21_cout\) # (!\pro0|e0|rb_out[11]~22_combout\))) # (!\pro0|e0|reg0|regs~235_combout\ & (!\pro0|e0|rb_out[11]~22_combout\ & 
-- !\pro0|e0|alu0|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~235_combout\,
	datab => \pro0|e0|rb_out[11]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~21_cout\,
	cout => \pro0|e0|alu0|LessThan1~23_cout\);

-- Location: LCCOMB_X27_Y15_N24
\pro0|e0|alu0|LessThan1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~25_cout\ = CARRY((\pro0|e0|rb_out[12]~27_combout\ & ((!\pro0|e0|alu0|LessThan1~23_cout\) # (!\pro0|e0|reg0|regs~230_combout\))) # (!\pro0|e0|rb_out[12]~27_combout\ & (!\pro0|e0|reg0|regs~230_combout\ & 
-- !\pro0|e0|alu0|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|reg0|regs~230_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~23_cout\,
	cout => \pro0|e0|alu0|LessThan1~25_cout\);

-- Location: LCCOMB_X27_Y15_N26
\pro0|e0|alu0|LessThan1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~27_cout\ = CARRY((\pro0|e0|rb_out[13]~26_combout\ & (\pro0|e0|reg0|regs~225_combout\ & !\pro0|e0|alu0|LessThan1~25_cout\)) # (!\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|reg0|regs~225_combout\) # 
-- (!\pro0|e0|alu0|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|reg0|regs~225_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~25_cout\,
	cout => \pro0|e0|alu0|LessThan1~27_cout\);

-- Location: LCCOMB_X27_Y15_N28
\pro0|e0|alu0|LessThan1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~29_cout\ = CARRY((\pro0|e0|rb_out[14]~25_combout\ & ((!\pro0|e0|alu0|LessThan1~27_cout\) # (!\pro0|e0|reg0|regs~220_combout\))) # (!\pro0|e0|rb_out[14]~25_combout\ & (!\pro0|e0|reg0|regs~220_combout\ & 
-- !\pro0|e0|alu0|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[14]~25_combout\,
	datab => \pro0|e0|reg0|regs~220_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~27_cout\,
	cout => \pro0|e0|alu0|LessThan1~29_cout\);

-- Location: LCCOMB_X27_Y15_N30
\pro0|e0|alu0|LessThan1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~30_combout\ = (\pro0|e0|reg0|regs~215_combout\ & (\pro0|e0|alu0|LessThan1~29_cout\ & \pro0|e0|rb_out[15]~24_combout\)) # (!\pro0|e0|reg0|regs~215_combout\ & ((\pro0|e0|alu0|LessThan1~29_cout\) # (\pro0|e0|rb_out[15]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	cin => \pro0|e0|alu0|LessThan1~29_cout\,
	combout => \pro0|e0|alu0|LessThan1~30_combout\);

-- Location: LCCOMB_X26_Y16_N0
\pro0|e0|alu0|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~1_cout\ = CARRY((\pro0|e0|rb_out[0]~4_combout\ & !\pro0|e0|reg0|regs~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~161_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y16_N2
\pro0|e0|alu0|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~3_cout\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|reg0|regs~156_combout\ & !\pro0|e0|alu0|LessThan0~1_cout\)) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|reg0|regs~156_combout\) # (!\pro0|e0|alu0|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~1_cout\,
	cout => \pro0|e0|alu0|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y16_N4
\pro0|e0|alu0|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~5_cout\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & ((!\pro0|e0|alu0|LessThan0~3_cout\) # (!\pro0|e0|reg0|regs~184_combout\))) # (!\pro0|e0|rb_out[2]~6_combout\ & (!\pro0|e0|reg0|regs~184_combout\ & !\pro0|e0|alu0|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|reg0|regs~184_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~3_cout\,
	cout => \pro0|e0|alu0|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y16_N6
\pro0|e0|alu0|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~7_cout\ = CARRY((\pro0|e0|reg0|regs~179_combout\ & ((!\pro0|e0|alu0|LessThan0~5_cout\) # (!\pro0|e0|rb_out[3]~8_combout\))) # (!\pro0|e0|reg0|regs~179_combout\ & (!\pro0|e0|rb_out[3]~8_combout\ & !\pro0|e0|alu0|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~179_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~5_cout\,
	cout => \pro0|e0|alu0|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y16_N8
\pro0|e0|alu0|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~9_cout\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & ((!\pro0|e0|alu0|LessThan0~7_cout\) # (!\pro0|e0|reg0|regs~174_combout\))) # (!\pro0|e0|rb_out[4]~10_combout\ & (!\pro0|e0|reg0|regs~174_combout\ & 
-- !\pro0|e0|alu0|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~7_cout\,
	cout => \pro0|e0|alu0|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y16_N10
\pro0|e0|alu0|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~11_cout\ = CARRY((\pro0|e0|reg0|regs~209_combout\ & ((!\pro0|e0|alu0|LessThan0~9_cout\) # (!\pro0|e0|rb_out[5]~12_combout\))) # (!\pro0|e0|reg0|regs~209_combout\ & (!\pro0|e0|rb_out[5]~12_combout\ & 
-- !\pro0|e0|alu0|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~209_combout\,
	datab => \pro0|e0|rb_out[5]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~9_cout\,
	cout => \pro0|e0|alu0|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y16_N12
\pro0|e0|alu0|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~13_cout\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & ((!\pro0|e0|alu0|LessThan0~11_cout\) # (!\pro0|e0|reg0|regs~204_combout\))) # (!\pro0|e0|rb_out[6]~14_combout\ & (!\pro0|e0|reg0|regs~204_combout\ & 
-- !\pro0|e0|alu0|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|reg0|regs~204_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~11_cout\,
	cout => \pro0|e0|alu0|LessThan0~13_cout\);

-- Location: LCCOMB_X26_Y16_N14
\pro0|e0|alu0|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~15_cout\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & (\pro0|e0|reg0|regs~199_combout\ & !\pro0|e0|alu0|LessThan0~13_cout\)) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|reg0|regs~199_combout\) # 
-- (!\pro0|e0|alu0|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|reg0|regs~199_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~13_cout\,
	cout => \pro0|e0|alu0|LessThan0~15_cout\);

-- Location: LCCOMB_X26_Y16_N16
\pro0|e0|alu0|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~17_cout\ = CARRY((\pro0|e0|rb_out[8]~19_combout\ & ((!\pro0|e0|alu0|LessThan0~15_cout\) # (!\pro0|e0|reg0|regs~194_combout\))) # (!\pro0|e0|rb_out[8]~19_combout\ & (!\pro0|e0|reg0|regs~194_combout\ & 
-- !\pro0|e0|alu0|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|reg0|regs~194_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~15_cout\,
	cout => \pro0|e0|alu0|LessThan0~17_cout\);

-- Location: LCCOMB_X26_Y16_N18
\pro0|e0|alu0|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~19_cout\ = CARRY((\pro0|e0|reg0|regs~245_combout\ & ((!\pro0|e0|alu0|LessThan0~17_cout\) # (!\pro0|e0|rb_out[9]~20_combout\))) # (!\pro0|e0|reg0|regs~245_combout\ & (!\pro0|e0|rb_out[9]~20_combout\ & 
-- !\pro0|e0|alu0|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~245_combout\,
	datab => \pro0|e0|rb_out[9]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~17_cout\,
	cout => \pro0|e0|alu0|LessThan0~19_cout\);

-- Location: LCCOMB_X26_Y16_N20
\pro0|e0|alu0|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~21_cout\ = CARRY((\pro0|e0|reg0|regs~240_combout\ & (\pro0|e0|rb_out[10]~21_combout\ & !\pro0|e0|alu0|LessThan0~19_cout\)) # (!\pro0|e0|reg0|regs~240_combout\ & ((\pro0|e0|rb_out[10]~21_combout\) # 
-- (!\pro0|e0|alu0|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~240_combout\,
	datab => \pro0|e0|rb_out[10]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~19_cout\,
	cout => \pro0|e0|alu0|LessThan0~21_cout\);

-- Location: LCCOMB_X26_Y16_N22
\pro0|e0|alu0|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~23_cout\ = CARRY((\pro0|e0|reg0|regs~235_combout\ & ((!\pro0|e0|alu0|LessThan0~21_cout\) # (!\pro0|e0|rb_out[11]~22_combout\))) # (!\pro0|e0|reg0|regs~235_combout\ & (!\pro0|e0|rb_out[11]~22_combout\ & 
-- !\pro0|e0|alu0|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~235_combout\,
	datab => \pro0|e0|rb_out[11]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~21_cout\,
	cout => \pro0|e0|alu0|LessThan0~23_cout\);

-- Location: LCCOMB_X26_Y16_N24
\pro0|e0|alu0|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~25_cout\ = CARRY((\pro0|e0|reg0|regs~230_combout\ & (\pro0|e0|rb_out[12]~27_combout\ & !\pro0|e0|alu0|LessThan0~23_cout\)) # (!\pro0|e0|reg0|regs~230_combout\ & ((\pro0|e0|rb_out[12]~27_combout\) # 
-- (!\pro0|e0|alu0|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~230_combout\,
	datab => \pro0|e0|rb_out[12]~27_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~23_cout\,
	cout => \pro0|e0|alu0|LessThan0~25_cout\);

-- Location: LCCOMB_X26_Y16_N26
\pro0|e0|alu0|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~27_cout\ = CARRY((\pro0|e0|rb_out[13]~26_combout\ & (\pro0|e0|reg0|regs~225_combout\ & !\pro0|e0|alu0|LessThan0~25_cout\)) # (!\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|reg0|regs~225_combout\) # 
-- (!\pro0|e0|alu0|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|reg0|regs~225_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~25_cout\,
	cout => \pro0|e0|alu0|LessThan0~27_cout\);

-- Location: LCCOMB_X26_Y16_N28
\pro0|e0|alu0|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~29_cout\ = CARRY((\pro0|e0|rb_out[14]~25_combout\ & ((!\pro0|e0|alu0|LessThan0~27_cout\) # (!\pro0|e0|reg0|regs~220_combout\))) # (!\pro0|e0|rb_out[14]~25_combout\ & (!\pro0|e0|reg0|regs~220_combout\ & 
-- !\pro0|e0|alu0|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[14]~25_combout\,
	datab => \pro0|e0|reg0|regs~220_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~27_cout\,
	cout => \pro0|e0|alu0|LessThan0~29_cout\);

-- Location: LCCOMB_X26_Y16_N30
\pro0|e0|alu0|LessThan0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~30_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|LessThan0~29_cout\ & \pro0|e0|reg0|regs~215_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|alu0|LessThan0~29_cout\) # (\pro0|e0|reg0|regs~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|reg0|regs~215_combout\,
	cin => \pro0|e0|alu0|LessThan0~29_cout\,
	combout => \pro0|e0|alu0|LessThan0~30_combout\);

-- Location: LCCOMB_X18_Y12_N10
\pro0|e0|new_pc[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[5]~8_combout\ = (\pro0|c0|pc_s\(5) & (\pro0|e0|new_pc[4]~7\ $ (GND))) # (!\pro0|c0|pc_s\(5) & (!\pro0|e0|new_pc[4]~7\ & VCC))
-- \pro0|e0|new_pc[5]~9\ = CARRY((\pro0|c0|pc_s\(5) & !\pro0|e0|new_pc[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(5),
	datad => VCC,
	cin => \pro0|e0|new_pc[4]~7\,
	combout => \pro0|e0|new_pc[5]~8_combout\,
	cout => \pro0|e0|new_pc[5]~9\);

-- Location: LCCOMB_X18_Y12_N16
\pro0|e0|new_pc[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[8]~14_combout\ = (\pro0|c0|pc_s\(8) & (!\pro0|e0|new_pc[7]~13\)) # (!\pro0|c0|pc_s\(8) & ((\pro0|e0|new_pc[7]~13\) # (GND)))
-- \pro0|e0|new_pc[8]~15\ = CARRY((!\pro0|e0|new_pc[7]~13\) # (!\pro0|c0|pc_s\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(8),
	datad => VCC,
	cin => \pro0|e0|new_pc[7]~13\,
	combout => \pro0|e0|new_pc[8]~14_combout\,
	cout => \pro0|e0|new_pc[8]~15\);

-- Location: LCCOMB_X18_Y12_N20
\pro0|e0|new_pc[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[10]~18_combout\ = (\pro0|c0|pc_s\(10) & (!\pro0|e0|new_pc[9]~17\)) # (!\pro0|c0|pc_s\(10) & ((\pro0|e0|new_pc[9]~17\) # (GND)))
-- \pro0|e0|new_pc[10]~19\ = CARRY((!\pro0|e0|new_pc[9]~17\) # (!\pro0|c0|pc_s\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(10),
	datad => VCC,
	cin => \pro0|e0|new_pc[9]~17\,
	combout => \pro0|e0|new_pc[10]~18_combout\,
	cout => \pro0|e0|new_pc[10]~19\);

-- Location: LCCOMB_X16_Y15_N2
\pro0|c0|pc_des[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[2]~2_combout\ = (\pro0|c0|pc_s\(2) & ((\pro0|c0|ir\(1) & (\pro0|c0|pc_des[1]~1\ & VCC)) # (!\pro0|c0|ir\(1) & (!\pro0|c0|pc_des[1]~1\)))) # (!\pro0|c0|pc_s\(2) & ((\pro0|c0|ir\(1) & (!\pro0|c0|pc_des[1]~1\)) # (!\pro0|c0|ir\(1) & 
-- ((\pro0|c0|pc_des[1]~1\) # (GND)))))
-- \pro0|c0|pc_des[2]~3\ = CARRY((\pro0|c0|pc_s\(2) & (!\pro0|c0|ir\(1) & !\pro0|c0|pc_des[1]~1\)) # (!\pro0|c0|pc_s\(2) & ((!\pro0|c0|pc_des[1]~1\) # (!\pro0|c0|ir\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datab => \pro0|c0|ir\(1),
	datad => VCC,
	cin => \pro0|c0|pc_des[1]~1\,
	combout => \pro0|c0|pc_des[2]~2_combout\,
	cout => \pro0|c0|pc_des[2]~3\);

-- Location: LCCOMB_X16_Y15_N4
\pro0|c0|pc_des[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[3]~4_combout\ = ((\pro0|c0|pc_s\(3) $ (\pro0|c0|ir\(2) $ (!\pro0|c0|pc_des[2]~3\)))) # (GND)
-- \pro0|c0|pc_des[3]~5\ = CARRY((\pro0|c0|pc_s\(3) & ((\pro0|c0|ir\(2)) # (!\pro0|c0|pc_des[2]~3\))) # (!\pro0|c0|pc_s\(3) & (\pro0|c0|ir\(2) & !\pro0|c0|pc_des[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(3),
	datab => \pro0|c0|ir\(2),
	datad => VCC,
	cin => \pro0|c0|pc_des[2]~3\,
	combout => \pro0|c0|pc_des[3]~4_combout\,
	cout => \pro0|c0|pc_des[3]~5\);

-- Location: LCCOMB_X16_Y15_N6
\pro0|c0|pc_des[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[4]~6_combout\ = (\pro0|c0|pc_s\(4) & ((\pro0|c0|ir\(3) & (\pro0|c0|pc_des[3]~5\ & VCC)) # (!\pro0|c0|ir\(3) & (!\pro0|c0|pc_des[3]~5\)))) # (!\pro0|c0|pc_s\(4) & ((\pro0|c0|ir\(3) & (!\pro0|c0|pc_des[3]~5\)) # (!\pro0|c0|ir\(3) & 
-- ((\pro0|c0|pc_des[3]~5\) # (GND)))))
-- \pro0|c0|pc_des[4]~7\ = CARRY((\pro0|c0|pc_s\(4) & (!\pro0|c0|ir\(3) & !\pro0|c0|pc_des[3]~5\)) # (!\pro0|c0|pc_s\(4) & ((!\pro0|c0|pc_des[3]~5\) # (!\pro0|c0|ir\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(4),
	datab => \pro0|c0|ir\(3),
	datad => VCC,
	cin => \pro0|c0|pc_des[3]~5\,
	combout => \pro0|c0|pc_des[4]~6_combout\,
	cout => \pro0|c0|pc_des[4]~7\);

-- Location: LCCOMB_X16_Y15_N12
\pro0|c0|pc_des[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[7]~12_combout\ = ((\pro0|c0|ir\(6) $ (\pro0|c0|pc_s\(7) $ (!\pro0|c0|pc_des[6]~11\)))) # (GND)
-- \pro0|c0|pc_des[7]~13\ = CARRY((\pro0|c0|ir\(6) & ((\pro0|c0|pc_s\(7)) # (!\pro0|c0|pc_des[6]~11\))) # (!\pro0|c0|ir\(6) & (\pro0|c0|pc_s\(7) & !\pro0|c0|pc_des[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(6),
	datab => \pro0|c0|pc_s\(7),
	datad => VCC,
	cin => \pro0|c0|pc_des[6]~11\,
	combout => \pro0|c0|pc_des[7]~12_combout\,
	cout => \pro0|c0|pc_des[7]~13\);

-- Location: LCCOMB_X16_Y15_N16
\pro0|c0|pc_des[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[9]~16_combout\ = (\pro0|c0|pc_s\(9) & (\pro0|c0|pc_des[8]~15\ $ (GND))) # (!\pro0|c0|pc_s\(9) & (!\pro0|c0|pc_des[8]~15\ & VCC))
-- \pro0|c0|pc_des[9]~17\ = CARRY((\pro0|c0|pc_s\(9) & !\pro0|c0|pc_des[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(9),
	datad => VCC,
	cin => \pro0|c0|pc_des[8]~15\,
	combout => \pro0|c0|pc_des[9]~16_combout\,
	cout => \pro0|c0|pc_des[9]~17\);

-- Location: LCCOMB_X16_Y15_N22
\pro0|c0|pc_des[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[12]~22_combout\ = (\pro0|c0|pc_s\(12) & (!\pro0|c0|pc_des[11]~21\)) # (!\pro0|c0|pc_s\(12) & ((\pro0|c0|pc_des[11]~21\) # (GND)))
-- \pro0|c0|pc_des[12]~23\ = CARRY((!\pro0|c0|pc_des[11]~21\) # (!\pro0|c0|pc_s\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(12),
	datad => VCC,
	cin => \pro0|c0|pc_des[11]~21\,
	combout => \pro0|c0|pc_des[12]~22_combout\,
	cout => \pro0|c0|pc_des[12]~23\);

-- Location: LCCOMB_X22_Y12_N26
\pro0|c0|c_l|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux18~2_combout\ = ((\pro0|c0|ir\(15)) # (\pro0|c0|ir\(13) $ (!\pro0|c0|ir\(12)))) # (!\pro0|c0|ir\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(8),
	datab => \pro0|c0|ir\(13),
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(12),
	combout => \pro0|c0|c_l|Mux18~2_combout\);

-- Location: LCCOMB_X26_Y11_N24
\pro0|c0|c_l|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux17~0_combout\ = (!\pro0|c0|ir\(15) & ((\pro0|c0|ir\(5) & ((\pro0|c0|ir\(4)) # (!\pro0|c0|ir\(3)))) # (!\pro0|c0|ir\(5) & (\pro0|c0|ir\(4) & !\pro0|c0|ir\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datab => \pro0|c0|ir\(4),
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(3),
	combout => \pro0|c0|c_l|Mux17~0_combout\);

-- Location: LCCOMB_X26_Y11_N2
\pro0|c0|c_l|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux17~1_combout\ = (\pro0|c0|ir\(15) & (!\pro0|c0|ir\(5) & (\pro0|c0|ir\(4) $ (\pro0|c0|ir\(3))))) # (!\pro0|c0|ir\(15) & (((\pro0|c0|ir\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datab => \pro0|c0|ir\(4),
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(3),
	combout => \pro0|c0|c_l|Mux17~1_combout\);

-- Location: LCCOMB_X26_Y11_N20
\pro0|c0|c_l|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux17~2_combout\ = (\pro0|c0|ir\(14) & (((\pro0|c0|ir\(12))))) # (!\pro0|c0|ir\(14) & (\pro0|c0|c_l|Mux17~1_combout\ $ (((\pro0|c0|c_l|Mux17~0_combout\ & \pro0|c0|ir\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~0_combout\,
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|ir\(14),
	datad => \pro0|c0|c_l|Mux17~1_combout\,
	combout => \pro0|c0|c_l|Mux17~2_combout\);

-- Location: LCFF_X21_Y13_N17
\pro0|e0|reg0|regs~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux15~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~20_regout\);

-- Location: LCCOMB_X26_Y11_N16
\pro0|c0|c_l|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux15~0_combout\ = (\pro0|c0|ir\(14)) # ((!\pro0|c0|ir\(1) & (!\pro0|c0|ir\(2) & \pro0|c0|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(1),
	datab => \pro0|c0|ir\(2),
	datac => \pro0|c0|ir\(14),
	datad => \pro0|c0|ir\(13),
	combout => \pro0|c0|c_l|Mux15~0_combout\);

-- Location: LCFF_X24_Y12_N21
\pro0|e0|reg0|regs~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~131feeder_combout\,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~131_regout\);

-- Location: LCFF_X21_Y14_N9
\pro0|e0|reg0|regs~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux0~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~51_regout\);

-- Location: LCCOMB_X21_Y14_N8
\pro0|e0|reg0|regs~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~168_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~51_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~35_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~35_regout\,
	datac => \pro0|e0|reg0|regs~51_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~168_combout\);

-- Location: LCCOMB_X15_Y12_N12
\pro0|e0|alu0|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~4_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~167_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datab => \pro0|e0|reg0|regs~169_combout\,
	datac => \pro0|e0|reg0|regs~167_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux7~4_combout\);

-- Location: LCFF_X25_Y16_N25
\pro0|e0|reg0|regs~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~136feeder_combout\,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~136_regout\);

-- Location: LCFF_X24_Y17_N7
\pro0|e0|reg0|regs~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux11~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~40_regout\);

-- Location: LCFF_X18_Y16_N25
\pro0|e0|reg0|regs~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux11~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~72_regout\);

-- Location: LCCOMB_X23_Y13_N6
\pro0|e0|reg0|regs~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~175_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~119_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~87_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~87_regout\,
	datac => \pro0|e0|reg0|regs~119_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~175_combout\);

-- Location: LCCOMB_X16_Y14_N28
\pro0|e0|alu0|ShiftRight1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~2_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~174_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datad => \pro0|e0|reg0|regs~179_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~2_combout\);

-- Location: LCFF_X19_Y14_N21
\pro0|e0|reg0|regs~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux13~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~118_regout\);

-- Location: LCCOMB_X23_Y16_N12
\pro0|e0|reg0|regs~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~180_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|c0|c_l|Mux22~0_combout\) # ((\pro0|e0|reg0|regs~118_regout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~86_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux21~0_combout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~118_regout\,
	datad => \pro0|e0|reg0|regs~86_regout\,
	combout => \pro0|e0|reg0|regs~180_combout\);

-- Location: LCCOMB_X23_Y16_N24
\pro0|e0|reg0|regs~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~181_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~180_combout\ & (\pro0|e0|reg0|regs~134_regout\)) # (!\pro0|e0|reg0|regs~180_combout\ & ((\pro0|e0|reg0|regs~102_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~134_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~102_regout\,
	datad => \pro0|e0|reg0|regs~180_combout\,
	combout => \pro0|e0|reg0|regs~181_combout\);

-- Location: LCCOMB_X16_Y9_N24
\pro0|e0|alu0|ShiftRight1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~3_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~184_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~184_combout\,
	datad => \pro0|e0|reg0|regs~156_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~3_combout\);

-- Location: LCCOMB_X16_Y9_N6
\pro0|e0|alu0|ShiftRight1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~4_combout\ = (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~2_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~3_combout\,
	datab => \pro0|e0|alu0|Add2~2_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~2_combout\,
	datad => \pro0|e0|alu0|Add2~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~4_combout\);

-- Location: LCFF_X25_Y13_N11
\pro0|e0|reg0|regs~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~90feeder_combout\,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~90_regout\);

-- Location: LCCOMB_X24_Y16_N20
\pro0|e0|reg0|regs~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~200_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|c0|c_l|Mux21~0_combout\)) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~122_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~90_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~90_regout\,
	datad => \pro0|e0|reg0|regs~122_regout\,
	combout => \pro0|e0|reg0|regs~200_combout\);

-- Location: LCCOMB_X14_Y12_N20
\pro0|e0|alu0|ShiftRight1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~7_combout\ = (!\pro0|e0|alu0|Add2~6_combout\ & ((\pro0|e0|alu0|ShiftRight1~4_combout\) # ((\pro0|e0|alu0|Add2~4_combout\ & \pro0|e0|alu0|ShiftRight0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~4_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~0_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~7_combout\);

-- Location: LCCOMB_X24_Y12_N22
\pro0|e0|reg0|regs~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~216_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~130_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~98_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~98_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~130_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~216_combout\);

-- Location: LCFF_X20_Y14_N25
\pro0|e0|reg0|regs~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux2~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~145_regout\);

-- Location: LCFF_X21_Y17_N13
\pro0|e0|reg0|regs~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux4~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~63_regout\);

-- Location: LCCOMB_X22_Y10_N0
\pro0|e0|alu0|ShiftRight1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~9_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~230_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~235_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~230_combout\,
	datac => \pro0|e0|reg0|regs~235_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~9_combout\);

-- Location: LCCOMB_X20_Y13_N4
\pro0|e0|reg0|regs~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~238_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~46_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~30_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~30_regout\,
	datac => \pro0|e0|reg0|regs~46_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~238_combout\);

-- Location: LCCOMB_X15_Y9_N28
\pro0|e0|alu0|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~12_combout\ = (!\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight1~8_combout\)) # (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|ShiftRight0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~8_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~2_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux14~12_combout\);

-- Location: LCCOMB_X14_Y12_N14
\pro0|e0|alu0|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~3_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|reg0|regs~215_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~1_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~3_combout\);

-- Location: LCCOMB_X15_Y12_N26
\pro0|e0|alu0|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~4_combout\ = (\pro0|e0|alu0|ShiftRight0~3_combout\) # ((\pro0|e0|alu0|ShiftRight0~2_combout\ & !\pro0|e0|alu0|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~2_combout\,
	datac => \pro0|e0|alu0|Add2~4_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~3_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~4_combout\);

-- Location: LCCOMB_X15_Y12_N8
\pro0|e0|alu0|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~13_combout\ = (\pro0|e0|alu0|Add2~6_combout\ & ((\pro0|e0|alu0|Mux14~12_combout\) # ((\pro0|e0|alu0|ShiftRight0~4_combout\ & \pro0|c0|c_l|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~4_combout\,
	datac => \pro0|e0|alu0|Mux14~12_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux14~13_combout\);

-- Location: LCCOMB_X11_Y10_N12
\pro0|e0|alu0|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~6_combout\ = (\pro0|e0|alu0|Add2~20_combout\) # ((\pro0|e0|alu0|Add2~22_combout\) # ((\pro0|e0|alu0|Add2~16_combout\) # (\pro0|e0|alu0|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~20_combout\,
	datab => \pro0|e0|alu0|Add2~22_combout\,
	datac => \pro0|e0|alu0|Add2~16_combout\,
	datad => \pro0|e0|alu0|Add2~18_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~6_combout\);

-- Location: LCCOMB_X15_Y12_N30
\pro0|e0|alu0|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~14_combout\ = (\pro0|e0|alu0|ShiftRight0~8_combout\ & (((\pro0|e0|alu0|Mux7~4_combout\)))) # (!\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|e0|alu0|ShiftRight1~7_combout\) # ((\pro0|e0|alu0|Mux14~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~7_combout\,
	datab => \pro0|e0|alu0|Mux14~13_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Mux7~4_combout\,
	combout => \pro0|e0|alu0|Mux14~14_combout\);

-- Location: LCCOMB_X21_Y10_N28
\pro0|e0|alu0|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~16_combout\ = \pro0|c0|c_l|Mux16~4_combout\ $ (\pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux14~16_combout\);

-- Location: LCCOMB_X16_Y17_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~14_combout\) # ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\ & 
-- ((\pro0|e0|rb_out[1]~2_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15_combout\);

-- Location: LCCOMB_X16_Y17_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ = \pro0|e0|reg0|regs~220_combout\ $ (((\pro0|e0|rb_out[0]~4_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~220_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LCCOMB_X16_Y17_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\);

-- Location: LCCOMB_X15_Y17_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\pro0|e0|alu0|ShiftLeft0~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|ShiftLeft0~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X15_Y17_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ = (\pro0|e0|alu0|ShiftLeft0~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\pro0|e0|reg0|regs~230_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))) # (!\pro0|e0|alu0|ShiftLeft0~9_combout\ & 
-- (\pro0|e0|reg0|regs~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~230_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\);

-- Location: LCCOMB_X15_Y13_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ = (\pro0|e0|alu0|ShiftLeft0~46_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))) # (!\pro0|e0|alu0|ShiftLeft0~46_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~46_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\);

-- Location: LCCOMB_X15_Y13_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\);

-- Location: LCCOMB_X14_Y13_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\);

-- Location: LCCOMB_X14_Y13_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\);

-- Location: LCCOMB_X14_Y13_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\);

-- Location: LCCOMB_X14_Y13_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (((\pro0|e0|reg0|regs~245_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & ((\pro0|e0|reg0|regs~245_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~245_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\);

-- Location: LCCOMB_X13_Y13_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Equal3~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\)) # (!\pro0|e0|alu0|Equal3~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datab => \pro0|e0|alu0|Equal3~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\);

-- Location: LCCOMB_X13_Y13_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ = (\pro0|e0|alu0|Equal3~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # (!\pro0|e0|alu0|Equal3~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datab => \pro0|e0|alu0|Equal3~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\);

-- Location: LCCOMB_X12_Y13_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\);

-- Location: LCCOMB_X12_Y13_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\);

-- Location: LCCOMB_X12_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|reg0|regs~199_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (((\pro0|e0|reg0|regs~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~199_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\);

-- Location: LCCOMB_X13_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))))) # (!\pro0|e0|alu0|Equal3~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal3~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\);

-- Location: LCCOMB_X16_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\);

-- Location: LCCOMB_X19_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\);

-- Location: LCCOMB_X19_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\);

-- Location: LCCOMB_X19_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\);

-- Location: LCCOMB_X20_Y17_N10
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (((\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[15]~18_combout\,
	datac => \mem0|sram_c|Mux29~2_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\);

-- Location: LCCOMB_X22_Y14_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ $ (((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17) & (\pro0|e0|rb_out[0]~4_combout\ & 
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LCCOMB_X23_Y14_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\);

-- Location: LCCOMB_X23_Y14_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X23_Y14_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\);

-- Location: LCCOMB_X24_Y14_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\);

-- Location: LCCOMB_X26_Y13_N10
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ = \pro0|e0|reg0|regs~245_combout\ $ (\pro0|e0|reg0|regs~215_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~245_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\);

-- Location: LCCOMB_X26_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\);

-- Location: LCCOMB_X26_Y14_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\);

-- Location: LCCOMB_X21_Y17_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\);

-- Location: LCCOMB_X21_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\);

-- Location: LCCOMB_X21_Y17_N12
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (\pro0|e0|rb_out[13]~26_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|rb_out[13]~26_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\);

-- Location: LCCOMB_X22_Y18_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\);

-- Location: LCCOMB_X22_Y17_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\);

-- Location: LCCOMB_X20_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\);

-- Location: LCCOMB_X20_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\);

-- Location: LCCOMB_X20_Y16_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\);

-- Location: LCCOMB_X20_Y16_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\);

-- Location: LCCOMB_X23_Y11_N24
\pro0|e0|alu0|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~12_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~235_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~235_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~12_combout\);

-- Location: LCCOMB_X21_Y9_N24
\pro0|e0|alu0|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~4_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|alu0|Add2~6_combout\) # (\pro0|e0|alu0|ShiftRight0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|alu0|Add2~6_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~8_combout\,
	combout => \pro0|e0|alu0|Mux12~4_combout\);

-- Location: LCCOMB_X16_Y9_N22
\pro0|e0|alu0|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~14_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~179_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~184_combout\,
	datac => \pro0|e0|reg0|regs~179_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~14_combout\);

-- Location: LCCOMB_X16_Y14_N4
\pro0|e0|alu0|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~15_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~209_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~209_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~15_combout\);

-- Location: LCCOMB_X16_Y9_N12
\pro0|e0|alu0|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~5_combout\ = (\pro0|e0|alu0|Add2~6_combout\) # ((\pro0|e0|alu0|ShiftRight0~8_combout\) # (\pro0|e0|alu0|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~6_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Add2~4_combout\,
	combout => \pro0|e0|alu0|Mux12~5_combout\);

-- Location: LCCOMB_X22_Y10_N26
\pro0|e0|alu0|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~16_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~215_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|reg0|regs~220_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~16_combout\);

-- Location: LCCOMB_X22_Y10_N16
\pro0|e0|alu0|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~17_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight1~16_combout\ & ((!\pro0|e0|alu0|Add2~2_combout\)))) # (!\pro0|e0|alu0|Add2~4_combout\ & (((\pro0|e0|alu0|ShiftRight1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~16_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~13_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~17_combout\);

-- Location: LCCOMB_X13_Y12_N0
\pro0|e0|alu0|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~18_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~245_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~194_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~245_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~18_combout\);

-- Location: LCCOMB_X13_Y12_N2
\pro0|e0|alu0|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~11_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~199_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~204_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~199_combout\,
	datad => \pro0|e0|reg0|regs~204_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~11_combout\);

-- Location: LCCOMB_X13_Y12_N28
\pro0|e0|alu0|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~19_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~18_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight1~18_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~11_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~19_combout\);

-- Location: LCCOMB_X16_Y9_N2
\pro0|e0|alu0|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~6_combout\ = (!\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|e0|alu0|Add2~6_combout\) # (\pro0|e0|alu0|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~6_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Add2~4_combout\,
	combout => \pro0|e0|alu0|Mux12~6_combout\);

-- Location: LCCOMB_X16_Y9_N4
\pro0|e0|alu0|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~7_combout\ = (!\pro0|e0|alu0|Add2~6_combout\ & (!\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|e0|alu0|Add2~2_combout\) # (\pro0|e0|alu0|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~2_combout\,
	datab => \pro0|e0|alu0|Add2~6_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Add2~4_combout\,
	combout => \pro0|e0|alu0|Mux12~7_combout\);

-- Location: LCCOMB_X16_Y9_N18
\pro0|e0|alu0|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~0_combout\ = (\pro0|e0|alu0|Mux12~7_combout\ & (((\pro0|e0|alu0|ShiftRight1~19_combout\) # (!\pro0|e0|alu0|Mux12~6_combout\)))) # (!\pro0|e0|alu0|Mux12~7_combout\ & (\pro0|e0|alu0|ShiftRight1~17_combout\ & 
-- ((\pro0|e0|alu0|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~17_combout\,
	datab => \pro0|e0|alu0|Mux12~7_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~19_combout\,
	datad => \pro0|e0|alu0|Mux12~6_combout\,
	combout => \pro0|e0|alu0|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y9_N0
\pro0|e0|alu0|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~1_combout\ = (\pro0|e0|alu0|Mux12~5_combout\ & (((\pro0|e0|alu0|Mux13~0_combout\)))) # (!\pro0|e0|alu0|Mux12~5_combout\ & ((\pro0|e0|alu0|Mux13~0_combout\ & ((\pro0|e0|alu0|ShiftRight1~15_combout\))) # (!\pro0|e0|alu0|Mux13~0_combout\ 
-- & (\pro0|e0|alu0|ShiftRight1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~5_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~14_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~15_combout\,
	datad => \pro0|e0|alu0|Mux13~0_combout\,
	combout => \pro0|e0|alu0|Mux13~1_combout\);

-- Location: LCCOMB_X19_Y14_N2
\pro0|e0|alu0|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~10_combout\ = (!\pro0|e0|alu0|Mux12~32_combout\ & (((!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|c0|c_l|Mux17~3_combout\)) # (!\pro0|e0|alu0|Mux12~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~31_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Mux12~32_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux12~10_combout\);

-- Location: LCCOMB_X27_Y13_N16
\pro0|e0|alu0|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~9_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\) # ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT18\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	combout => \pro0|e0|alu0|Mux13~9_combout\);

-- Location: LCCOMB_X14_Y12_N28
\pro0|e0|alu0|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~20_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight0~1_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~1_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~9_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~20_combout\);

-- Location: LCCOMB_X21_Y9_N10
\pro0|e0|alu0|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~12_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|reg0|regs~215_combout\))) # (!\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~20_combout\,
	datad => \pro0|e0|reg0|regs~215_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~12_combout\);

-- Location: LCCOMB_X20_Y9_N10
\pro0|e0|alu0|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~13_combout\ = (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~8_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~12_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~8_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X16_Y9_N14
\pro0|e0|alu0|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~21_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & (((!\pro0|e0|alu0|Add2~2_combout\ & \pro0|e0|alu0|ShiftRight1~31_combout\)))) # (!\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~20_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~31_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~21_combout\);

-- Location: LCCOMB_X16_Y9_N16
\pro0|e0|alu0|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~22_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~10_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight1~5_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~10_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~22_combout\);

-- Location: LCCOMB_X16_Y9_N26
\pro0|e0|alu0|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~15_combout\ = (\pro0|e0|alu0|Mux12~7_combout\ & ((\pro0|e0|alu0|ShiftRight1~22_combout\) # ((!\pro0|e0|alu0|Mux12~6_combout\)))) # (!\pro0|e0|alu0|Mux12~7_combout\ & (((\pro0|e0|alu0|ShiftRight1~21_combout\ & 
-- \pro0|e0|alu0|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~22_combout\,
	datab => \pro0|e0|alu0|Mux12~7_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~21_combout\,
	datad => \pro0|e0|alu0|Mux12~6_combout\,
	combout => \pro0|e0|alu0|Mux12~15_combout\);

-- Location: LCCOMB_X16_Y9_N28
\pro0|e0|alu0|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~16_combout\ = (\pro0|e0|alu0|Mux12~15_combout\ & ((\pro0|e0|alu0|ShiftRight1~6_combout\) # ((\pro0|e0|alu0|Mux12~5_combout\)))) # (!\pro0|e0|alu0|Mux12~15_combout\ & (((\pro0|e0|alu0|ShiftRight1~2_combout\ & 
-- !\pro0|e0|alu0|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~6_combout\,
	datab => \pro0|e0|alu0|Mux12~15_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~2_combout\,
	datad => \pro0|e0|alu0|Mux12~5_combout\,
	combout => \pro0|e0|alu0|Mux12~16_combout\);

-- Location: LCCOMB_X20_Y9_N28
\pro0|e0|alu0|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~17_combout\ = (\pro0|e0|alu0|Mux12~8_combout\ & ((\pro0|e0|alu0|Mux12~9_combout\ & ((\pro0|e0|alu0|ShiftLeft0~13_combout\))) # (!\pro0|e0|alu0|Mux12~9_combout\ & (\pro0|e0|alu0|Mux12~16_combout\)))) # (!\pro0|e0|alu0|Mux12~8_combout\ & 
-- (!\pro0|e0|alu0|Mux12~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~8_combout\,
	datab => \pro0|e0|alu0|Mux12~9_combout\,
	datac => \pro0|e0|alu0|Mux12~16_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~13_combout\,
	combout => \pro0|e0|alu0|Mux12~17_combout\);

-- Location: LCCOMB_X21_Y9_N12
\pro0|e0|alu0|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~18_combout\ = (\pro0|e0|alu0|Mux12~4_combout\ & ((\pro0|e0|alu0|Mux12~17_combout\ & ((\pro0|e0|alu0|ShiftRight0~12_combout\))) # (!\pro0|e0|alu0|Mux12~17_combout\ & (\pro0|e0|reg0|regs~215_combout\)))) # 
-- (!\pro0|e0|alu0|Mux12~4_combout\ & (\pro0|e0|alu0|Mux12~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~4_combout\,
	datab => \pro0|e0|alu0|Mux12~17_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~12_combout\,
	combout => \pro0|e0|alu0|Mux12~18_combout\);

-- Location: LCCOMB_X27_Y13_N14
\pro0|e0|alu0|Mux12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~22_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT19\))) # 
-- (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux12~22_combout\);

-- Location: LCCOMB_X15_Y14_N26
\pro0|e0|alu0|Mux12~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~24_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~179_combout\ $ (((\pro0|e0|rb_out[3]~8_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~179_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|rb_out[3]~8_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux12~24_combout\);

-- Location: LCCOMB_X15_Y14_N20
\pro0|e0|alu0|Mux12~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~25_combout\ = (\pro0|e0|alu0|Mux12~24_combout\ & ((\pro0|e0|alu0|suma[3]~6_combout\) # ((!\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|e0|alu0|Mux12~24_combout\ & (((\pro0|e0|alu0|sub[3]~6_combout\ & \pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|suma[3]~6_combout\,
	datab => \pro0|e0|alu0|Mux12~24_combout\,
	datac => \pro0|e0|alu0|sub[3]~6_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux12~25_combout\);

-- Location: LCCOMB_X15_Y14_N6
\pro0|e0|alu0|Mux12~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~26_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & (((\pro0|e0|alu0|Mux12~25_combout\) # (\pro0|e0|alu0|Mux12~13_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~12_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datac => \pro0|e0|alu0|Mux12~25_combout\,
	datad => \pro0|e0|alu0|Mux12~13_combout\,
	combout => \pro0|e0|alu0|Mux12~26_combout\);

-- Location: LCCOMB_X13_Y12_N6
\pro0|e0|alu0|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~13_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~12_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight1~18_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~12_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~13_combout\);

-- Location: LCCOMB_X14_Y12_N2
\pro0|e0|alu0|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~14_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~16_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~16_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~11_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~14_combout\);

-- Location: LCCOMB_X15_Y9_N8
\pro0|e0|alu0|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~15_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|reg0|regs~215_combout\))) # (!\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~14_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datad => \pro0|e0|reg0|regs~215_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~15_combout\);

-- Location: LCCOMB_X14_Y12_N16
\pro0|e0|alu0|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~23_combout\ = (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~16_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~16_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~11_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|Add2~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~23_combout\);

-- Location: LCCOMB_X13_Y12_N12
\pro0|e0|alu0|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~16_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight0~11_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~11_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~15_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~16_combout\);

-- Location: LCCOMB_X14_Y12_N22
\pro0|e0|alu0|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~12_combout\ = (\pro0|e0|alu0|Mux11~10_combout\ & ((\pro0|e0|alu0|Mux11~11_combout\ & ((\pro0|e0|alu0|ShiftRight0~16_combout\))) # (!\pro0|e0|alu0|Mux11~11_combout\ & (\pro0|e0|alu0|ShiftRight1~23_combout\)))) # 
-- (!\pro0|e0|alu0|Mux11~10_combout\ & (((\pro0|e0|alu0|Mux11~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~23_combout\,
	datab => \pro0|e0|alu0|Mux11~10_combout\,
	datac => \pro0|e0|alu0|Mux11~11_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~16_combout\,
	combout => \pro0|e0|alu0|Mux11~12_combout\);

-- Location: LCCOMB_X15_Y12_N18
\pro0|e0|alu0|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~13_combout\ = (\pro0|e0|alu0|Mux11~6_combout\ & ((\pro0|e0|alu0|Mux11~12_combout\ & (\pro0|e0|reg0|regs~215_combout\)) # (!\pro0|e0|alu0|Mux11~12_combout\ & ((\pro0|e0|alu0|ShiftRight0~15_combout\))))) # 
-- (!\pro0|e0|alu0|Mux11~6_combout\ & (\pro0|e0|alu0|Mux11~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~6_combout\,
	datab => \pro0|e0|alu0|Mux11~12_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~15_combout\,
	combout => \pro0|e0|alu0|Mux11~13_combout\);

-- Location: LCCOMB_X26_Y10_N8
\pro0|e0|alu0|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~14_combout\ = (!\pro0|e0|rb_out[0]~4_combout\ & (!\pro0|e0|rb_out[1]~2_combout\ & \pro0|e0|reg0|regs~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|rb_out[1]~2_combout\,
	datad => \pro0|e0|reg0|regs~161_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X21_Y11_N12
\pro0|e0|alu0|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~15_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~156_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~184_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~156_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|rb_out[1]~2_combout\,
	datad => \pro0|e0|reg0|regs~184_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X21_Y11_N22
\pro0|e0|alu0|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~16_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~179_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~174_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X21_Y11_N16
\pro0|e0|alu0|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~17_combout\ = (\pro0|e0|alu0|ShiftLeft0~15_combout\) # ((!\pro0|e0|rb_out[1]~2_combout\ & \pro0|e0|alu0|ShiftLeft0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~16_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~15_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X24_Y10_N4
\pro0|e0|alu0|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~18_combout\ = (\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|ShiftLeft0~14_combout\))) # (!\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftLeft0~17_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~14_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X23_Y10_N28
\pro0|e0|alu0|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~14_combout\ = (\pro0|e0|alu0|ShiftLeft0~18_combout\ & (!\pro0|c0|c_l|Mux17~3_combout\ & \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~18_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	combout => \pro0|e0|alu0|Mux11~14_combout\);

-- Location: LCCOMB_X15_Y12_N24
\pro0|e0|alu0|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~7_combout\ = (!\pro0|e0|alu0|ShiftRight0~8_combout\ & !\pro0|e0|alu0|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Add2~6_combout\,
	combout => \pro0|e0|alu0|Mux8~7_combout\);

-- Location: LCCOMB_X16_Y12_N16
\pro0|e0|alu0|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~15_combout\ = (\pro0|c0|c_l|Mux16~4_combout\) # ((\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|Mux4~9_combout\ & \pro0|e0|alu0|Mux8~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~4_combout\,
	datab => \pro0|e0|alu0|Mux4~9_combout\,
	datac => \pro0|e0|alu0|Mux8~7_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux11~15_combout\);

-- Location: LCCOMB_X16_Y12_N18
\pro0|e0|alu0|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~16_combout\ = (!\pro0|e0|alu0|Mux4~9_combout\ & (((!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|c0|c_l|Mux17~3_combout\)) # (!\pro0|e0|alu0|Mux11~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~15_combout\,
	datab => \pro0|e0|alu0|Mux4~9_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux11~16_combout\);

-- Location: LCCOMB_X16_Y12_N20
\pro0|e0|alu0|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~17_combout\ = (\pro0|e0|alu0|Mux11~15_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((\pro0|e0|alu0|Mux11~16_combout\)))) # (!\pro0|e0|alu0|Mux11~15_combout\ & (((\pro0|e0|alu0|Mux11~14_combout\) # 
-- (!\pro0|e0|alu0|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \pro0|e0|alu0|Mux11~14_combout\,
	datac => \pro0|e0|alu0|Mux11~15_combout\,
	datad => \pro0|e0|alu0|Mux11~16_combout\,
	combout => \pro0|e0|alu0|Mux11~17_combout\);

-- Location: LCCOMB_X16_Y12_N10
\pro0|e0|alu0|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~18_combout\ = (\pro0|e0|alu0|Mux11~17_combout\ & ((\pro0|e0|alu0|Mux11~13_combout\) # ((!\pro0|e0|alu0|Mux4~9_combout\)))) # (!\pro0|e0|alu0|Mux11~17_combout\ & (((\pro0|e0|alu0|ShiftRight0~13_combout\ & 
-- \pro0|e0|alu0|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~17_combout\,
	datab => \pro0|e0|alu0|Mux11~13_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~13_combout\,
	datad => \pro0|e0|alu0|Mux4~9_combout\,
	combout => \pro0|e0|alu0|Mux11~18_combout\);

-- Location: LCCOMB_X15_Y14_N14
\pro0|e0|alu0|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~19_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~174_combout\ $ (((\pro0|e0|rb_out[4]~10_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|reg0|regs~174_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux11~19_combout\);

-- Location: LCCOMB_X15_Y14_N12
\pro0|e0|alu0|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~20_combout\ = (\pro0|e0|alu0|Mux11~19_combout\ & ((\pro0|e0|alu0|suma[4]~8_combout\) # ((!\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|e0|alu0|Mux11~19_combout\ & (((\pro0|e0|alu0|sub[4]~8_combout\ & \pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|suma[4]~8_combout\,
	datab => \pro0|e0|alu0|Mux11~19_combout\,
	datac => \pro0|e0|alu0|sub[4]~8_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux11~20_combout\);

-- Location: LCCOMB_X14_Y12_N6
\pro0|e0|alu0|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~24_combout\ = (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~31_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~2_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~1_combout\,
	datac => \pro0|e0|alu0|Add2~4_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~31_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~24_combout\);

-- Location: LCCOMB_X16_Y12_N28
\pro0|e0|alu0|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~2_combout\ = (\pro0|e0|alu0|ShiftLeft0~21_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & !\pro0|c0|c_l|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftLeft0~21_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux10~2_combout\);

-- Location: LCCOMB_X16_Y12_N26
\pro0|e0|alu0|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~3_combout\ = (\pro0|e0|alu0|Mux11~15_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\pro0|e0|alu0|Mux11~16_combout\)))) # (!\pro0|e0|alu0|Mux11~15_combout\ & (((\pro0|e0|alu0|Mux10~2_combout\) # 
-- (!\pro0|e0|alu0|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \pro0|e0|alu0|Mux10~2_combout\,
	datac => \pro0|e0|alu0|Mux11~15_combout\,
	datad => \pro0|e0|alu0|Mux11~16_combout\,
	combout => \pro0|e0|alu0|Mux10~3_combout\);

-- Location: LCCOMB_X23_Y11_N10
\pro0|e0|alu0|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~9_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~209_combout\ $ (((\pro0|e0|rb_out[5]~12_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|reg0|regs~209_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux10~9_combout\);

-- Location: LCCOMB_X16_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[153]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) = ((\pro0|e0|rb_out[10]~21_combout\) # ((\pro0|e0|rb_out[11]~22_combout\) # (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datab => \pro0|e0|rb_out[10]~21_combout\,
	datac => \pro0|e0|rb_out[11]~22_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153));

-- Location: LCCOMB_X22_Y10_N6
\pro0|e0|alu0|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~18_combout\ = (\pro0|e0|rb_out[0]~4_combout\) # ((\pro0|e0|alu0|Add2~4_combout\) # (\pro0|e0|alu0|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~18_combout\);

-- Location: LCCOMB_X15_Y12_N2
\pro0|e0|alu0|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~19_combout\ = (\pro0|e0|alu0|ShiftRight0~18_combout\ & (\pro0|e0|reg0|regs~215_combout\)) # (!\pro0|e0|alu0|ShiftRight0~18_combout\ & ((\pro0|e0|reg0|regs~220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~18_combout\,
	datad => \pro0|e0|reg0|regs~220_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~19_combout\);

-- Location: LCCOMB_X14_Y12_N26
\pro0|e0|alu0|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~25_combout\ = (\pro0|e0|alu0|ShiftRight1~16_combout\ & (!\pro0|e0|alu0|Add2~4_combout\ & !\pro0|e0|alu0|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~16_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~25_combout\);

-- Location: LCCOMB_X14_Y12_N24
\pro0|e0|alu0|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~4_combout\ = (\pro0|e0|alu0|Mux11~11_combout\ & ((\pro0|e0|alu0|ShiftRight1~19_combout\) # ((!\pro0|e0|alu0|Mux11~10_combout\)))) # (!\pro0|e0|alu0|Mux11~11_combout\ & (((\pro0|e0|alu0|ShiftRight1~25_combout\ & 
-- \pro0|e0|alu0|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~19_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~25_combout\,
	datac => \pro0|e0|alu0|Mux11~11_combout\,
	datad => \pro0|e0|alu0|Mux11~10_combout\,
	combout => \pro0|e0|alu0|Mux9~4_combout\);

-- Location: LCCOMB_X15_Y12_N20
\pro0|e0|alu0|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~5_combout\ = (\pro0|e0|alu0|Mux11~6_combout\ & ((\pro0|e0|alu0|Mux9~4_combout\ & (\pro0|e0|reg0|regs~215_combout\)) # (!\pro0|e0|alu0|Mux9~4_combout\ & ((\pro0|e0|alu0|ShiftRight0~19_combout\))))) # (!\pro0|e0|alu0|Mux11~6_combout\ & 
-- (\pro0|e0|alu0|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~6_combout\,
	datab => \pro0|e0|alu0|Mux9~4_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~19_combout\,
	combout => \pro0|e0|alu0|Mux9~5_combout\);

-- Location: LCCOMB_X23_Y10_N14
\pro0|e0|alu0|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~22_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~209_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~204_combout\,
	datac => \pro0|e0|reg0|regs~209_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X23_Y10_N4
\pro0|e0|alu0|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~23_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~16_combout\)) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftLeft0~16_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~22_combout\,
	datad => \pro0|e0|rb_out[1]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X23_Y10_N22
\pro0|e0|alu0|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~24_combout\ = (\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|ShiftLeft0~11_combout\))) # (!\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|ShiftLeft0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~23_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~11_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X16_Y12_N8
\pro0|e0|alu0|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~6_combout\ = (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & \pro0|e0|alu0|ShiftLeft0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~24_combout\,
	combout => \pro0|e0|alu0|Mux9~6_combout\);

-- Location: LCCOMB_X16_Y12_N14
\pro0|e0|alu0|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~7_combout\ = (\pro0|e0|alu0|Mux11~15_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\pro0|e0|alu0|Mux11~16_combout\)))) # (!\pro0|e0|alu0|Mux11~15_combout\ & (((\pro0|e0|alu0|Mux9~6_combout\) # 
-- (!\pro0|e0|alu0|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \pro0|e0|alu0|Mux9~6_combout\,
	datac => \pro0|e0|alu0|Mux11~15_combout\,
	datad => \pro0|e0|alu0|Mux11~16_combout\,
	combout => \pro0|e0|alu0|Mux9~7_combout\);

-- Location: LCCOMB_X16_Y12_N0
\pro0|e0|alu0|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~8_combout\ = (\pro0|e0|alu0|Mux4~9_combout\ & ((\pro0|e0|alu0|Mux9~7_combout\ & (\pro0|e0|alu0|Mux9~5_combout\)) # (!\pro0|e0|alu0|Mux9~7_combout\ & ((\pro0|e0|alu0|ShiftRight1~13_combout\))))) # (!\pro0|e0|alu0|Mux4~9_combout\ & 
-- (((\pro0|e0|alu0|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux9~5_combout\,
	datab => \pro0|e0|alu0|Mux4~9_combout\,
	datac => \pro0|e0|alu0|Mux9~7_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~13_combout\,
	combout => \pro0|e0|alu0|Mux9~8_combout\);

-- Location: LCCOMB_X15_Y14_N4
\pro0|e0|alu0|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~9_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~204_combout\ $ (((\pro0|e0|rb_out[6]~14_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~204_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|rb_out[6]~14_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux9~9_combout\);

-- Location: LCCOMB_X15_Y14_N10
\pro0|e0|alu0|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~10_combout\ = (\pro0|e0|alu0|Mux9~9_combout\ & (((\pro0|e0|alu0|suma[6]~12_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|e0|alu0|Mux9~9_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|sub[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux9~9_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|sub[6]~12_combout\,
	datad => \pro0|e0|alu0|suma[6]~12_combout\,
	combout => \pro0|e0|alu0|Mux9~10_combout\);

-- Location: LCCOMB_X15_Y14_N28
\pro0|e0|alu0|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~11_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & (((\pro0|e0|alu0|Mux12~13_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|reg0|regs~204_combout\) # (!\pro0|e0|alu0|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~12_combout\,
	datab => \pro0|e0|reg0|regs~204_combout\,
	datac => \pro0|e0|rb_out[6]~14_combout\,
	datad => \pro0|e0|alu0|Mux12~13_combout\,
	combout => \pro0|e0|alu0|Mux9~11_combout\);

-- Location: LCCOMB_X18_Y17_N0
\pro0|e0|alu0|o[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|o\(6) = (\pro0|e0|reg0|regs~204_combout\) # ((\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|e0|rb_out[6]~13_combout\))) # (!\pro0|c0|c_l|Mux19~0_combout\ & (\pro0|e0|reg0|regs~260_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|reg0|regs~260_combout\,
	datac => \pro0|e0|rb_out[6]~13_combout\,
	datad => \pro0|e0|reg0|regs~204_combout\,
	combout => \pro0|e0|alu0|o\(6));

-- Location: LCCOMB_X15_Y14_N30
\pro0|e0|alu0|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~12_combout\ = (\pro0|e0|alu0|Mux9~11_combout\ & (((\pro0|e0|alu0|o\(6)) # (!\pro0|e0|alu0|Mux12~12_combout\)))) # (!\pro0|e0|alu0|Mux9~11_combout\ & (\pro0|e0|alu0|Mux9~10_combout\ & (\pro0|e0|alu0|Mux12~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux9~10_combout\,
	datab => \pro0|e0|alu0|Mux9~11_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|o\(6),
	combout => \pro0|e0|alu0|Mux9~12_combout\);

-- Location: LCCOMB_X18_Y14_N10
\pro0|e0|alu0|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~13_combout\ = (\pro0|e0|alu0|Mux11~27_combout\ & ((\pro0|e0|alu0|Mux11~26_combout\) # ((\pro0|e0|alu0|Mux9~8_combout\)))) # (!\pro0|e0|alu0|Mux11~27_combout\ & (!\pro0|e0|alu0|Mux11~26_combout\ & (\pro0|e0|alu0|Mux9~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~27_combout\,
	datab => \pro0|e0|alu0|Mux11~26_combout\,
	datac => \pro0|e0|alu0|Mux9~12_combout\,
	datad => \pro0|e0|alu0|Mux9~8_combout\,
	combout => \pro0|e0|alu0|Mux9~13_combout\);

-- Location: LCCOMB_X25_Y12_N20
\pro0|e0|alu0|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~9_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|reg0|regs~199_combout\) # (\pro0|c0|c_l|Mux17~3_combout\ $ (\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|e0|rb_out[7]~17_combout\ & (((\pro0|e0|reg0|regs~199_combout\ & 
-- !\pro0|c0|c_l|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|rb_out[7]~17_combout\,
	datac => \pro0|e0|reg0|regs~199_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux8~9_combout\);

-- Location: LCCOMB_X25_Y12_N10
\pro0|e0|alu0|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~10_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|e0|alu0|Mux8~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datac => \pro0|e0|alu0|Mux8~9_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux8~10_combout\);

-- Location: LCCOMB_X16_Y9_N10
\pro0|e0|alu0|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~14_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|ShiftRight1~20_combout\))) # (!\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~22_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~20_combout\,
	combout => \pro0|e0|alu0|Mux8~14_combout\);

-- Location: LCCOMB_X24_Y10_N6
\pro0|e0|alu0|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~15_combout\ = (\pro0|e0|reg0|regs~215_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\) # ((!\pro0|e0|alu0|ShiftRight0~8_combout\ & !\pro0|e0|alu0|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~18_combout\,
	combout => \pro0|e0|alu0|Mux8~15_combout\);

-- Location: LCCOMB_X24_Y10_N24
\pro0|e0|alu0|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~16_combout\ = (\pro0|e0|alu0|Add2~6_combout\ & (((\pro0|e0|alu0|Mux8~15_combout\)))) # (!\pro0|e0|alu0|Add2~6_combout\ & ((\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|e0|alu0|Mux8~15_combout\))) # 
-- (!\pro0|e0|alu0|ShiftRight0~8_combout\ & (\pro0|e0|alu0|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|Mux8~14_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Mux8~15_combout\,
	combout => \pro0|e0|alu0|Mux8~16_combout\);

-- Location: LCCOMB_X27_Y12_N4
\pro0|e0|alu0|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~20_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT23\)) # (!\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT23\,
	combout => \pro0|e0|alu0|Mux8~20_combout\);

-- Location: LCCOMB_X26_Y12_N30
\pro0|e0|alu0|Mux8~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~21_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & ((\pro0|e0|alu0|Mux8~20_combout\) # ((\pro0|e0|reg0|regs~199_combout\ & \pro0|e0|alu0|Mux8~6_combout\)))) # (!\pro0|e0|alu0|Mux4~8_combout\ & (\pro0|e0|reg0|regs~199_combout\ & 
-- (\pro0|e0|alu0|Mux8~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~8_combout\,
	datab => \pro0|e0|reg0|regs~199_combout\,
	datac => \pro0|e0|alu0|Mux8~6_combout\,
	datad => \pro0|e0|alu0|Mux8~20_combout\,
	combout => \pro0|e0|alu0|Mux8~21_combout\);

-- Location: LCCOMB_X14_Y15_N4
\pro0|e0|alu0|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~5_combout\ = \pro0|e0|reg0|regs~194_combout\ $ (((\pro0|e0|rb_out[8]~19_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|rb_out[8]~19_combout\,
	datad => \pro0|e0|reg0|regs~194_combout\,
	combout => \pro0|e0|alu0|Mux7~5_combout\);

-- Location: LCCOMB_X14_Y15_N6
\pro0|e0|alu0|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~6_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|rb_out[8]~19_combout\ & \pro0|e0|reg0|regs~194_combout\)) # (!\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|rb_out[8]~19_combout\) # (\pro0|e0|reg0|regs~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|rb_out[8]~19_combout\,
	datad => \pro0|e0|reg0|regs~194_combout\,
	combout => \pro0|e0|alu0|Mux7~6_combout\);

-- Location: LCCOMB_X14_Y15_N0
\pro0|e0|alu0|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~7_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|rb_out[8]~19_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	datad => \pro0|e0|rb_out[8]~19_combout\,
	combout => \pro0|e0|alu0|Mux7~7_combout\);

-- Location: LCCOMB_X14_Y15_N14
\pro0|e0|alu0|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~8_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & (((\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Mux7~6_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|alu0|Mux7~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~6_combout\,
	datab => \pro0|e0|alu0|Mux7~7_combout\,
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux7~8_combout\);

-- Location: LCCOMB_X15_Y15_N30
\pro0|e0|alu0|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~9_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|suma[8]~16_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|sub[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|sub[8]~16_combout\,
	datac => \pro0|e0|alu0|suma[8]~16_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux7~9_combout\);

-- Location: LCCOMB_X15_Y15_N12
\pro0|e0|alu0|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~10_combout\ = (\pro0|e0|alu0|Mux7~8_combout\ & ((\pro0|e0|alu0|Mux7~9_combout\) # ((!\pro0|c0|c_l|Mux16~4_combout\)))) # (!\pro0|e0|alu0|Mux7~8_combout\ & (((\pro0|e0|alu0|Mux7~5_combout\ & \pro0|c0|c_l|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~8_combout\,
	datab => \pro0|e0|alu0|Mux7~9_combout\,
	datac => \pro0|e0|alu0|Mux7~5_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux7~10_combout\);

-- Location: LCCOMB_X15_Y12_N10
\pro0|e0|alu0|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~26_combout\ = (\pro0|e0|alu0|Mux8~7_combout\ & ((\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight0~14_combout\)) # (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|ShiftRight0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~7_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~14_combout\,
	datac => \pro0|e0|alu0|Add2~4_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~13_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~26_combout\);

-- Location: LCCOMB_X24_Y10_N26
\pro0|e0|alu0|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~11_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|alu0|ShiftRight1~26_combout\) # ((\pro0|e0|reg0|regs~215_combout\ & \pro0|e0|alu0|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~26_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Mux11~6_combout\,
	combout => \pro0|e0|alu0|Mux7~11_combout\);

-- Location: LCCOMB_X22_Y11_N12
\pro0|e0|alu0|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~28_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~199_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~194_combout\,
	datad => \pro0|e0|reg0|regs~199_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X23_Y10_N12
\pro0|e0|alu0|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~29_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~22_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~28_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~22_combout\,
	datad => \pro0|e0|rb_out[1]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X24_Y10_N16
\pro0|e0|alu0|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~12_combout\ = (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|ShiftLeft0~14_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|alu0|ShiftLeft0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~29_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~14_combout\,
	combout => \pro0|e0|alu0|Mux7~12_combout\);

-- Location: LCCOMB_X24_Y10_N14
\pro0|e0|alu0|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~13_combout\ = (\pro0|e0|alu0|Mux7~12_combout\) # ((\pro0|e0|alu0|ShiftLeft0~17_combout\ & (\pro0|e0|rb_out[2]~6_combout\ & !\pro0|e0|rb_out[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~12_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~17_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|rb_out[3]~8_combout\,
	combout => \pro0|e0|alu0|Mux7~13_combout\);

-- Location: LCCOMB_X16_Y14_N10
\pro0|e0|alu0|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~8_combout\ = (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|rb_out[4]~10_combout\ & (!\pro0|e0|rb_out[15]~24_combout\ & \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	combout => \pro0|e0|alu0|Mux0~8_combout\);

-- Location: LCCOMB_X24_Y10_N8
\pro0|e0|alu0|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~14_combout\ = (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux7~11_combout\) # ((\pro0|e0|alu0|Mux0~8_combout\ & \pro0|e0|alu0|Mux7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|e0|alu0|Mux0~8_combout\,
	datac => \pro0|e0|alu0|Mux7~13_combout\,
	datad => \pro0|e0|alu0|Mux7~11_combout\,
	combout => \pro0|e0|alu0|Mux7~14_combout\);

-- Location: LCCOMB_X21_Y10_N18
\pro0|e0|alu0|Mux14~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~25_combout\ = (!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|c0|c_l|Mux16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux14~25_combout\);

-- Location: LCCOMB_X24_Y10_N2
\pro0|e0|alu0|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~15_combout\ = (!\pro0|e0|alu0|Mux14~16_combout\ & ((\pro0|e0|alu0|Mux7~14_combout\) # ((\pro0|e0|alu0|Mux14~25_combout\ & \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux14~25_combout\,
	datab => \pro0|e0|alu0|Mux7~14_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => \pro0|e0|alu0|Mux14~16_combout\,
	combout => \pro0|e0|alu0|Mux7~15_combout\);

-- Location: LCCOMB_X23_Y12_N18
\pro0|e0|alu0|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~16_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & (((\pro0|c0|c_l|Mux14~1_combout\) # (\pro0|e0|alu0|Mux7~10_combout\)))) # (!\pro0|c0|c_l|Mux15~3_combout\ & (\pro0|e0|alu0|Mux7~15_combout\ & (!\pro0|c0|c_l|Mux14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~15_combout\,
	datab => \pro0|c0|c_l|Mux15~3_combout\,
	datac => \pro0|c0|c_l|Mux14~1_combout\,
	datad => \pro0|e0|alu0|Mux7~10_combout\,
	combout => \pro0|e0|alu0|Mux7~16_combout\);

-- Location: LCCOMB_X14_Y14_N0
\pro0|e0|alu0|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~4_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (((\pro0|e0|rb_out[9]~20_combout\) # (\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|rb_out[9]~20_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux6~4_combout\);

-- Location: LCCOMB_X14_Y14_N2
\pro0|e0|alu0|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~5_combout\ = (\pro0|e0|alu0|Mux6~4_combout\ & (((\pro0|e0|reg0|regs~245_combout\ & \pro0|e0|rb_out[9]~20_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|e0|alu0|Mux6~4_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|reg0|regs~245_combout\) # (\pro0|e0|rb_out[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~4_combout\,
	datab => \pro0|e0|reg0|regs~245_combout\,
	datac => \pro0|e0|rb_out[9]~20_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux6~5_combout\);

-- Location: LCCOMB_X15_Y9_N26
\pro0|e0|alu0|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~6_combout\ = (\pro0|e0|alu0|Mux8~7_combout\ & ((\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight1~8_combout\)) # (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|ShiftRight0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~8_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~2_combout\,
	datad => \pro0|e0|alu0|Mux8~7_combout\,
	combout => \pro0|e0|alu0|Mux6~6_combout\);

-- Location: LCCOMB_X15_Y9_N12
\pro0|e0|alu0|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~11_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\) # ((!\pro0|e0|alu0|ShiftLeft0~9_combout\ & !\pro0|e0|rb_out[15]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Mux4~11_combout\);

-- Location: LCCOMB_X20_Y9_N18
\pro0|e0|alu0|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~12_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & ((\pro0|e0|rb_out[2]~6_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & 
-- (!\pro0|e0|rb_out[15]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	combout => \pro0|e0|alu0|Mux4~12_combout\);

-- Location: LCCOMB_X20_Y9_N24
\pro0|e0|alu0|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~7_combout\ = (\pro0|e0|alu0|Mux4~11_combout\ & (((!\pro0|e0|alu0|Mux4~12_combout\)))) # (!\pro0|e0|alu0|Mux4~11_combout\ & ((\pro0|e0|alu0|Mux4~12_combout\ & ((\pro0|e0|alu0|ShiftLeft0~45_combout\))) # (!\pro0|e0|alu0|Mux4~12_combout\ & 
-- (\pro0|e0|alu0|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~6_combout\,
	datab => \pro0|e0|alu0|Mux4~11_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~45_combout\,
	datad => \pro0|e0|alu0|Mux4~12_combout\,
	combout => \pro0|e0|alu0|Mux6~7_combout\);

-- Location: LCCOMB_X20_Y9_N14
\pro0|e0|alu0|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~8_combout\ = (\pro0|e0|alu0|Mux6~7_combout\ & (((\pro0|e0|alu0|ShiftLeft0~31_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\)))) # (!\pro0|e0|alu0|Mux6~7_combout\ & 
-- (\pro0|e0|alu0|ShiftLeft0~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~7_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~20_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~31_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	combout => \pro0|e0|alu0|Mux6~8_combout\);

-- Location: LCCOMB_X21_Y9_N18
\pro0|e0|alu0|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~9_combout\ = (\pro0|e0|alu0|Mux6~8_combout\ & !\pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~8_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux6~9_combout\);

-- Location: LCCOMB_X21_Y9_N16
\pro0|e0|alu0|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~13_combout\ = (\pro0|c0|c_l|Mux16~4_combout\) # ((\pro0|e0|alu0|Mux4~10_combout\ & ((\pro0|e0|alu0|ShiftRight0~8_combout\) # (\pro0|e0|alu0|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datab => \pro0|e0|alu0|Mux4~10_combout\,
	datac => \pro0|e0|alu0|Add2~6_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux4~13_combout\);

-- Location: LCCOMB_X21_Y9_N20
\pro0|e0|alu0|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~10_combout\ = (\pro0|e0|alu0|Mux4~13_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\pro0|e0|alu0|Mux4~14_combout\)))) # (!\pro0|e0|alu0|Mux4~13_combout\ & (((\pro0|e0|alu0|Mux6~9_combout\) # 
-- (!\pro0|e0|alu0|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \pro0|e0|alu0|Mux6~9_combout\,
	datac => \pro0|e0|alu0|Mux4~13_combout\,
	datad => \pro0|e0|alu0|Mux4~14_combout\,
	combout => \pro0|e0|alu0|Mux6~10_combout\);

-- Location: LCCOMB_X21_Y9_N2
\pro0|e0|alu0|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~11_combout\ = (\pro0|e0|alu0|Mux6~10_combout\ & (((\pro0|e0|alu0|ShiftRight0~4_combout\)) # (!\pro0|e0|alu0|Mux4~10_combout\))) # (!\pro0|e0|alu0|Mux6~10_combout\ & (\pro0|e0|alu0|Mux4~10_combout\ & (\pro0|e0|reg0|regs~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~10_combout\,
	datab => \pro0|e0|alu0|Mux4~10_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~4_combout\,
	combout => \pro0|e0|alu0|Mux6~11_combout\);

-- Location: LCCOMB_X20_Y12_N20
\pro0|e0|alu0|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~12_combout\ = (\pro0|e0|alu0|Mux4~34_combout\ & (((\pro0|e0|alu0|Mux4~33_combout\)))) # (!\pro0|e0|alu0|Mux4~34_combout\ & ((\pro0|e0|alu0|Mux4~33_combout\ & (\pro0|e0|alu0|Mux6~5_combout\)) # (!\pro0|e0|alu0|Mux4~33_combout\ & 
-- ((\pro0|e0|alu0|Mux6~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~34_combout\,
	datab => \pro0|e0|alu0|Mux6~5_combout\,
	datac => \pro0|e0|alu0|Mux4~33_combout\,
	datad => \pro0|e0|alu0|Mux6~11_combout\,
	combout => \pro0|e0|alu0|Mux6~12_combout\);

-- Location: LCCOMB_X23_Y12_N16
\pro0|e0|alu0|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~13_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~245_combout\ $ (((\pro0|e0|rb_out[9]~20_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[9]~20_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|reg0|regs~245_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux6~13_combout\);

-- Location: LCCOMB_X18_Y13_N10
\pro0|e0|alu0|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~5_combout\ = (\pro0|e0|alu0|Mux5~2_combout\ & ((\pro0|e0|alu0|Mux13~7_combout\) # (!\pro0|e0|alu0|Mux12~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~7_combout\,
	datac => \pro0|e0|alu0|Mux5~2_combout\,
	datad => \pro0|e0|alu0|Mux12~11_combout\,
	combout => \pro0|e0|alu0|Mux5~5_combout\);

-- Location: LCCOMB_X23_Y11_N18
\pro0|e0|alu0|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~32_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~245_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~245_combout\,
	datad => \pro0|e0|reg0|regs~240_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X23_Y10_N18
\pro0|e0|alu0|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~33_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~28_combout\)) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~28_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~32_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X20_Y9_N4
\pro0|e0|alu0|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~7_combout\ = (\pro0|e0|alu0|ShiftRight1~17_combout\ & (!\pro0|e0|alu0|ShiftRight0~8_combout\ & !\pro0|e0|alu0|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~17_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Add2~6_combout\,
	combout => \pro0|e0|alu0|Mux5~7_combout\);

-- Location: LCCOMB_X20_Y9_N30
\pro0|e0|alu0|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~8_combout\ = (\pro0|e0|alu0|Mux4~11_combout\ & (((!\pro0|e0|alu0|Mux4~12_combout\)))) # (!\pro0|e0|alu0|Mux4~11_combout\ & ((\pro0|e0|alu0|Mux4~12_combout\ & (\pro0|e0|alu0|ShiftLeft0~47_combout\)) # (!\pro0|e0|alu0|Mux4~12_combout\ & 
-- ((\pro0|e0|alu0|Mux5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~47_combout\,
	datab => \pro0|e0|alu0|Mux5~7_combout\,
	datac => \pro0|e0|alu0|Mux4~11_combout\,
	datad => \pro0|e0|alu0|Mux4~12_combout\,
	combout => \pro0|e0|alu0|Mux5~8_combout\);

-- Location: LCCOMB_X23_Y10_N0
\pro0|e0|alu0|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~9_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & ((\pro0|e0|alu0|Mux5~8_combout\ & ((\pro0|e0|alu0|ShiftLeft0~33_combout\))) # (!\pro0|e0|alu0|Mux5~8_combout\ & 
-- (\pro0|e0|alu0|ShiftLeft0~23_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & (\pro0|e0|alu0|Mux5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datab => \pro0|e0|alu0|Mux5~8_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~23_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~33_combout\,
	combout => \pro0|e0|alu0|Mux5~9_combout\);

-- Location: LCCOMB_X22_Y10_N4
\pro0|e0|alu0|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~10_combout\ = (!\pro0|c0|c_l|Mux17~3_combout\ & \pro0|e0|alu0|Mux5~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mux5~9_combout\,
	combout => \pro0|e0|alu0|Mux5~10_combout\);

-- Location: LCCOMB_X21_Y9_N8
\pro0|e0|alu0|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~11_combout\ = (\pro0|e0|alu0|Mux4~13_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\pro0|e0|alu0|Mux4~14_combout\)))) # (!\pro0|e0|alu0|Mux4~13_combout\ & (((\pro0|e0|alu0|Mux5~10_combout\) # 
-- (!\pro0|e0|alu0|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \pro0|e0|alu0|Mux5~10_combout\,
	datac => \pro0|e0|alu0|Mux4~13_combout\,
	datad => \pro0|e0|alu0|Mux4~14_combout\,
	combout => \pro0|e0|alu0|Mux5~11_combout\);

-- Location: LCCOMB_X21_Y9_N22
\pro0|e0|alu0|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~12_combout\ = (\pro0|e0|alu0|Mux5~11_combout\ & (((\pro0|e0|alu0|ShiftRight0~10_combout\) # (!\pro0|e0|alu0|Mux4~10_combout\)))) # (!\pro0|e0|alu0|Mux5~11_combout\ & (\pro0|e0|reg0|regs~215_combout\ & 
-- ((\pro0|e0|alu0|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux5~11_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~10_combout\,
	datad => \pro0|e0|alu0|Mux4~10_combout\,
	combout => \pro0|e0|alu0|Mux5~12_combout\);

-- Location: LCCOMB_X18_Y13_N8
\pro0|e0|alu0|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~14_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~240_combout\ $ (((\pro0|e0|rb_out[10]~21_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|rb_out[10]~21_combout\,
	combout => \pro0|e0|alu0|Mux5~14_combout\);

-- Location: LCCOMB_X18_Y13_N6
\pro0|e0|alu0|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~15_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|e0|alu0|Mux5~14_combout\ & ((\pro0|e0|alu0|suma[10]~20_combout\))) # (!\pro0|e0|alu0|Mux5~14_combout\ & (\pro0|e0|alu0|sub[10]~20_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- (((\pro0|e0|alu0|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|alu0|sub[10]~20_combout\,
	datac => \pro0|e0|alu0|Mux5~14_combout\,
	datad => \pro0|e0|alu0|suma[10]~20_combout\,
	combout => \pro0|e0|alu0|Mux5~15_combout\);

-- Location: LCCOMB_X20_Y12_N6
\pro0|e0|alu0|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~19_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|c0|c_l|Mux18~6_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|rb_out[11]~22_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & 
-- (\pro0|e0|rb_out[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|rb_out[3]~8_combout\,
	datad => \pro0|e0|rb_out[11]~22_combout\,
	combout => \pro0|e0|alu0|Mux4~19_combout\);

-- Location: LCCOMB_X20_Y9_N8
\pro0|e0|alu0|Mux4~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~21_combout\ = (!\pro0|e0|alu0|Add2~6_combout\ & (!\pro0|e0|alu0|ShiftRight0~8_combout\ & \pro0|e0|alu0|ShiftRight1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~21_combout\,
	combout => \pro0|e0|alu0|Mux4~21_combout\);

-- Location: LCCOMB_X20_Y9_N22
\pro0|e0|alu0|Mux4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~22_combout\ = (\pro0|e0|alu0|Mux4~11_combout\ & (((!\pro0|e0|alu0|Mux4~12_combout\)))) # (!\pro0|e0|alu0|Mux4~11_combout\ & ((\pro0|e0|alu0|Mux4~12_combout\ & (\pro0|e0|alu0|ShiftLeft0~13_combout\)) # (!\pro0|e0|alu0|Mux4~12_combout\ & 
-- ((\pro0|e0|alu0|Mux4~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~13_combout\,
	datab => \pro0|e0|alu0|Mux4~21_combout\,
	datac => \pro0|e0|alu0|Mux4~11_combout\,
	datad => \pro0|e0|alu0|Mux4~12_combout\,
	combout => \pro0|e0|alu0|Mux4~22_combout\);

-- Location: LCCOMB_X15_Y9_N10
\pro0|e0|alu0|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~8_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & \pro0|c0|c_l|Mux18~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux2~8_combout\);

-- Location: LCCOMB_X22_Y10_N14
\pro0|e0|alu0|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~36_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~235_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~230_combout\,
	datac => \pro0|e0|reg0|regs~235_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X23_Y10_N26
\pro0|e0|alu0|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~4_combout\ = (\pro0|e0|alu0|Mux2~30_combout\ & (((\pro0|e0|alu0|Mux2~9_combout\)))) # (!\pro0|e0|alu0|Mux2~30_combout\ & ((\pro0|e0|alu0|Mux2~9_combout\ & ((\pro0|e0|alu0|ShiftLeft0~32_combout\))) # (!\pro0|e0|alu0|Mux2~9_combout\ & 
-- (\pro0|e0|alu0|ShiftLeft0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~36_combout\,
	datab => \pro0|e0|alu0|Mux2~30_combout\,
	datac => \pro0|e0|alu0|Mux2~9_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~32_combout\,
	combout => \pro0|e0|alu0|Mux3~4_combout\);

-- Location: LCCOMB_X23_Y10_N16
\pro0|e0|alu0|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~5_combout\ = (\pro0|e0|alu0|Mux3~4_combout\ & ((\pro0|e0|alu0|ShiftLeft0~18_combout\) # ((!\pro0|e0|alu0|Mux2~30_combout\)))) # (!\pro0|e0|alu0|Mux3~4_combout\ & (((\pro0|e0|alu0|ShiftLeft0~29_combout\ & 
-- \pro0|e0|alu0|Mux2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~18_combout\,
	datab => \pro0|e0|alu0|Mux3~4_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~29_combout\,
	datad => \pro0|e0|alu0|Mux2~30_combout\,
	combout => \pro0|e0|alu0|Mux3~5_combout\);

-- Location: LCCOMB_X15_Y9_N24
\pro0|e0|alu0|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~6_combout\ = (!\pro0|e0|alu0|Add2~6_combout\ & (!\pro0|e0|alu0|Add2~4_combout\ & (!\pro0|e0|alu0|ShiftRight0~8_combout\ & \pro0|e0|alu0|ShiftRight0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~14_combout\,
	combout => \pro0|e0|alu0|Mux3~6_combout\);

-- Location: LCCOMB_X15_Y9_N16
\pro0|e0|alu0|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~11_combout\ = ((\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Add2~6_combout\) # (\pro0|e0|alu0|ShiftRight0~8_combout\)))) # (!\pro0|e0|rb_out[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux2~11_combout\);

-- Location: LCCOMB_X15_Y9_N30
\pro0|e0|alu0|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~7_combout\ = (\pro0|e0|alu0|Mux2~10_combout\ & ((\pro0|e0|alu0|Mux2~11_combout\ & ((\pro0|e0|alu0|Mux3~5_combout\))) # (!\pro0|e0|alu0|Mux2~11_combout\ & (\pro0|e0|alu0|Mux3~6_combout\)))) # (!\pro0|e0|alu0|Mux2~10_combout\ & 
-- (((!\pro0|e0|alu0|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~6_combout\,
	datab => \pro0|e0|alu0|Mux2~10_combout\,
	datac => \pro0|e0|alu0|Mux2~11_combout\,
	datad => \pro0|e0|alu0|Mux3~5_combout\,
	combout => \pro0|e0|alu0|Mux3~7_combout\);

-- Location: LCCOMB_X15_Y9_N20
\pro0|e0|alu0|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~8_combout\ = (\pro0|e0|alu0|Mux2~8_combout\ & ((\pro0|e0|alu0|Mux3~7_combout\ & ((\pro0|e0|alu0|ShiftRight0~15_combout\))) # (!\pro0|e0|alu0|Mux3~7_combout\ & (\pro0|e0|reg0|regs~215_combout\)))) # (!\pro0|e0|alu0|Mux2~8_combout\ & 
-- (((\pro0|e0|alu0|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~8_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~15_combout\,
	datad => \pro0|e0|alu0|Mux3~7_combout\,
	combout => \pro0|e0|alu0|Mux3~8_combout\);

-- Location: LCCOMB_X16_Y16_N30
\pro0|e0|alu0|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~9_combout\ = (\pro0|e0|alu0|Mux3~8_combout\ & !\pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Mux3~8_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux3~9_combout\);

-- Location: LCCOMB_X16_Y12_N30
\pro0|e0|alu0|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~10_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~230_combout\ $ (((\pro0|e0|rb_out[12]~27_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|reg0|regs~230_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux3~10_combout\);

-- Location: LCCOMB_X16_Y12_N12
\pro0|e0|alu0|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~11_combout\ = (\pro0|e0|alu0|Mux3~10_combout\ & (((\pro0|e0|alu0|suma[12]~24_combout\) # (!\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|e0|alu0|Mux3~10_combout\ & (\pro0|e0|alu0|sub[12]~24_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|sub[12]~24_combout\,
	datab => \pro0|e0|alu0|Mux3~10_combout\,
	datac => \pro0|e0|alu0|suma[12]~24_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux3~11_combout\);

-- Location: LCCOMB_X16_Y12_N2
\pro0|e0|alu0|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~12_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|c0|c_l|Mux18~6_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|rb_out[12]~27_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & 
-- (\pro0|e0|rb_out[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|rb_out[4]~10_combout\,
	datad => \pro0|e0|rb_out[12]~27_combout\,
	combout => \pro0|e0|alu0|Mux3~12_combout\);

-- Location: LCCOMB_X16_Y12_N4
\pro0|e0|alu0|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~13_combout\ = (\pro0|e0|alu0|Mux3~12_combout\ & (((\pro0|e0|rb_out[12]~27_combout\ & \pro0|e0|reg0|regs~230_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|e0|alu0|Mux3~12_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|rb_out[12]~27_combout\) # (\pro0|e0|reg0|regs~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|alu0|Mux3~12_combout\,
	datac => \pro0|e0|reg0|regs~230_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux3~13_combout\);

-- Location: LCCOMB_X16_Y12_N6
\pro0|e0|alu0|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~14_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|e0|alu0|Mux3~11_combout\)) # (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux3~13_combout\))))) # (!\pro0|c0|c_l|Mux15~3_combout\ & 
-- (((!\pro0|c0|c_l|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~11_combout\,
	datab => \pro0|e0|alu0|Mux3~13_combout\,
	datac => \pro0|c0|c_l|Mux15~3_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux3~14_combout\);

-- Location: LCCOMB_X16_Y16_N14
\pro0|e0|alu0|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~15_combout\ = (\pro0|e0|alu0|Mux3~14_combout\ & ((\pro0|e0|alu0|Mux3~9_combout\) # ((!\pro0|e0|alu0|Mux2~12_combout\)))) # (!\pro0|e0|alu0|Mux3~14_combout\ & (((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT12\ & 
-- \pro0|e0|alu0|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~14_combout\,
	datab => \pro0|e0|alu0|Mux3~9_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \pro0|e0|alu0|Mux2~12_combout\,
	combout => \pro0|e0|alu0|Mux3~15_combout\);

-- Location: LCCOMB_X27_Y13_N30
\pro0|e0|alu0|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~18_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\) # ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT28\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT28\,
	combout => \pro0|e0|alu0|Mux3~18_combout\);

-- Location: LCCOMB_X22_Y10_N12
\pro0|e0|alu0|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~37_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~230_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~225_combout\,
	datac => \pro0|e0|reg0|regs~230_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X25_Y12_N18
\pro0|e0|alu0|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~19_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|c0|c_l|Mux18~6_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~225_combout\ $ (((\pro0|e0|rb_out[13]~26_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|reg0|regs~225_combout\,
	datad => \pro0|e0|rb_out[13]~26_combout\,
	combout => \pro0|e0|alu0|Mux2~19_combout\);

-- Location: LCCOMB_X25_Y12_N8
\pro0|e0|alu0|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~20_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|e0|alu0|Mux2~19_combout\ & ((\pro0|e0|alu0|suma[13]~26_combout\))) # (!\pro0|e0|alu0|Mux2~19_combout\ & (\pro0|e0|alu0|sub[13]~26_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- (((\pro0|e0|alu0|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|alu0|sub[13]~26_combout\,
	datac => \pro0|e0|alu0|suma[13]~26_combout\,
	datad => \pro0|e0|alu0|Mux2~19_combout\,
	combout => \pro0|e0|alu0|Mux2~20_combout\);

-- Location: LCCOMB_X25_Y12_N14
\pro0|e0|alu0|Mux2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~21_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|c0|c_l|Mux18~6_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|rb_out[13]~26_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & 
-- (\pro0|e0|rb_out[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|rb_out[5]~12_combout\,
	datad => \pro0|e0|rb_out[13]~26_combout\,
	combout => \pro0|e0|alu0|Mux2~21_combout\);

-- Location: LCCOMB_X25_Y12_N16
\pro0|e0|alu0|Mux2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~22_combout\ = (\pro0|e0|alu0|Mux2~21_combout\ & (((\pro0|e0|rb_out[13]~26_combout\ & \pro0|e0|reg0|regs~225_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|e0|alu0|Mux2~21_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|rb_out[13]~26_combout\) # (\pro0|e0|reg0|regs~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|alu0|Mux2~21_combout\,
	datac => \pro0|e0|reg0|regs~225_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux2~22_combout\);

-- Location: LCCOMB_X25_Y12_N6
\pro0|e0|alu0|Mux2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~23_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|e0|alu0|Mux2~20_combout\)) # (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux2~22_combout\))))) # (!\pro0|c0|c_l|Mux15~3_combout\ & 
-- (((!\pro0|c0|c_l|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|e0|alu0|Mux2~20_combout\,
	datac => \pro0|e0|alu0|Mux2~22_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux2~23_combout\);

-- Location: LCCOMB_X16_Y13_N4
\pro0|e0|alu0|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~15_combout\ = \pro0|e0|reg0|regs~220_combout\ $ (((\pro0|e0|rb_out[14]~25_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~220_combout\,
	datac => \pro0|e0|rb_out[14]~25_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux9~15_combout\);

-- Location: LCCOMB_X16_Y13_N30
\pro0|e0|alu0|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~16_combout\ = (\pro0|e0|reg0|regs~220_combout\ & ((\pro0|e0|rb_out[14]~25_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\))) # (!\pro0|e0|reg0|regs~220_combout\ & (\pro0|e0|rb_out[14]~25_combout\ & !\pro0|c0|c_l|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~220_combout\,
	datac => \pro0|e0|rb_out[14]~25_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux9~16_combout\);

-- Location: LCCOMB_X16_Y13_N8
\pro0|e0|alu0|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~17_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|rb_out[14]~25_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|rb_out[6]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[6]~14_combout\,
	datac => \pro0|e0|rb_out[14]~25_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux9~17_combout\);

-- Location: LCCOMB_X16_Y13_N2
\pro0|e0|alu0|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~7_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & (((\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Mux9~16_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|alu0|Mux9~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|e0|alu0|Mux9~16_combout\,
	datac => \pro0|e0|alu0|Mux9~17_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux1~7_combout\);

-- Location: LCCOMB_X15_Y15_N14
\pro0|e0|alu0|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~18_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|suma[14]~28_combout\)) # (!\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|sub[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|suma[14]~28_combout\,
	datac => \pro0|e0|alu0|sub[14]~28_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux9~18_combout\);

-- Location: LCCOMB_X16_Y13_N0
\pro0|e0|alu0|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~8_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux1~7_combout\ & (\pro0|e0|alu0|Mux9~18_combout\)) # (!\pro0|e0|alu0|Mux1~7_combout\ & ((\pro0|e0|alu0|Mux9~15_combout\))))) # (!\pro0|c0|c_l|Mux16~4_combout\ & 
-- (((\pro0|e0|alu0|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|e0|alu0|Mux9~18_combout\,
	datac => \pro0|e0|alu0|Mux9~15_combout\,
	datad => \pro0|e0|alu0|Mux1~7_combout\,
	combout => \pro0|e0|alu0|Mux1~8_combout\);

-- Location: LCCOMB_X22_Y10_N2
\pro0|e0|alu0|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~38_combout\ = (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~225_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~220_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~225_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~220_combout\,
	datad => \pro0|e0|rb_out[1]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X22_Y10_N20
\pro0|e0|alu0|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~39_combout\ = (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|ShiftLeft0~38_combout\) # ((\pro0|e0|rb_out[1]~2_combout\ & \pro0|e0|alu0|ShiftLeft0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~36_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~38_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X23_Y10_N10
\pro0|e0|alu0|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~40_combout\ = (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|ShiftLeft0~39_combout\) # ((\pro0|e0|rb_out[2]~6_combout\ & \pro0|e0|alu0|ShiftLeft0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~39_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~33_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X23_Y10_N20
\pro0|e0|alu0|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~9_combout\ = (\pro0|e0|alu0|Mux0~8_combout\ & ((\pro0|e0|alu0|ShiftLeft0~40_combout\) # ((\pro0|e0|alu0|ShiftLeft0~24_combout\ & \pro0|e0|rb_out[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~40_combout\,
	datab => \pro0|e0|alu0|Mux0~8_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~24_combout\,
	datad => \pro0|e0|rb_out[3]~8_combout\,
	combout => \pro0|e0|alu0|Mux1~9_combout\);

-- Location: LCCOMB_X15_Y12_N0
\pro0|e0|alu0|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~10_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (((\pro0|e0|reg0|regs~220_combout\ & !\pro0|e0|alu0|ShiftRight0~18_combout\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~25_combout\,
	datab => \pro0|e0|reg0|regs~220_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~18_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux1~10_combout\);

-- Location: LCCOMB_X15_Y12_N6
\pro0|e0|alu0|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~11_combout\ = (\pro0|e0|alu0|Mux8~7_combout\ & ((\pro0|e0|alu0|Mux1~10_combout\) # ((\pro0|e0|alu0|Mux7~4_combout\ & \pro0|e0|alu0|ShiftRight0~18_combout\)))) # (!\pro0|e0|alu0|Mux8~7_combout\ & (\pro0|e0|alu0|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~4_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~18_combout\,
	datac => \pro0|e0|alu0|Mux8~7_combout\,
	datad => \pro0|e0|alu0|Mux1~10_combout\,
	combout => \pro0|e0|alu0|Mux1~11_combout\);

-- Location: LCCOMB_X21_Y10_N6
\pro0|e0|alu0|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~12_combout\ = (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux1~9_combout\) # ((\pro0|e0|alu0|Mux1~11_combout\ & \pro0|e0|rb_out[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~11_combout\,
	datab => \pro0|c0|c_l|Mux16~4_combout\,
	datac => \pro0|e0|alu0|Mux1~9_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Mux1~12_combout\);

-- Location: LCCOMB_X21_Y10_N0
\pro0|e0|alu0|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~13_combout\ = (!\pro0|e0|alu0|Mux14~16_combout\ & ((\pro0|e0|alu0|Mux1~12_combout\) # ((\pro0|e0|alu0|Mux14~25_combout\ & \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~12_combout\,
	datab => \pro0|e0|alu0|Mux14~25_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => \pro0|e0|alu0|Mux14~16_combout\,
	combout => \pro0|e0|alu0|Mux1~13_combout\);

-- Location: LCCOMB_X16_Y13_N6
\pro0|e0|alu0|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~18_combout\ = (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\ & ((\pro0|e0|alu0|Mux4~8_combout\) # ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15_combout\ & \pro0|e0|alu0|Mux1~6_combout\)))) # 
-- (!\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15_combout\ & ((\pro0|e0|alu0|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~15_combout\,
	datac => \pro0|e0|alu0|Mux4~8_combout\,
	datad => \pro0|e0|alu0|Mux1~6_combout\,
	combout => \pro0|e0|alu0|Mux1~18_combout\);

-- Location: LCCOMB_X16_Y13_N16
\pro0|e0|alu0|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~19_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (((\pro0|e0|alu0|Mux4~8_combout\ & \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT30\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mux1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~18_combout\,
	datab => \pro0|e0|alu0|Mux4~8_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux1~19_combout\);

-- Location: LCCOMB_X15_Y15_N24
\pro0|e0|alu0|Mux8~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~27_combout\ = \pro0|e0|reg0|regs~215_combout\ $ (((\pro0|e0|rb_out[15]~24_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux8~27_combout\);

-- Location: LCCOMB_X14_Y11_N28
\pro0|e0|alu0|Mux8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~28_combout\ = (\pro0|e0|reg0|regs~215_combout\ & ((\pro0|e0|rb_out[15]~24_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\))) # (!\pro0|e0|reg0|regs~215_combout\ & (!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|e0|rb_out[15]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Mux8~28_combout\);

-- Location: LCCOMB_X14_Y11_N22
\pro0|e0|alu0|Mux8~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~29_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|rb_out[15]~24_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|rb_out[7]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux8~29_combout\);

-- Location: LCCOMB_X14_Y11_N24
\pro0|e0|alu0|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~9_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & (((\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Mux8~28_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|alu0|Mux8~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|e0|alu0|Mux8~28_combout\,
	datac => \pro0|c0|c_l|Mux17~3_combout\,
	datad => \pro0|e0|alu0|Mux8~29_combout\,
	combout => \pro0|e0|alu0|Mux0~9_combout\);

-- Location: LCCOMB_X15_Y15_N6
\pro0|e0|alu0|Mux8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~30_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|suma[15]~30_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|sub[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|sub[15]~30_combout\,
	datac => \pro0|e0|alu0|suma[15]~30_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux8~30_combout\);

-- Location: LCCOMB_X15_Y15_N20
\pro0|e0|alu0|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~10_combout\ = (\pro0|e0|alu0|Mux0~9_combout\ & ((\pro0|e0|alu0|Mux8~30_combout\) # ((!\pro0|c0|c_l|Mux16~4_combout\)))) # (!\pro0|e0|alu0|Mux0~9_combout\ & (((\pro0|e0|alu0|Mux8~27_combout\ & \pro0|c0|c_l|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~30_combout\,
	datab => \pro0|e0|alu0|Mux0~9_combout\,
	datac => \pro0|e0|alu0|Mux8~27_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux0~10_combout\);

-- Location: LCCOMB_X25_Y11_N22
\pro0|e0|alu0|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~11_combout\ = (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|c0|c_l|Mux16~4_combout\ & \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT15\,
	combout => \pro0|e0|alu0|Mux0~11_combout\);

-- Location: LCCOMB_X22_Y10_N10
\pro0|e0|alu0|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~41_combout\ = (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~220_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~220_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	datad => \pro0|e0|reg0|regs~215_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X22_Y10_N24
\pro0|e0|alu0|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~42_combout\ = (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|ShiftLeft0~41_combout\) # ((\pro0|e0|rb_out[1]~2_combout\ & \pro0|e0|alu0|ShiftLeft0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~41_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~37_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X23_Y10_N2
\pro0|e0|alu0|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~43_combout\ = (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|ShiftLeft0~42_combout\) # ((\pro0|e0|alu0|ShiftLeft0~35_combout\ & \pro0|e0|rb_out[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~35_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~42_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|rb_out[3]~8_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X24_Y10_N22
\pro0|e0|alu0|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~12_combout\ = (\pro0|e0|alu0|Mux0~8_combout\ & ((\pro0|e0|alu0|ShiftLeft0~43_combout\) # ((\pro0|e0|rb_out[3]~8_combout\ & \pro0|e0|alu0|ShiftLeft0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~43_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datac => \pro0|e0|alu0|Mux0~8_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~27_combout\,
	combout => \pro0|e0|alu0|Mux0~12_combout\);

-- Location: LCCOMB_X24_Y10_N12
\pro0|e0|alu0|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~13_combout\ = (\pro0|c0|c_l|Mux18~6_combout\) # ((!\pro0|e0|alu0|Add2~6_combout\ & (!\pro0|e0|alu0|ShiftRight0~8_combout\ & !\pro0|e0|alu0|ShiftRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~18_combout\,
	combout => \pro0|e0|alu0|Mux0~13_combout\);

-- Location: LCCOMB_X24_Y10_N10
\pro0|e0|alu0|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~14_combout\ = (\pro0|e0|alu0|Mux0~12_combout\) # ((\pro0|e0|reg0|regs~215_combout\ & (\pro0|e0|rb_out[15]~24_combout\ & \pro0|e0|alu0|Mux0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|Mux0~12_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Mux0~13_combout\,
	combout => \pro0|e0|alu0|Mux0~14_combout\);

-- Location: LCCOMB_X25_Y11_N12
\pro0|e0|alu0|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~15_combout\ = (\pro0|c0|c_l|Mux14~1_combout\ & (((\pro0|c0|c_l|Mux15~3_combout\)))) # (!\pro0|c0|c_l|Mux14~1_combout\ & ((\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|e0|alu0|Mux0~10_combout\))) # (!\pro0|c0|c_l|Mux15~3_combout\ & 
-- (\pro0|e0|alu0|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux14~1_combout\,
	datab => \pro0|e0|alu0|Mux0~23_combout\,
	datac => \pro0|e0|alu0|Mux0~10_combout\,
	datad => \pro0|c0|c_l|Mux15~3_combout\,
	combout => \pro0|e0|alu0|Mux0~15_combout\);

-- Location: LCCOMB_X27_Y13_N10
\pro0|e0|alu0|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~16_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT31\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \pro0|e0|alu0|Mux4~8_combout\,
	combout => \pro0|e0|alu0|Mux0~16_combout\);

-- Location: LCCOMB_X16_Y16_N20
\pro0|e0|alu0|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~17_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & (\pro0|e0|alu0|ShiftLeft0~44_combout\ & \pro0|e0|alu0|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~44_combout\,
	datac => \pro0|e0|alu0|Mux1~6_combout\,
	combout => \pro0|e0|alu0|Mux0~17_combout\);

-- Location: LCCOMB_X16_Y16_N2
\pro0|e0|alu0|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~18_combout\ = (\pro0|e0|reg0|regs~215_combout\ & ((\pro0|e0|alu0|Mux8~6_combout\) # ((!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|e0|alu0|Mux0~17_combout\)))) # (!\pro0|e0|reg0|regs~215_combout\ & (!\pro0|c0|c_l|Mux18~6_combout\ & 
-- (\pro0|e0|alu0|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Mux0~17_combout\,
	datad => \pro0|e0|alu0|Mux8~6_combout\,
	combout => \pro0|e0|alu0|Mux0~18_combout\);

-- Location: LCCOMB_X16_Y16_N16
\pro0|e0|alu0|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~19_combout\ = (\pro0|e0|alu0|Mux0~16_combout\) # ((\pro0|e0|alu0|Mux0~18_combout\ & ((\pro0|e0|reg0|regs~215_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|Mux0~16_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	datad => \pro0|e0|alu0|Mux0~18_combout\,
	combout => \pro0|e0|alu0|Mux0~19_combout\);

-- Location: LCCOMB_X14_Y11_N30
\pro0|e0|alu0|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~4_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~161_combout\) # (\pro0|c0|c_l|Mux17~3_combout\ $ (\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|e0|rb_out[0]~4_combout\ & (((!\pro0|c0|c_l|Mux18~6_combout\ & 
-- \pro0|e0|reg0|regs~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|reg0|regs~161_combout\,
	combout => \pro0|e0|alu0|Mux15~4_combout\);

-- Location: LCCOMB_X14_Y11_N12
\pro0|e0|alu0|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~5_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|e0|alu0|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|e0|alu0|Mux15~4_combout\,
	datac => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux15~5_combout\);

-- Location: LCCOMB_X21_Y12_N18
\pro0|e0|alu0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~0_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|reg0|regs~156_combout\ & (\pro0|e0|reg0|regs~184_combout\ $ (!\pro0|e0|rb_out[2]~6_combout\)))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|reg0|regs~156_combout\ & 
-- (\pro0|e0|reg0|regs~184_combout\ $ (!\pro0|e0|rb_out[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|reg0|regs~184_combout\,
	datac => \pro0|e0|reg0|regs~156_combout\,
	datad => \pro0|e0|rb_out[2]~6_combout\,
	combout => \pro0|e0|alu0|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y11_N18
\pro0|e0|alu0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~1_combout\ = (\pro0|e0|reg0|regs~179_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|reg0|regs~174_combout\ $ (!\pro0|e0|rb_out[4]~10_combout\)))) # (!\pro0|e0|reg0|regs~179_combout\ & (!\pro0|e0|rb_out[3]~8_combout\ & 
-- (\pro0|e0|reg0|regs~174_combout\ $ (!\pro0|e0|rb_out[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~179_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datac => \pro0|e0|rb_out[4]~10_combout\,
	datad => \pro0|e0|rb_out[3]~8_combout\,
	combout => \pro0|e0|alu0|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y11_N6
\pro0|e0|alu0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~2_combout\ = (\pro0|e0|reg0|regs~209_combout\ & (\pro0|e0|rb_out[5]~12_combout\ & (\pro0|e0|rb_out[6]~14_combout\ $ (!\pro0|e0|reg0|regs~204_combout\)))) # (!\pro0|e0|reg0|regs~209_combout\ & (!\pro0|e0|rb_out[5]~12_combout\ & 
-- (\pro0|e0|rb_out[6]~14_combout\ $ (!\pro0|e0|reg0|regs~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~209_combout\,
	datab => \pro0|e0|rb_out[6]~14_combout\,
	datac => \pro0|e0|rb_out[5]~12_combout\,
	datad => \pro0|e0|reg0|regs~204_combout\,
	combout => \pro0|e0|alu0|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y11_N28
\pro0|e0|alu0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~3_combout\ = (\pro0|e0|rb_out[8]~19_combout\ & (\pro0|e0|reg0|regs~194_combout\ & (\pro0|e0|rb_out[7]~17_combout\ $ (!\pro0|e0|reg0|regs~199_combout\)))) # (!\pro0|e0|rb_out[8]~19_combout\ & (!\pro0|e0|reg0|regs~194_combout\ & 
-- (\pro0|e0|rb_out[7]~17_combout\ $ (!\pro0|e0|reg0|regs~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|rb_out[7]~17_combout\,
	datac => \pro0|e0|reg0|regs~194_combout\,
	datad => \pro0|e0|reg0|regs~199_combout\,
	combout => \pro0|e0|alu0|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y11_N22
\pro0|e0|alu0|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~4_combout\ = (\pro0|e0|alu0|Equal0~0_combout\ & (\pro0|e0|alu0|Equal0~1_combout\ & (\pro0|e0|alu0|Equal0~2_combout\ & \pro0|e0|alu0|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal0~0_combout\,
	datab => \pro0|e0|alu0|Equal0~1_combout\,
	datac => \pro0|e0|alu0|Equal0~2_combout\,
	datad => \pro0|e0|alu0|Equal0~3_combout\,
	combout => \pro0|e0|alu0|Equal0~4_combout\);

-- Location: LCCOMB_X23_Y11_N6
\pro0|e0|alu0|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~5_combout\ = (\pro0|e0|rb_out[10]~21_combout\ & (\pro0|e0|reg0|regs~240_combout\ & (\pro0|e0|reg0|regs~245_combout\ $ (!\pro0|e0|rb_out[9]~20_combout\)))) # (!\pro0|e0|rb_out[10]~21_combout\ & (!\pro0|e0|reg0|regs~240_combout\ & 
-- (\pro0|e0|reg0|regs~245_combout\ $ (!\pro0|e0|rb_out[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datab => \pro0|e0|reg0|regs~245_combout\,
	datac => \pro0|e0|rb_out[9]~20_combout\,
	datad => \pro0|e0|reg0|regs~240_combout\,
	combout => \pro0|e0|alu0|Equal0~5_combout\);

-- Location: LCCOMB_X23_Y11_N12
\pro0|e0|alu0|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~6_combout\ = (\pro0|e0|rb_out[12]~27_combout\ & (\pro0|e0|reg0|regs~230_combout\ & (\pro0|e0|rb_out[11]~22_combout\ $ (!\pro0|e0|reg0|regs~235_combout\)))) # (!\pro0|e0|rb_out[12]~27_combout\ & (!\pro0|e0|reg0|regs~230_combout\ & 
-- (\pro0|e0|rb_out[11]~22_combout\ $ (!\pro0|e0|reg0|regs~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|rb_out[11]~22_combout\,
	datac => \pro0|e0|reg0|regs~230_combout\,
	datad => \pro0|e0|reg0|regs~235_combout\,
	combout => \pro0|e0|alu0|Equal0~6_combout\);

-- Location: LCCOMB_X23_Y11_N26
\pro0|e0|alu0|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~7_combout\ = (\pro0|e0|rb_out[13]~26_combout\ & (\pro0|e0|reg0|regs~225_combout\ & (\pro0|e0|reg0|regs~220_combout\ $ (!\pro0|e0|rb_out[14]~25_combout\)))) # (!\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|reg0|regs~225_combout\ & 
-- (\pro0|e0|reg0|regs~220_combout\ $ (!\pro0|e0|rb_out[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|reg0|regs~225_combout\,
	datac => \pro0|e0|reg0|regs~220_combout\,
	datad => \pro0|e0|rb_out[14]~25_combout\,
	combout => \pro0|e0|alu0|Equal0~7_combout\);

-- Location: LCCOMB_X23_Y11_N20
\pro0|e0|alu0|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~8_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (\pro0|e0|alu0|Equal0~7_combout\ & (\pro0|e0|rb_out[0]~4_combout\ $ (!\pro0|e0|reg0|regs~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~161_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datad => \pro0|e0|alu0|Equal0~7_combout\,
	combout => \pro0|e0|alu0|Equal0~8_combout\);

-- Location: LCCOMB_X23_Y11_N22
\pro0|e0|alu0|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~9_combout\ = (\pro0|e0|alu0|Equal0~6_combout\ & (\pro0|e0|alu0|Equal0~4_combout\ & (\pro0|e0|alu0|Equal0~8_combout\ & \pro0|e0|alu0|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal0~6_combout\,
	datab => \pro0|e0|alu0|Equal0~4_combout\,
	datac => \pro0|e0|alu0|Equal0~8_combout\,
	datad => \pro0|e0|alu0|Equal0~5_combout\,
	combout => \pro0|e0|alu0|Equal0~9_combout\);

-- Location: LCCOMB_X25_Y11_N10
\pro0|e0|alu0|Mux7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~24_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Equal0~9_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|LessThan1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|alu0|LessThan1~30_combout\,
	datad => \pro0|e0|alu0|Equal0~9_combout\,
	combout => \pro0|e0|alu0|Mux7~24_combout\);

-- Location: LCCOMB_X25_Y11_N24
\pro0|e0|alu0|Mux7~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~25_combout\ = (\pro0|e0|alu0|LessThan0~30_combout\) # ((!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|e0|alu0|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|alu0|Equal0~9_combout\,
	datad => \pro0|e0|alu0|LessThan0~30_combout\,
	combout => \pro0|e0|alu0|Mux7~25_combout\);

-- Location: LCCOMB_X16_Y9_N20
\pro0|e0|alu0|ShiftRight1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~27_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~156_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~161_combout\,
	datad => \pro0|e0|reg0|regs~156_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~27_combout\);

-- Location: LCCOMB_X16_Y9_N30
\pro0|e0|alu0|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~28_combout\ = (!\pro0|e0|alu0|Add2~6_combout\ & ((\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~14_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~27_combout\,
	datab => \pro0|e0|alu0|Add2~2_combout\,
	datac => \pro0|e0|alu0|Add2~6_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~14_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~28_combout\);

-- Location: LCCOMB_X15_Y12_N4
\pro0|e0|alu0|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~29_combout\ = (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|ShiftRight1~28_combout\) # ((\pro0|e0|alu0|Add2~6_combout\ & \pro0|e0|alu0|ShiftRight0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~28_combout\,
	datac => \pro0|e0|alu0|Add2~4_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~13_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~29_combout\);

-- Location: LCCOMB_X14_Y12_N18
\pro0|e0|alu0|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~30_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|Add2~6_combout\ & ((\pro0|e0|alu0|ShiftRight0~14_combout\))) # (!\pro0|e0|alu0|Add2~6_combout\ & (\pro0|e0|alu0|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~16_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~14_combout\,
	datac => \pro0|e0|alu0|Add2~4_combout\,
	datad => \pro0|e0|alu0|Add2~6_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~30_combout\);

-- Location: LCCOMB_X15_Y12_N22
\pro0|e0|alu0|Mux7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~26_combout\ = (\pro0|e0|alu0|ShiftRight0~8_combout\ & (((\pro0|e0|alu0|Mux7~4_combout\)))) # (!\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|e0|alu0|ShiftRight1~30_combout\) # ((\pro0|e0|alu0|ShiftRight1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~30_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~29_combout\,
	datad => \pro0|e0|alu0|Mux7~4_combout\,
	combout => \pro0|e0|alu0|Mux7~26_combout\);

-- Location: LCCOMB_X26_Y10_N6
\pro0|e0|alu0|Mux7~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~27_combout\ = (!\pro0|e0|rb_out[2]~6_combout\ & (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|rb_out[0]~4_combout\ & \pro0|e0|reg0|regs~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	datad => \pro0|e0|reg0|regs~161_combout\,
	combout => \pro0|e0|alu0|Mux7~27_combout\);

-- Location: LCCOMB_X24_Y10_N0
\pro0|e0|alu0|Mux7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~28_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (((\pro0|e0|alu0|Mux7~26_combout\)))) # (!\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Mux7~27_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~27_combout\,
	datab => \pro0|e0|alu0|Mux7~26_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	combout => \pro0|e0|alu0|Mux7~28_combout\);

-- Location: LCCOMB_X25_Y11_N26
\pro0|e0|alu0|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~8_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|e0|alu0|Mux7~25_combout\) # (\pro0|c0|c_l|Mux16~4_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Mux7~28_combout\ & ((!\pro0|c0|c_l|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|alu0|Mux7~28_combout\,
	datac => \pro0|e0|alu0|Mux7~25_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux15~8_combout\);

-- Location: LCCOMB_X25_Y11_N20
\pro0|e0|alu0|Mux7~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~29_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|LessThan1~30_combout\) # ((\pro0|e0|alu0|Equal0~9_combout\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~dataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|alu0|LessThan1~30_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~dataout\,
	datad => \pro0|e0|alu0|Equal0~9_combout\,
	combout => \pro0|e0|alu0|Mux7~29_combout\);

-- Location: LCCOMB_X25_Y11_N2
\pro0|e0|alu0|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~9_combout\ = (\pro0|e0|alu0|Mux15~8_combout\ & (((\pro0|e0|alu0|Mux7~29_combout\) # (!\pro0|c0|c_l|Mux16~4_combout\)))) # (!\pro0|e0|alu0|Mux15~8_combout\ & (\pro0|e0|alu0|Mux7~24_combout\ & ((\pro0|c0|c_l|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~24_combout\,
	datab => \pro0|e0|alu0|Mux15~8_combout\,
	datac => \pro0|e0|alu0|Mux7~29_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux15~9_combout\);

-- Location: LCCOMB_X25_Y11_N0
\pro0|e0|alu0|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~10_combout\ = (\pro0|c0|c_l|Mux14~1_combout\ & (((\pro0|e0|alu0|Mux15~16_combout\) # (\pro0|c0|c_l|Mux15~3_combout\)))) # (!\pro0|c0|c_l|Mux14~1_combout\ & (\pro0|e0|alu0|Mux15~9_combout\ & ((!\pro0|c0|c_l|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux14~1_combout\,
	datab => \pro0|e0|alu0|Mux15~9_combout\,
	datac => \pro0|e0|alu0|Mux15~16_combout\,
	datad => \pro0|c0|c_l|Mux15~3_combout\,
	combout => \pro0|e0|alu0|Mux15~10_combout\);

-- Location: LCCOMB_X19_Y11_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\);

-- Location: LCCOMB_X19_Y11_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\);

-- Location: LCCOMB_X19_Y12_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\);

-- Location: LCCOMB_X19_Y12_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\);

-- Location: LCCOMB_X19_Y12_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (((\pro0|e0|reg0|regs~156_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|reg0|regs~156_combout\))) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\);

-- Location: LCFF_X49_Y14_N7
\counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(2));

-- Location: LCCOMB_X22_Y12_N12
\pro0|c0|ir~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~7_combout\ = (\SRAM_DQ[8]~8\ & ((!\pro0|c0|c_l|Mux39~0_combout\) # (!\pro0|c0|m|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[8]~8\,
	datab => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \pro0|c0|ir~7_combout\);

-- Location: LCCOMB_X19_Y16_N16
\pro0|e0|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux11~1_combout\ = (\pro0|c0|c_l|Mux41~0_combout\ & (!\pro0|c0|c_l|Mux42~0_combout\ & \pro0|e0|new_pc[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux41~0_combout\,
	datac => \pro0|c0|c_l|Mux42~0_combout\,
	datad => \pro0|e0|new_pc[4]~6_combout\,
	combout => \pro0|e0|Mux11~1_combout\);

-- Location: LCCOMB_X19_Y16_N14
\pro0|e0|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux12~0_combout\ = (\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[3]~4_combout\ & !\pro0|c0|c_l|Mux42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux41~0_combout\,
	datab => \pro0|e0|new_pc[3]~4_combout\,
	datac => \pro0|c0|c_l|Mux42~0_combout\,
	combout => \pro0|e0|Mux12~0_combout\);

-- Location: LCCOMB_X19_Y14_N20
\pro0|e0|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux13~0_combout\ = (\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[2]~2_combout\ & !\pro0|c0|c_l|Mux42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux41~0_combout\,
	datab => \pro0|e0|new_pc[2]~2_combout\,
	datad => \pro0|c0|c_l|Mux42~0_combout\,
	combout => \pro0|e0|Mux13~0_combout\);

-- Location: LCCOMB_X18_Y9_N24
\pro0|e0|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux2~2_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & (\pro0|e0|Mux2~0_combout\)) # (!\pro0|c0|c_l|Mux42~0_combout\ & (((\pro0|e0|new_pc[13]~24_combout\ & \pro0|c0|c_l|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux2~0_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|e0|new_pc[13]~24_combout\,
	datad => \pro0|c0|c_l|Mux41~0_combout\,
	combout => \pro0|e0|Mux2~2_combout\);

-- Location: LCCOMB_X18_Y9_N18
\pro0|e0|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux3~2_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & (\pro0|e0|Mux3~0_combout\)) # (!\pro0|c0|c_l|Mux42~0_combout\ & (((\pro0|e0|new_pc[12]~22_combout\ & \pro0|c0|c_l|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux3~0_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|e0|new_pc[12]~22_combout\,
	datad => \pro0|c0|c_l|Mux41~0_combout\,
	combout => \pro0|e0|Mux3~2_combout\);

-- Location: LCCOMB_X18_Y14_N16
\pro0|e0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux5~0_combout\ = (\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[10]~18_combout\ & !\pro0|c0|c_l|Mux42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux41~0_combout\,
	datac => \pro0|e0|new_pc[10]~18_combout\,
	datad => \pro0|c0|c_l|Mux42~0_combout\,
	combout => \pro0|e0|Mux5~0_combout\);

-- Location: LCCOMB_X26_Y13_N30
\pro0|c0|c_l|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Equal0~0_combout\ = (\pro0|c0|ir\(11) & (\pro0|c0|ir\(5) & (\pro0|c0|ir\(10) & \pro0|c0|ir\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(11),
	datab => \pro0|c0|ir\(5),
	datac => \pro0|c0|ir\(10),
	datad => \pro0|c0|ir\(4),
	combout => \pro0|c0|c_l|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y13_N12
\pro0|c0|m|ldpc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|m|ldpc~0_combout\ = (\pro0|c0|c_l|Equal0~4_combout\) # (!\pro0|c0|m|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|c0|c_l|Equal0~4_combout\,
	datad => \pro0|c0|m|state~regout\,
	combout => \pro0|c0|m|ldpc~0_combout\);

-- Location: LCFF_X49_Y14_N19
\counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(1));

-- Location: LCFF_X49_Y14_N1
\counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter(0));

-- Location: LCCOMB_X49_Y14_N6
\Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = counter(2) $ (((counter(0) & counter(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => counter(0),
	datac => counter(2),
	datad => counter(1),
	combout => \Add0~0_combout\);

-- Location: LCCOMB_X49_Y14_N18
\Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~1_combout\ = counter(1) $ (counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => counter(1),
	datad => counter(0),
	combout => \Add0~1_combout\);

-- Location: LCCOMB_X22_Y13_N8
\pro0|e0|alu0|Mux14~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~26_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & ((\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~153_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datab => \pro0|e0|reg0|regs~155_combout\,
	datac => \pro0|e0|reg0|regs~153_combout\,
	datad => \pro0|e0|alu0|Mux4~8_combout\,
	combout => \pro0|e0|alu0|Mux14~26_combout\);

-- Location: LCCOMB_X20_Y14_N26
\pro0|e0|alu0|Mux12~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~32_combout\ = (\pro0|c0|c_l|Mux15~3_combout\) # ((\pro0|c0|c_l|Mux14~0_combout\ & !\pro0|c0|ir\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|c0|c_l|Mux14~0_combout\,
	datad => \pro0|c0|ir\(12),
	combout => \pro0|e0|alu0|Mux12~32_combout\);

-- Location: LCCOMB_X14_Y17_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\) # ((\pro0|e0|rb_out[7]~17_combout\) # ((\pro0|e0|rb_out[8]~19_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \pro0|e0|rb_out[7]~17_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datad => \pro0|e0|rb_out[8]~19_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102));

-- Location: LCCOMB_X20_Y14_N6
\pro0|e0|alu0|Mux3~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~21_combout\ = (\pro0|e0|alu0|Mux3~15_combout\ & ((\pro0|c0|ir\(12)) # (!\pro0|c0|c_l|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~15_combout\,
	datab => \pro0|c0|c_l|Mux14~0_combout\,
	datad => \pro0|c0|ir\(12),
	combout => \pro0|e0|alu0|Mux3~21_combout\);

-- Location: LCCOMB_X16_Y13_N22
\pro0|e0|alu0|Mux1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~23_combout\ = (\pro0|e0|alu0|Mux1~19_combout\) # ((\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ & \pro0|e0|reg0|regs~220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mux1~19_combout\,
	datad => \pro0|e0|reg0|regs~220_combout\,
	combout => \pro0|e0|alu0|Mux1~23_combout\);

-- Location: LCCOMB_X25_Y11_N14
\pro0|e0|alu0|Mux0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~23_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux0~11_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux0~14_combout\) # 
-- (\pro0|e0|alu0|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux16~4_combout\,
	datac => \pro0|e0|alu0|Mux0~14_combout\,
	datad => \pro0|e0|alu0|Mux0~11_combout\,
	combout => \pro0|e0|alu0|Mux0~23_combout\);

-- Location: LCCOMB_X22_Y13_N6
\pro0|e0|alu0|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~16_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & ((\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~158_combout\)) # (!\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~160_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~158_combout\,
	datab => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~160_combout\,
	datad => \pro0|e0|alu0|Mux4~8_combout\,
	combout => \pro0|e0|alu0|Mux15~16_combout\);

-- Location: LCCOMB_X49_Y14_N0
\counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter[0]~0_combout\ = !counter(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => counter(0),
	combout => \counter[0]~0_combout\);

-- Location: CLKCTRL_G4
\counter[2]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \counter[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \counter[2]~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y12_N20
\pro0|e0|reg0|regs~131feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~131feeder_combout\ = \pro0|e0|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux0~2_combout\,
	combout => \pro0|e0|reg0|regs~131feeder_combout\);

-- Location: LCCOMB_X25_Y16_N24
\pro0|e0|reg0|regs~136feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~136feeder_combout\ = \pro0|e0|Mux11~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux11~2_combout\,
	combout => \pro0|e0|reg0|regs~136feeder_combout\);

-- Location: LCCOMB_X25_Y13_N10
\pro0|e0|reg0|regs~90feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~90feeder_combout\ = \pro0|e0|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux9~2_combout\,
	combout => \pro0|e0|reg0|regs~90feeder_combout\);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|reg0|regs~308_combout\,
	oe => \mem0|sram_c|data_wr[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(0),
	combout => \SRAM_DQ[0]~0\);

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|reg0|regs~309_combout\,
	oe => \mem0|sram_c|data_wr[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(1),
	combout => \SRAM_DQ[1]~1\);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|reg0|regs~189_combout\,
	oe => \mem0|sram_c|data_wr[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(2),
	combout => \SRAM_DQ[2]~2\);

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|reg0|regs~214_combout\,
	oe => \mem0|sram_c|data_wr[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(3),
	combout => \SRAM_DQ[3]~3\);

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|reg0|regs~250_combout\,
	oe => \mem0|sram_c|data_wr[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(4),
	combout => \SRAM_DQ[4]~4\);

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|reg0|regs~255_combout\,
	oe => \mem0|sram_c|data_wr[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(5),
	combout => \SRAM_DQ[5]~5\);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|reg0|regs~260_combout\,
	oe => \mem0|sram_c|data_wr[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(6),
	combout => \SRAM_DQ[6]~6\);

-- Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|reg0|regs~265_combout\,
	oe => \mem0|sram_c|data_wr[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(7),
	combout => \SRAM_DQ[7]~7\);

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|Mux25~3_combout\,
	oe => \mem0|sram_c|data_wr[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(8),
	combout => \SRAM_DQ[8]~8\);

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|Mux26~3_combout\,
	oe => \mem0|sram_c|data_wr[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(9),
	combout => \SRAM_DQ[9]~9\);

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|Mux27~3_combout\,
	oe => \mem0|sram_c|data_wr[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(10),
	combout => \SRAM_DQ[10]~10\);

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|Mux28~3_combout\,
	oe => \mem0|sram_c|data_wr[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(11),
	combout => \SRAM_DQ[11]~11\);

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|Mux29~3_combout\,
	oe => \mem0|sram_c|data_wr[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(12),
	combout => \SRAM_DQ[12]~12\);

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|Mux30~3_combout\,
	oe => \mem0|sram_c|data_wr[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(13),
	combout => \SRAM_DQ[13]~13\);

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|Mux31~3_combout\,
	oe => \mem0|sram_c|data_wr[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(14),
	combout => \SRAM_DQ[14]~14\);

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|Mux32~3_combout\,
	oe => \mem0|sram_c|data_wr[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(15),
	combout => \SRAM_DQ[15]~15\);

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9),
	combout => \SW~combout\(9));

-- Location: LCCOMB_X18_Y11_N14
\pro0|c0|m|state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|m|state~0_combout\ = (!\pro0|c0|m|state~regout\ & !\SW~combout\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|c0|m|state~regout\,
	datad => \SW~combout\(9),
	combout => \pro0|c0|m|state~0_combout\);

-- Location: LCFF_X18_Y11_N15
\pro0|c0|m|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|m|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|m|state~regout\);

-- Location: LCCOMB_X18_Y9_N26
\pro0|e0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux2~0_combout\ = (\SRAM_DQ[13]~13\ & ((!\pro0|c0|c_l|Mux39~0_combout\) # (!\pro0|c0|m|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|m|state~regout\,
	datac => \SRAM_DQ[13]~13\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \pro0|e0|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y17_N18
\pro0|c0|m|word_byte~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|m|word_byte~0_combout\ = (\pro0|c0|m|state~regout\ & \pro0|c0|c_l|Mux39~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \pro0|c0|m|word_byte~0_combout\);

-- Location: LCCOMB_X19_Y13_N22
\mem0|sram_c|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux5~3_combout\ = (\SRAM_DQ[7]~7\ & ((\pro0|c0|m|state~regout\ & ((!\pro0|e0|alu0|Mux15~15_combout\))) # (!\pro0|c0|m|state~regout\ & (!\pro0|c0|pc_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|e0|alu0|Mux15~15_combout\,
	combout => \mem0|sram_c|Mux5~3_combout\);

-- Location: LCCOMB_X19_Y13_N10
\pro0|e0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux4~0_combout\ = (\pro0|c0|m|word_byte~0_combout\ & (((\mem0|sram_c|Mux5~2_combout\) # (\mem0|sram_c|Mux5~3_combout\)))) # (!\pro0|c0|m|word_byte~0_combout\ & (\SRAM_DQ[11]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[11]~11\,
	datab => \pro0|c0|m|word_byte~0_combout\,
	datac => \mem0|sram_c|Mux5~2_combout\,
	datad => \mem0|sram_c|Mux5~3_combout\,
	combout => \pro0|e0|Mux4~0_combout\);

-- Location: LCCOMB_X26_Y17_N16
\pro0|c0|ir~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~16_combout\ = (!\SW~combout\(9) & \pro0|e0|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW~combout\(9),
	datad => \pro0|e0|Mux4~0_combout\,
	combout => \pro0|c0|ir~16_combout\);

-- Location: LCCOMB_X18_Y17_N24
\pro0|c0|ir[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir[10]~1_combout\ = (\SW~combout\(9)) # (!\pro0|c0|m|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(9),
	datad => \pro0|c0|m|state~regout\,
	combout => \pro0|c0|ir[10]~1_combout\);

-- Location: LCFF_X26_Y17_N17
\pro0|c0|ir[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~16_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(11));

-- Location: LCCOMB_X22_Y12_N24
\pro0|c0|ir~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~8_combout\ = (!\SW~combout\(9) & ((\pro0|c0|ir~7_combout\) # (\mem0|sram_c|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir~7_combout\,
	datac => \SW~combout\(9),
	datad => \mem0|sram_c|Mux5~4_combout\,
	combout => \pro0|c0|ir~8_combout\);

-- Location: LCFF_X22_Y12_N25
\pro0|c0|ir[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~8_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(8));

-- Location: LCCOMB_X22_Y12_N30
\pro0|c0|ir~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~12_combout\ = (\SRAM_DQ[14]~14\ & ((!\pro0|c0|c_l|Mux39~0_combout\) # (!\pro0|c0|m|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[14]~14\,
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \pro0|c0|ir~12_combout\);

-- Location: LCCOMB_X24_Y13_N2
\pro0|c0|ir~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~13_combout\ = (!\SW~combout\(9) & ((\pro0|c0|ir~12_combout\) # (\mem0|sram_c|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir~12_combout\,
	datac => \SW~combout\(9),
	datad => \mem0|sram_c|Mux5~4_combout\,
	combout => \pro0|c0|ir~13_combout\);

-- Location: LCFF_X24_Y13_N3
\pro0|c0|ir[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~13_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(14));

-- Location: LCCOMB_X19_Y13_N30
\mem0|sram_c|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux0~2_combout\ = (\pro0|c0|c_l|Mux39~0_combout\ & (\pro0|c0|m|state~regout\ & !\pro0|e0|alu0|Mux15~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux39~0_combout\,
	datab => \pro0|c0|m|state~regout\,
	datad => \pro0|e0|alu0|Mux15~15_combout\,
	combout => \mem0|sram_c|Mux0~2_combout\);

-- Location: LCCOMB_X24_Y13_N24
\pro0|c0|ir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~0_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux0~2_combout\ & ((\SRAM_DQ[7]~7\))) # (!\mem0|sram_c|Mux0~2_combout\ & (\SRAM_DQ[15]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(9),
	datab => \SRAM_DQ[15]~15\,
	datac => \SRAM_DQ[7]~7\,
	datad => \mem0|sram_c|Mux0~2_combout\,
	combout => \pro0|c0|ir~0_combout\);

-- Location: LCFF_X24_Y13_N25
\pro0|c0|ir[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~0_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(15));

-- Location: LCCOMB_X24_Y13_N20
\pro0|c0|c_l|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux27~0_combout\ = (!\pro0|c0|ir\(13) & (\pro0|c0|ir\(14) & (!\pro0|c0|ir\(15) & \pro0|c0|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(13),
	datab => \pro0|c0|ir\(14),
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(12),
	combout => \pro0|c0|c_l|Mux27~0_combout\);

-- Location: LCCOMB_X22_Y12_N0
\pro0|c0|c_l|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux20~0_combout\ = (\pro0|c0|c_l|Mux27~0_combout\ & (\pro0|c0|ir\(11))) # (!\pro0|c0|c_l|Mux27~0_combout\ & ((\pro0|c0|ir\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(11),
	datac => \pro0|c0|ir\(8),
	datad => \pro0|c0|c_l|Mux27~0_combout\,
	combout => \pro0|c0|c_l|Mux20~0_combout\);

-- Location: LCCOMB_X19_Y13_N6
\mem0|sram_c|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux15~2_combout\ = (\pro0|c0|c_l|Mux39~0_combout\ & (\pro0|c0|m|state~regout\ & \pro0|e0|alu0|Mux15~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux39~0_combout\,
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|e0|alu0|Mux15~15_combout\,
	combout => \mem0|sram_c|Mux15~2_combout\);

-- Location: LCCOMB_X24_Y13_N28
\pro0|c0|ir~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~18_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[15]~15\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[7]~7\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(9),
	datab => \SRAM_DQ[15]~15\,
	datac => \SRAM_DQ[7]~7\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|c0|ir~18_combout\);

-- Location: LCFF_X24_Y13_N29
\pro0|c0|ir[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~18_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(7));

-- Location: LCCOMB_X24_Y13_N12
\pro0|c0|ir~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~15_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux5~4_combout\) # ((\SRAM_DQ[10]~10\ & !\pro0|c0|m|word_byte~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(9),
	datab => \SRAM_DQ[10]~10\,
	datac => \pro0|c0|m|word_byte~0_combout\,
	datad => \mem0|sram_c|Mux5~4_combout\,
	combout => \pro0|c0|ir~15_combout\);

-- Location: LCFF_X24_Y13_N13
\pro0|c0|ir[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~15_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(10));

-- Location: LCCOMB_X24_Y13_N22
\pro0|c0|c_l|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux21~0_combout\ = (\pro0|c0|c_l|Mux27~0_combout\ & ((\pro0|c0|ir\(10)))) # (!\pro0|c0|c_l|Mux27~0_combout\ & (\pro0|c0|ir\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(7),
	datac => \pro0|c0|c_l|Mux27~0_combout\,
	datad => \pro0|c0|ir\(10),
	combout => \pro0|c0|c_l|Mux21~0_combout\);

-- Location: LCCOMB_X26_Y13_N2
\pro0|c0|ir~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~17_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[14]~14\))) # (!\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[6]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(9),
	datab => \SRAM_DQ[6]~6\,
	datac => \SRAM_DQ[14]~14\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|c0|ir~17_combout\);

-- Location: LCFF_X26_Y13_N3
\pro0|c0|ir[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~17_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(6));

-- Location: LCCOMB_X24_Y13_N6
\pro0|c0|c_l|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux22~0_combout\ = (\pro0|c0|c_l|Mux27~0_combout\ & (\pro0|c0|ir\(9))) # (!\pro0|c0|c_l|Mux27~0_combout\ & ((\pro0|c0|ir\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(9),
	datab => \pro0|c0|ir\(6),
	datad => \pro0|c0|c_l|Mux27~0_combout\,
	combout => \pro0|c0|c_l|Mux22~0_combout\);

-- Location: LCCOMB_X26_Y17_N30
\pro0|c0|ir~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~11_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[10]~10\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[2]~2\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[10]~10\,
	datab => \SRAM_DQ[2]~2\,
	datac => \SW~combout\(9),
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|c0|ir~11_combout\);

-- Location: LCFF_X26_Y17_N31
\pro0|c0|ir[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~11_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(2));

-- Location: LCCOMB_X24_Y13_N4
\pro0|c0|ir~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~10_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[9]~9\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[1]~1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(9),
	datab => \SRAM_DQ[9]~9\,
	datac => \SRAM_DQ[1]~1\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|c0|ir~10_combout\);

-- Location: LCFF_X24_Y13_N5
\pro0|c0|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~10_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(1));

-- Location: LCCOMB_X22_Y12_N8
\pro0|c0|m|wrd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|m|wrd~0_combout\ = (!\pro0|c0|ir\(0) & (\pro0|c0|ir\(13) & (!\pro0|c0|ir\(1) & !\pro0|c0|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(0),
	datab => \pro0|c0|ir\(13),
	datac => \pro0|c0|ir\(1),
	datad => \pro0|c0|ir\(12),
	combout => \pro0|c0|m|wrd~0_combout\);

-- Location: LCCOMB_X22_Y12_N14
\pro0|c0|m|wrd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|m|wrd~1_combout\ = (!\pro0|c0|ir\(14) & (((\pro0|c0|ir\(2) & \pro0|c0|m|wrd~0_combout\)) # (!\pro0|c0|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(14),
	datab => \pro0|c0|ir\(2),
	datac => \pro0|c0|m|wrd~0_combout\,
	datad => \pro0|c0|ir\(15),
	combout => \pro0|c0|m|wrd~1_combout\);

-- Location: LCCOMB_X26_Y11_N30
\pro0|c0|c_l|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux27~1_combout\ = (!\pro0|c0|ir\(13) & (\pro0|c0|ir\(12) & \pro0|c0|ir\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(13),
	datac => \pro0|c0|ir\(12),
	datad => \pro0|c0|ir\(14),
	combout => \pro0|c0|c_l|Mux27~1_combout\);

-- Location: LCCOMB_X19_Y13_N8
\pro0|e0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux6~0_combout\ = (\pro0|c0|m|word_byte~0_combout\ & (((\mem0|sram_c|Mux5~2_combout\) # (\mem0|sram_c|Mux5~3_combout\)))) # (!\pro0|c0|m|word_byte~0_combout\ & (\SRAM_DQ[9]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[9]~9\,
	datab => \pro0|c0|m|word_byte~0_combout\,
	datac => \mem0|sram_c|Mux5~2_combout\,
	datad => \mem0|sram_c|Mux5~3_combout\,
	combout => \pro0|e0|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y13_N10
\pro0|c0|ir~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~14_combout\ = (!\SW~combout\(9) & \pro0|e0|Mux6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW~combout\(9),
	datad => \pro0|e0|Mux6~0_combout\,
	combout => \pro0|c0|ir~14_combout\);

-- Location: LCFF_X24_Y13_N11
\pro0|c0|ir[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~14_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(9));

-- Location: LCCOMB_X26_Y13_N26
\pro0|e0|reg0|regs~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~298_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|c0|ir\(9) & ((\pro0|c0|m|wrd~1_combout\) # (\pro0|c0|c_l|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|m|state~regout\,
	datab => \pro0|c0|m|wrd~1_combout\,
	datac => \pro0|c0|c_l|Mux27~1_combout\,
	datad => \pro0|c0|ir\(9),
	combout => \pro0|e0|reg0|regs~298_combout\);

-- Location: LCCOMB_X26_Y13_N18
\pro0|e0|reg0|regs~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~305_combout\ = (!\pro0|c0|ir\(10) & (!\pro0|c0|ir\(11) & \pro0|e0|reg0|regs~298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(11),
	datad => \pro0|e0|reg0|regs~298_combout\,
	combout => \pro0|e0|reg0|regs~305_combout\);

-- Location: LCFF_X21_Y14_N13
\pro0|e0|reg0|regs~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux15~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~36_regout\);

-- Location: LCCOMB_X21_Y14_N12
\pro0|e0|reg0|regs~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~159_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~36_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~20_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~20_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~36_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~159_combout\);

-- Location: LCCOMB_X21_Y14_N22
\pro0|e0|reg0|regs~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~160_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~159_combout\ & (\pro0|e0|reg0|regs~68_regout\)) # (!\pro0|e0|reg0|regs~159_combout\ & ((\pro0|e0|reg0|regs~52_regout\))))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~68_regout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~52_regout\,
	datad => \pro0|e0|reg0|regs~159_combout\,
	combout => \pro0|e0|reg0|regs~160_combout\);

-- Location: LCCOMB_X26_Y13_N22
\pro0|e0|reg0|regs~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~303_combout\ = (\pro0|c0|ir\(10) & (\pro0|c0|ir\(11) & \pro0|e0|reg0|regs~298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(11),
	datad => \pro0|e0|reg0|regs~298_combout\,
	combout => \pro0|e0|reg0|regs~303_combout\);

-- Location: LCFF_X23_Y13_N23
\pro0|e0|reg0|regs~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux15~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~132_regout\);

-- Location: LCCOMB_X26_Y13_N20
\pro0|e0|reg0|regs~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~299_combout\ = (!\pro0|c0|ir\(10) & (\pro0|c0|ir\(11) & \pro0|e0|reg0|regs~298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(11),
	datad => \pro0|e0|reg0|regs~298_combout\,
	combout => \pro0|e0|reg0|regs~299_combout\);

-- Location: LCFF_X22_Y13_N11
\pro0|e0|reg0|regs~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux15~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~100_regout\);

-- Location: LCCOMB_X26_Y13_N14
\pro0|e0|reg0|regs~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~300_combout\ = (\pro0|c0|m|state~regout\ & (!\pro0|c0|ir\(9) & ((\pro0|c0|m|wrd~1_combout\) # (\pro0|c0|c_l|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|m|state~regout\,
	datab => \pro0|c0|m|wrd~1_combout\,
	datac => \pro0|c0|c_l|Mux27~1_combout\,
	datad => \pro0|c0|ir\(9),
	combout => \pro0|e0|reg0|regs~300_combout\);

-- Location: LCCOMB_X25_Y12_N24
\pro0|e0|reg0|regs~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~302_combout\ = (!\pro0|c0|ir\(10) & (\pro0|c0|ir\(11) & \pro0|e0|reg0|regs~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(11),
	datad => \pro0|e0|reg0|regs~300_combout\,
	combout => \pro0|e0|reg0|regs~302_combout\);

-- Location: LCFF_X23_Y13_N29
\pro0|e0|reg0|regs~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux15~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~84_regout\);

-- Location: LCCOMB_X22_Y11_N2
\pro0|e0|reg0|regs~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~157_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & (\pro0|e0|reg0|regs~116_regout\)) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- ((\pro0|e0|reg0|regs~84_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~116_regout\,
	datab => \pro0|e0|reg0|regs~84_regout\,
	datac => \pro0|c0|c_l|Mux22~0_combout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~157_combout\);

-- Location: LCCOMB_X22_Y13_N10
\pro0|e0|reg0|regs~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~158_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~157_combout\ & (\pro0|e0|reg0|regs~132_regout\)) # (!\pro0|e0|reg0|regs~157_combout\ & ((\pro0|e0|reg0|regs~100_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~132_regout\,
	datac => \pro0|e0|reg0|regs~100_regout\,
	datad => \pro0|e0|reg0|regs~157_combout\,
	combout => \pro0|e0|reg0|regs~158_combout\);

-- Location: LCCOMB_X22_Y13_N18
\pro0|e0|reg0|regs~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~161_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~158_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~160_combout\,
	datad => \pro0|e0|reg0|regs~158_combout\,
	combout => \pro0|e0|reg0|regs~161_combout\);

-- Location: LCCOMB_X15_Y16_N0
\pro0|e0|alu0|suma[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~161_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~161_combout\ & VCC))
-- \pro0|e0|alu0|suma[0]~1\ = CARRY((\pro0|e0|rb_out[0]~4_combout\ & \pro0|e0|reg0|regs~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~161_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|suma[0]~0_combout\,
	cout => \pro0|e0|alu0|suma[0]~1\);

-- Location: LCCOMB_X26_Y17_N12
\pro0|c0|ir~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~3_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[11]~11\))) # (!\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(9),
	datab => \SRAM_DQ[3]~3\,
	datac => \SRAM_DQ[11]~11\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|c0|ir~3_combout\);

-- Location: LCFF_X26_Y17_N13
\pro0|c0|ir[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~3_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(3));

-- Location: LCCOMB_X18_Y17_N30
\pro0|c0|ir~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~6_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[12]~12\))) # (!\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[4]~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[4]~4\,
	datab => \SRAM_DQ[12]~12\,
	datac => \SW~combout\(9),
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|c0|ir~6_combout\);

-- Location: LCFF_X18_Y17_N31
\pro0|c0|ir[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~6_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(4));

-- Location: LCCOMB_X16_Y14_N20
\pro0|c0|c_l|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux18~0_combout\ = (!\pro0|c0|ir\(4) & (!\pro0|c0|ir\(13) & (\pro0|c0|ir\(5) $ (\pro0|c0|ir\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datab => \pro0|c0|ir\(3),
	datac => \pro0|c0|ir\(4),
	datad => \pro0|c0|ir\(13),
	combout => \pro0|c0|c_l|Mux18~0_combout\);

-- Location: LCCOMB_X16_Y14_N30
\pro0|c0|c_l|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux18~1_combout\ = (\pro0|c0|ir\(15) & ((\pro0|c0|ir\(12)) # (\pro0|c0|c_l|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|c_l|Mux18~0_combout\,
	datad => \pro0|c0|ir\(15),
	combout => \pro0|c0|c_l|Mux18~1_combout\);

-- Location: LCCOMB_X24_Y13_N14
\pro0|c0|ir~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~9_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[8]~8\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[0]~0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[8]~8\,
	datab => \SW~combout\(9),
	datac => \SRAM_DQ[0]~0\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|c0|ir~9_combout\);

-- Location: LCFF_X24_Y13_N15
\pro0|c0|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~9_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(0));

-- Location: LCCOMB_X16_Y14_N8
\pro0|c0|c_l|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux18~3_combout\ = ((!\pro0|c0|ir\(2) & (\pro0|c0|ir\(1) $ (!\pro0|c0|ir\(0))))) # (!\pro0|c0|ir\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(2),
	datab => \pro0|c0|ir\(1),
	datac => \pro0|c0|ir\(0),
	datad => \pro0|c0|ir\(15),
	combout => \pro0|c0|c_l|Mux18~3_combout\);

-- Location: LCCOMB_X16_Y14_N6
\pro0|c0|c_l|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux18~4_combout\ = (\pro0|c0|ir\(12) & ((\pro0|c0|ir\(4)) # (\pro0|c0|ir\(5) $ (!\pro0|c0|ir\(3))))) # (!\pro0|c0|ir\(12) & (((!\pro0|c0|ir\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datab => \pro0|c0|ir\(3),
	datac => \pro0|c0|ir\(4),
	datad => \pro0|c0|ir\(12),
	combout => \pro0|c0|c_l|Mux18~4_combout\);

-- Location: LCCOMB_X16_Y14_N16
\pro0|c0|c_l|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux18~5_combout\ = (\pro0|c0|ir\(15) & (\pro0|c0|ir\(13) & (\pro0|c0|c_l|Mux18~3_combout\))) # (!\pro0|c0|ir\(15) & ((\pro0|c0|c_l|Mux18~4_combout\) # ((\pro0|c0|ir\(13) & \pro0|c0|c_l|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(15),
	datab => \pro0|c0|ir\(13),
	datac => \pro0|c0|c_l|Mux18~3_combout\,
	datad => \pro0|c0|c_l|Mux18~4_combout\,
	combout => \pro0|c0|c_l|Mux18~5_combout\);

-- Location: LCCOMB_X16_Y14_N18
\pro0|c0|c_l|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux18~6_combout\ = (\pro0|c0|c_l|Mux18~1_combout\) # ((\pro0|c0|ir\(14) & (\pro0|c0|c_l|Mux18~2_combout\)) # (!\pro0|c0|ir\(14) & ((\pro0|c0|c_l|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~2_combout\,
	datab => \pro0|c0|c_l|Mux18~1_combout\,
	datac => \pro0|c0|c_l|Mux18~5_combout\,
	datad => \pro0|c0|ir\(14),
	combout => \pro0|c0|c_l|Mux18~6_combout\);

-- Location: LCCOMB_X24_Y13_N0
\pro0|c0|c_l|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux25~0_combout\ = (\pro0|c0|ir\(12)) # ((\pro0|c0|ir\(15) $ (\pro0|c0|ir\(13))) # (!\pro0|c0|ir\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(15),
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|ir\(13),
	datad => \pro0|c0|ir\(14),
	combout => \pro0|c0|c_l|Mux25~0_combout\);

-- Location: LCCOMB_X24_Y13_N18
\pro0|c0|c_l|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux25~1_combout\ = (\pro0|c0|c_l|Mux25~0_combout\ & ((\pro0|c0|ir\(0)))) # (!\pro0|c0|c_l|Mux25~0_combout\ & (\pro0|c0|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(9),
	datac => \pro0|c0|ir\(0),
	datad => \pro0|c0|c_l|Mux25~0_combout\,
	combout => \pro0|c0|c_l|Mux25~1_combout\);

-- Location: LCCOMB_X26_Y13_N24
\pro0|e0|reg0|regs~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~301_combout\ = (\pro0|c0|ir\(10) & (\pro0|c0|ir\(11) & \pro0|e0|reg0|regs~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(11),
	datad => \pro0|e0|reg0|regs~300_combout\,
	combout => \pro0|e0|reg0|regs~301_combout\);

-- Location: LCFF_X22_Y11_N25
\pro0|e0|reg0|regs~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux15~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~116_regout\);

-- Location: LCCOMB_X23_Y13_N28
\pro0|e0|reg0|regs~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~162_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|c0|c_l|Mux25~1_combout\) # ((\pro0|e0|reg0|regs~116_regout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (!\pro0|c0|c_l|Mux25~1_combout\ & (\pro0|e0|reg0|regs~84_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~84_regout\,
	datad => \pro0|e0|reg0|regs~116_regout\,
	combout => \pro0|e0|reg0|regs~162_combout\);

-- Location: LCCOMB_X23_Y13_N22
\pro0|e0|reg0|regs~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~163_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~162_combout\ & ((\pro0|e0|reg0|regs~132_regout\))) # (!\pro0|e0|reg0|regs~162_combout\ & (\pro0|e0|reg0|regs~100_regout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~100_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~132_regout\,
	datad => \pro0|e0|reg0|regs~162_combout\,
	combout => \pro0|e0|reg0|regs~163_combout\);

-- Location: LCCOMB_X23_Y13_N8
\pro0|c0|c_l|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux40~0_combout\ = (\pro0|c0|ir\(13) & (!\pro0|c0|ir\(15) & (\pro0|c0|ir\(14) $ (\pro0|c0|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(14),
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|ir\(13),
	datad => \pro0|c0|ir\(15),
	combout => \pro0|c0|c_l|Mux40~0_combout\);

-- Location: LCCOMB_X25_Y17_N16
\pro0|c0|c_l|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux23~0_combout\ = (\pro0|c0|c_l|Mux25~0_combout\ & (\pro0|c0|ir\(2))) # (!\pro0|c0|c_l|Mux25~0_combout\ & ((\pro0|c0|ir\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(2),
	datac => \pro0|c0|c_l|Mux25~0_combout\,
	datad => \pro0|c0|ir\(11),
	combout => \pro0|c0|c_l|Mux23~0_combout\);

-- Location: LCCOMB_X23_Y13_N20
\pro0|e0|rb_out[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[0]~3_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & (!\pro0|c0|c_l|Mux40~0_combout\ & (\pro0|c0|ir\(0)))) # (!\pro0|c0|c_l|Mux19~0_combout\ & (((\pro0|c0|c_l|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|c0|c_l|Mux40~0_combout\,
	datac => \pro0|c0|ir\(0),
	datad => \pro0|c0|c_l|Mux23~0_combout\,
	combout => \pro0|e0|rb_out[0]~3_combout\);

-- Location: LCCOMB_X23_Y13_N30
\pro0|e0|rb_out[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[0]~4_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & (((\pro0|e0|rb_out[0]~3_combout\)))) # (!\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|e0|rb_out[0]~3_combout\ & (\pro0|e0|reg0|regs~163_combout\)) # (!\pro0|e0|rb_out[0]~3_combout\ & 
-- ((\pro0|e0|reg0|regs~165_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|reg0|regs~163_combout\,
	datac => \pro0|e0|rb_out[0]~3_combout\,
	datad => \pro0|e0|reg0|regs~165_combout\,
	combout => \pro0|e0|rb_out[0]~4_combout\);

-- Location: LCCOMB_X15_Y11_N0
\pro0|e0|alu0|sub[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[0]~0_combout\ = (\pro0|e0|reg0|regs~161_combout\ & ((GND) # (!\pro0|e0|rb_out[0]~4_combout\))) # (!\pro0|e0|reg0|regs~161_combout\ & (\pro0|e0|rb_out[0]~4_combout\ $ (GND)))
-- \pro0|e0|alu0|sub[0]~1\ = CARRY((\pro0|e0|reg0|regs~161_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~161_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|sub[0]~0_combout\,
	cout => \pro0|e0|alu0|sub[0]~1\);

-- Location: LCCOMB_X26_Y11_N0
\pro0|c0|c_l|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux5~0_combout\ = (!\pro0|c0|ir\(5) & (!\pro0|c0|ir\(4) & !\pro0|c0|ir\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datac => \pro0|c0|ir\(4),
	datad => \pro0|c0|ir\(3),
	combout => \pro0|c0|c_l|Mux5~0_combout\);

-- Location: LCCOMB_X18_Y17_N20
\pro0|c0|ir~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~4_combout\ = (!\SW~combout\(9) & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[13]~13\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[5]~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[13]~13\,
	datab => \SW~combout\(9),
	datac => \SRAM_DQ[5]~5\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|c0|ir~4_combout\);

-- Location: LCFF_X18_Y17_N21
\pro0|c0|ir[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~4_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(5));

-- Location: LCCOMB_X26_Y11_N26
\pro0|c0|c_l|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux16~1_combout\ = (!\pro0|c0|ir\(15) & ((\pro0|c0|ir\(4) & ((\pro0|c0|ir\(12)) # (!\pro0|c0|ir\(5)))) # (!\pro0|c0|ir\(4) & ((\pro0|c0|ir\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(12),
	datab => \pro0|c0|ir\(4),
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(5),
	combout => \pro0|c0|c_l|Mux16~1_combout\);

-- Location: LCCOMB_X26_Y11_N14
\pro0|c0|c_l|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux16~2_combout\ = (\pro0|c0|c_l|Mux16~1_combout\) # ((\pro0|c0|c_l|Mux5~0_combout\ & \pro0|c0|ir\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux5~0_combout\,
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|c_l|Mux16~1_combout\,
	combout => \pro0|c0|c_l|Mux16~2_combout\);

-- Location: LCCOMB_X26_Y11_N12
\pro0|c0|c_l|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux16~0_combout\ = ((\pro0|c0|ir\(12)) # ((!\pro0|c0|ir\(1) & !\pro0|c0|ir\(2)))) # (!\pro0|c0|ir\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(1),
	datab => \pro0|c0|ir\(2),
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(12),
	combout => \pro0|c0|c_l|Mux16~0_combout\);

-- Location: LCCOMB_X26_Y11_N28
\pro0|c0|c_l|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux16~3_combout\ = (\pro0|c0|ir\(13) & ((\pro0|c0|ir\(14)) # ((\pro0|c0|c_l|Mux16~0_combout\)))) # (!\pro0|c0|ir\(13) & (!\pro0|c0|ir\(14) & (\pro0|c0|c_l|Mux16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(13),
	datab => \pro0|c0|ir\(14),
	datac => \pro0|c0|c_l|Mux16~2_combout\,
	datad => \pro0|c0|c_l|Mux16~0_combout\,
	combout => \pro0|c0|c_l|Mux16~3_combout\);

-- Location: LCCOMB_X26_Y11_N18
\pro0|c0|c_l|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux16~4_combout\ = (\pro0|c0|ir\(14) & ((\pro0|c0|c_l|Mux16~3_combout\ & (!\pro0|c0|ir\(15))) # (!\pro0|c0|c_l|Mux16~3_combout\ & ((!\pro0|c0|ir\(12)))))) # (!\pro0|c0|ir\(14) & (\pro0|c0|c_l|Mux16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(14),
	datab => \pro0|c0|c_l|Mux16~3_combout\,
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(12),
	combout => \pro0|c0|c_l|Mux16~4_combout\);

-- Location: LCCOMB_X14_Y11_N10
\pro0|e0|alu0|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~6_combout\ = (\pro0|e0|alu0|Mux15~5_combout\ & (((!\pro0|c0|c_l|Mux16~4_combout\)) # (!\pro0|e0|alu0|sub[0]~0_combout\))) # (!\pro0|e0|alu0|Mux15~5_combout\ & (((\pro0|c0|c_l|Mux16~4_combout\ & \pro0|e0|reg0|regs~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux15~5_combout\,
	datab => \pro0|e0|alu0|sub[0]~0_combout\,
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|e0|reg0|regs~161_combout\,
	combout => \pro0|e0|alu0|Mux15~6_combout\);

-- Location: LCCOMB_X14_Y11_N8
\pro0|e0|alu0|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~7_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|suma[0]~0_combout\)) # (!\pro0|c0|c_l|Mux18~6_combout\ & ((!\pro0|e0|alu0|Mux15~6_combout\))))) # (!\pro0|c0|c_l|Mux16~4_combout\ & 
-- (((\pro0|e0|alu0|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|e0|alu0|suma[0]~0_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|alu0|Mux15~6_combout\,
	combout => \pro0|e0|alu0|Mux15~7_combout\);

-- Location: LCCOMB_X26_Y11_N4
\pro0|c0|c_l|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux15~2_combout\ = (\pro0|c0|ir\(13)) # ((!\pro0|c0|ir\(12) & ((!\pro0|c0|ir\(4)) # (!\pro0|c0|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datab => \pro0|c0|ir\(4),
	datac => \pro0|c0|ir\(12),
	datad => \pro0|c0|ir\(13),
	combout => \pro0|c0|c_l|Mux15~2_combout\);

-- Location: LCCOMB_X26_Y11_N10
\pro0|c0|c_l|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux15~1_combout\ = (\pro0|c0|ir\(15) & ((\pro0|c0|ir\(12)) # ((!\pro0|c0|ir\(13) & !\pro0|c0|c_l|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(13),
	datab => \pro0|c0|c_l|Mux5~0_combout\,
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(12),
	combout => \pro0|c0|c_l|Mux15~1_combout\);

-- Location: LCCOMB_X26_Y11_N22
\pro0|c0|c_l|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux15~3_combout\ = (\pro0|c0|c_l|Mux15~0_combout\) # ((\pro0|c0|c_l|Mux15~1_combout\) # ((\pro0|c0|c_l|Mux15~2_combout\ & !\pro0|c0|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~0_combout\,
	datab => \pro0|c0|c_l|Mux15~2_combout\,
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|c_l|Mux15~1_combout\,
	combout => \pro0|c0|c_l|Mux15~3_combout\);

-- Location: LCCOMB_X22_Y12_N22
\pro0|c0|c_l|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux42~0_combout\ = (\pro0|c0|ir\(12) & ((\pro0|c0|ir\(14) & (!\pro0|c0|ir\(13) & \pro0|c0|ir\(15))) # (!\pro0|c0|ir\(14) & (\pro0|c0|ir\(13) & !\pro0|c0|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(14),
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|ir\(13),
	datad => \pro0|c0|ir\(15),
	combout => \pro0|c0|c_l|Mux42~0_combout\);

-- Location: LCCOMB_X22_Y12_N20
\pro0|c0|c_l|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux41~0_combout\ = (!\pro0|c0|ir\(14) & (!\pro0|c0|ir\(12) & (\pro0|c0|ir\(13) & \pro0|c0|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(14),
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|ir\(13),
	datad => \pro0|c0|ir\(15),
	combout => \pro0|c0|c_l|Mux41~0_combout\);

-- Location: LCCOMB_X26_Y11_N8
\pro0|c0|c_l|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux14~0_combout\ = (\pro0|c0|ir\(14) & (((!\pro0|c0|ir\(15) & \pro0|c0|ir\(13))))) # (!\pro0|c0|ir\(14) & (\pro0|c0|ir\(15) & ((\pro0|c0|ir\(13)) # (!\pro0|c0|c_l|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(14),
	datab => \pro0|c0|c_l|Mux5~0_combout\,
	datac => \pro0|c0|ir\(15),
	datad => \pro0|c0|ir\(13),
	combout => \pro0|c0|c_l|Mux14~0_combout\);

-- Location: LCCOMB_X25_Y11_N16
\pro0|c0|c_l|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux14~1_combout\ = (\pro0|c0|c_l|Mux14~0_combout\ & !\pro0|c0|ir\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux14~0_combout\,
	datac => \pro0|c0|ir\(12),
	combout => \pro0|c0|c_l|Mux14~1_combout\);

-- Location: LCFF_X21_Y11_N17
\pro0|e0|reg0|regs~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux1~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~114_regout\);

-- Location: LCCOMB_X25_Y16_N0
\pro0|e0|reg0|regs~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~217_combout\ = (\pro0|e0|reg0|regs~216_combout\ & (((\pro0|e0|reg0|regs~146_regout\) # (!\pro0|c0|c_l|Mux22~0_combout\)))) # (!\pro0|e0|reg0|regs~216_combout\ & (\pro0|e0|reg0|regs~114_regout\ & ((\pro0|c0|c_l|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~216_combout\,
	datab => \pro0|e0|reg0|regs~114_regout\,
	datac => \pro0|e0|reg0|regs~146_regout\,
	datad => \pro0|c0|c_l|Mux22~0_combout\,
	combout => \pro0|e0|reg0|regs~217_combout\);

-- Location: LCCOMB_X26_Y13_N12
\pro0|e0|reg0|regs~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~304_combout\ = (\pro0|c0|ir\(10) & (!\pro0|c0|ir\(11) & \pro0|e0|reg0|regs~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(11),
	datad => \pro0|e0|reg0|regs~300_combout\,
	combout => \pro0|e0|reg0|regs~304_combout\);

-- Location: LCFF_X21_Y13_N23
\pro0|e0|reg0|regs~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux1~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~66_regout\);

-- Location: LCFF_X21_Y14_N17
\pro0|e0|reg0|regs~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux1~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~50_regout\);

-- Location: LCCOMB_X21_Y14_N16
\pro0|e0|reg0|regs~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~218_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~50_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~34_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~34_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~50_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~218_combout\);

-- Location: LCCOMB_X18_Y15_N18
\pro0|e0|reg0|regs~82feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~82feeder_combout\ = \pro0|e0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux1~1_combout\,
	combout => \pro0|e0|reg0|regs~82feeder_combout\);

-- Location: LCCOMB_X26_Y13_N4
\pro0|e0|reg0|regs~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~307_combout\ = (\pro0|c0|ir\(10) & (!\pro0|c0|ir\(11) & \pro0|e0|reg0|regs~298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(11),
	datad => \pro0|e0|reg0|regs~298_combout\,
	combout => \pro0|e0|reg0|regs~307_combout\);

-- Location: LCFF_X18_Y15_N19
\pro0|e0|reg0|regs~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~82feeder_combout\,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~82_regout\);

-- Location: LCCOMB_X21_Y13_N30
\pro0|e0|reg0|regs~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~219_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~218_combout\ & ((\pro0|e0|reg0|regs~82_regout\))) # (!\pro0|e0|reg0|regs~218_combout\ & (\pro0|e0|reg0|regs~66_regout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux21~0_combout\,
	datab => \pro0|e0|reg0|regs~66_regout\,
	datac => \pro0|e0|reg0|regs~218_combout\,
	datad => \pro0|e0|reg0|regs~82_regout\,
	combout => \pro0|e0|reg0|regs~219_combout\);

-- Location: LCCOMB_X25_Y16_N6
\pro0|e0|reg0|regs~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~220_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~217_combout\)) # (!\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~219_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~217_combout\,
	datac => \pro0|c0|c_l|Mux20~0_combout\,
	datad => \pro0|e0|reg0|regs~219_combout\,
	combout => \pro0|e0|reg0|regs~220_combout\);

-- Location: LCCOMB_X16_Y11_N28
\pro0|e0|alu0|Mux1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~22_combout\ = (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~220_combout\ & !\pro0|c0|c_l|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|reg0|regs~220_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux1~22_combout\);

-- Location: LCCOMB_X18_Y15_N8
\pro0|e0|alu0|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~14_combout\ = (\pro0|c0|c_l|Mux14~1_combout\ & (((\pro0|e0|alu0|Mux1~22_combout\) # (\pro0|c0|c_l|Mux15~3_combout\)))) # (!\pro0|c0|c_l|Mux14~1_combout\ & (\pro0|e0|alu0|Mux1~13_combout\ & ((!\pro0|c0|c_l|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~13_combout\,
	datab => \pro0|c0|c_l|Mux14~1_combout\,
	datac => \pro0|e0|alu0|Mux1~22_combout\,
	datad => \pro0|c0|c_l|Mux15~3_combout\,
	combout => \pro0|e0|alu0|Mux1~14_combout\);

-- Location: LCCOMB_X26_Y11_N6
\pro0|c0|c_l|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux17~3_combout\ = (\pro0|c0|ir\(13) & (((!\pro0|c0|ir\(14) & \pro0|c0|c_l|Mux16~0_combout\)))) # (!\pro0|c0|ir\(13) & (!\pro0|c0|c_l|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~2_combout\,
	datab => \pro0|c0|ir\(13),
	datac => \pro0|c0|ir\(14),
	datad => \pro0|c0|c_l|Mux16~0_combout\,
	combout => \pro0|c0|c_l|Mux17~3_combout\);

-- Location: LCCOMB_X23_Y12_N24
\pro0|e0|alu0|Mux0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~22_combout\ = (\pro0|e0|reg0|regs~215_combout\ & (!\pro0|c0|c_l|Mux16~4_combout\ & !\pro0|c0|c_l|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux0~22_combout\);

-- Location: LCCOMB_X24_Y13_N8
\pro0|c0|c_l|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux19~0_combout\ = (\pro0|c0|ir\(15) & (\pro0|c0|ir\(14) & (\pro0|c0|ir\(13) $ (\pro0|c0|ir\(12))))) # (!\pro0|c0|ir\(15) & (\pro0|c0|ir\(14) $ ((\pro0|c0|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(15),
	datab => \pro0|c0|ir\(14),
	datac => \pro0|c0|ir\(13),
	datad => \pro0|c0|ir\(12),
	combout => \pro0|c0|c_l|Mux19~0_combout\);

-- Location: LCCOMB_X26_Y17_N14
\pro0|e0|rb_out[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[3]~7_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|c0|c_l|Mux40~0_combout\ & ((\pro0|c0|ir\(2)))) # (!\pro0|c0|c_l|Mux40~0_combout\ & (\pro0|c0|ir\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(3),
	datab => \pro0|c0|ir\(2),
	datac => \pro0|c0|c_l|Mux19~0_combout\,
	datad => \pro0|c0|c_l|Mux40~0_combout\,
	combout => \pro0|e0|rb_out[3]~7_combout\);

-- Location: LCCOMB_X24_Y13_N26
\pro0|c0|c_l|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux24~0_combout\ = (\pro0|c0|c_l|Mux25~0_combout\ & ((\pro0|c0|ir\(1)))) # (!\pro0|c0|c_l|Mux25~0_combout\ & (\pro0|c0|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(1),
	datad => \pro0|c0|c_l|Mux25~0_combout\,
	combout => \pro0|c0|c_l|Mux24~0_combout\);

-- Location: LCCOMB_X18_Y16_N24
\pro0|e0|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux2~1_combout\ = (!\pro0|c0|c_l|Mux41~0_combout\ & !\pro0|c0|c_l|Mux42~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux41~0_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	combout => \pro0|e0|Mux2~1_combout\);

-- Location: LCCOMB_X19_Y16_N20
\pro0|e0|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux12~1_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[11]~11\))) # (!\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \SRAM_DQ[3]~3\,
	datac => \SRAM_DQ[11]~11\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|e0|Mux12~1_combout\);

-- Location: LCCOMB_X20_Y14_N18
\pro0|e0|alu0|Mux4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~32_combout\ = (\pro0|c0|c_l|Mux14~0_combout\ & (!\pro0|c0|ir\(12) & ((\pro0|c0|c_l|Mux16~4_combout\) # (!\pro0|c0|c_l|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|c0|c_l|Mux14~0_combout\,
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|ir\(12),
	combout => \pro0|e0|alu0|Mux4~32_combout\);

-- Location: LCCOMB_X26_Y12_N0
\pro0|e0|alu0|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~8_combout\ = (!\pro0|c0|c_l|Mux16~4_combout\ & !\pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux4~8_combout\);

-- Location: LCCOMB_X20_Y12_N18
\pro0|e0|alu0|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~14_combout\ = (\pro0|e0|alu0|Mux4~32_combout\) # ((\pro0|e0|alu0|Mux4~33_combout\ & (!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|e0|alu0|Mux4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~33_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Mux4~32_combout\,
	datad => \pro0|e0|alu0|Mux4~8_combout\,
	combout => \pro0|e0|alu0|Mux12~14_combout\);

-- Location: LCFF_X22_Y13_N5
\pro0|e0|reg0|regs~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux12~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~103_regout\);

-- Location: LCFF_X23_Y13_N25
\pro0|e0|reg0|regs~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux12~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~135_regout\);

-- Location: LCCOMB_X22_Y13_N4
\pro0|e0|reg0|regs~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~176_combout\ = (\pro0|e0|reg0|regs~175_combout\ & (((\pro0|e0|reg0|regs~135_regout\)) # (!\pro0|c0|c_l|Mux22~0_combout\))) # (!\pro0|e0|reg0|regs~175_combout\ & (\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~103_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~175_combout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~103_regout\,
	datad => \pro0|e0|reg0|regs~135_regout\,
	combout => \pro0|e0|reg0|regs~176_combout\);

-- Location: LCFF_X22_Y13_N23
\pro0|e0|reg0|regs~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux12~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~71_regout\);

-- Location: LCFF_X24_Y16_N17
\pro0|e0|reg0|regs~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux12~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~39_regout\);

-- Location: LCCOMB_X25_Y12_N2
\pro0|e0|reg0|regs~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~306_combout\ = (!\pro0|c0|ir\(10) & (!\pro0|c0|ir\(11) & \pro0|e0|reg0|regs~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|ir\(10),
	datac => \pro0|c0|ir\(11),
	datad => \pro0|e0|reg0|regs~300_combout\,
	combout => \pro0|e0|reg0|regs~306_combout\);

-- Location: LCFF_X25_Y17_N23
\pro0|e0|reg0|regs~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux12~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~23_regout\);

-- Location: LCCOMB_X24_Y16_N16
\pro0|e0|reg0|regs~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~177_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\) # ((\pro0|e0|reg0|regs~39_regout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (!\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~23_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~39_regout\,
	datad => \pro0|e0|reg0|regs~23_regout\,
	combout => \pro0|e0|reg0|regs~177_combout\);

-- Location: LCCOMB_X22_Y13_N22
\pro0|e0|reg0|regs~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~178_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~177_combout\ & ((\pro0|e0|reg0|regs~71_regout\))) # (!\pro0|e0|reg0|regs~177_combout\ & (\pro0|e0|reg0|regs~55_regout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~55_regout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~71_regout\,
	datad => \pro0|e0|reg0|regs~177_combout\,
	combout => \pro0|e0|reg0|regs~178_combout\);

-- Location: LCCOMB_X22_Y13_N24
\pro0|e0|reg0|regs~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~179_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~176_combout\)) # (!\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~176_combout\,
	datad => \pro0|e0|reg0|regs~178_combout\,
	combout => \pro0|e0|reg0|regs~179_combout\);

-- Location: LCCOMB_X21_Y9_N26
\pro0|e0|alu0|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~19_combout\ = (\pro0|e0|alu0|Mux12~18_combout\ & !\pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~18_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux12~19_combout\);

-- Location: LCCOMB_X20_Y13_N20
\pro0|e0|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux14~1_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[9]~9\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[1]~1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \SRAM_DQ[9]~9\,
	datac => \mem0|sram_c|Mux15~2_combout\,
	datad => \SRAM_DQ[1]~1\,
	combout => \pro0|e0|Mux14~1_combout\);

-- Location: LCCOMB_X18_Y12_N2
\pro0|e0|new_pc[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[1]~0_combout\ = \pro0|c0|pc_s\(1) $ (VCC)
-- \pro0|e0|new_pc[1]~1\ = CARRY(\pro0|c0|pc_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(1),
	datad => VCC,
	combout => \pro0|e0|new_pc[1]~0_combout\,
	cout => \pro0|e0|new_pc[1]~1\);

-- Location: LCFF_X21_Y11_N29
\pro0|e0|reg0|regs~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux14~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~117_regout\);

-- Location: LCFF_X23_Y13_N5
\pro0|e0|reg0|regs~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux14~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~85_regout\);

-- Location: LCCOMB_X23_Y13_N4
\pro0|e0|reg0|regs~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~148_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~117_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~85_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~117_regout\,
	datac => \pro0|e0|reg0|regs~85_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~148_combout\);

-- Location: LCFF_X23_Y13_N3
\pro0|e0|reg0|regs~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux14~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~133_regout\);

-- Location: LCCOMB_X23_Y13_N2
\pro0|e0|reg0|regs~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~149_combout\ = (\pro0|e0|reg0|regs~148_combout\ & (((\pro0|e0|reg0|regs~133_regout\) # (!\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|e0|reg0|regs~148_combout\ & (\pro0|e0|reg0|regs~101_regout\ & ((\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~101_regout\,
	datab => \pro0|e0|reg0|regs~148_combout\,
	datac => \pro0|e0|reg0|regs~133_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~149_combout\);

-- Location: LCCOMB_X23_Y13_N14
\pro0|e0|rb_out[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[1]~0_combout\ = (\pro0|c0|c_l|Mux40~0_combout\ & (\pro0|c0|ir\(0))) # (!\pro0|c0|c_l|Mux40~0_combout\ & ((\pro0|c0|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux40~0_combout\,
	datac => \pro0|c0|ir\(0),
	datad => \pro0|c0|ir\(1),
	combout => \pro0|e0|rb_out[1]~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\pro0|e0|rb_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[1]~1_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & (\pro0|e0|rb_out[1]~0_combout\)) # (!\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|c0|c_l|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|rb_out[1]~0_combout\,
	datad => \pro0|c0|c_l|Mux23~0_combout\,
	combout => \pro0|e0|rb_out[1]~1_combout\);

-- Location: LCCOMB_X21_Y13_N8
\pro0|e0|reg0|regs~53feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~53feeder_combout\ = \pro0|e0|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux14~2_combout\,
	combout => \pro0|e0|reg0|regs~53feeder_combout\);

-- Location: LCFF_X21_Y13_N9
\pro0|e0|reg0|regs~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~53feeder_combout\,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~53_regout\);

-- Location: LCFF_X20_Y13_N3
\pro0|e0|reg0|regs~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux14~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~21_regout\);

-- Location: LCFF_X20_Y13_N13
\pro0|e0|reg0|regs~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux14~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~37_regout\);

-- Location: LCCOMB_X20_Y13_N12
\pro0|e0|reg0|regs~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~150_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~37_regout\) # (\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (\pro0|e0|reg0|regs~21_regout\ & ((!\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux25~1_combout\,
	datab => \pro0|e0|reg0|regs~21_regout\,
	datac => \pro0|e0|reg0|regs~37_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~150_combout\);

-- Location: LCCOMB_X21_Y13_N10
\pro0|e0|reg0|regs~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~151_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~150_combout\ & (\pro0|e0|reg0|regs~69_regout\)) # (!\pro0|e0|reg0|regs~150_combout\ & ((\pro0|e0|reg0|regs~53_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~69_regout\,
	datab => \pro0|e0|reg0|regs~53_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|e0|reg0|regs~150_combout\,
	combout => \pro0|e0|reg0|regs~151_combout\);

-- Location: LCCOMB_X23_Y13_N18
\pro0|e0|rb_out[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[1]~2_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & (((\pro0|e0|rb_out[1]~1_combout\)))) # (!\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|e0|rb_out[1]~1_combout\ & (\pro0|e0|reg0|regs~149_combout\)) # (!\pro0|e0|rb_out[1]~1_combout\ & 
-- ((\pro0|e0|reg0|regs~151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|reg0|regs~149_combout\,
	datac => \pro0|e0|rb_out[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~151_combout\,
	combout => \pro0|e0|rb_out[1]~2_combout\);

-- Location: LCCOMB_X15_Y16_N2
\pro0|e0|alu0|suma[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[1]~2_combout\ = (\pro0|e0|reg0|regs~156_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|suma[0]~1\ & VCC)) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|suma[0]~1\)))) # (!\pro0|e0|reg0|regs~156_combout\ & 
-- ((\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|suma[0]~1\)) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|suma[0]~1\) # (GND)))))
-- \pro0|e0|alu0|suma[1]~3\ = CARRY((\pro0|e0|reg0|regs~156_combout\ & (!\pro0|e0|rb_out[1]~2_combout\ & !\pro0|e0|alu0|suma[0]~1\)) # (!\pro0|e0|reg0|regs~156_combout\ & ((!\pro0|e0|alu0|suma[0]~1\) # (!\pro0|e0|rb_out[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~156_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[0]~1\,
	combout => \pro0|e0|alu0|suma[1]~2_combout\,
	cout => \pro0|e0|alu0|suma[1]~3\);

-- Location: LCCOMB_X15_Y11_N2
\pro0|e0|alu0|sub[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[1]~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|reg0|regs~156_combout\ & (!\pro0|e0|alu0|sub[0]~1\)) # (!\pro0|e0|reg0|regs~156_combout\ & ((\pro0|e0|alu0|sub[0]~1\) # (GND))))) # (!\pro0|e0|rb_out[1]~2_combout\ & 
-- ((\pro0|e0|reg0|regs~156_combout\ & (\pro0|e0|alu0|sub[0]~1\ & VCC)) # (!\pro0|e0|reg0|regs~156_combout\ & (!\pro0|e0|alu0|sub[0]~1\))))
-- \pro0|e0|alu0|sub[1]~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|e0|alu0|sub[0]~1\) # (!\pro0|e0|reg0|regs~156_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|reg0|regs~156_combout\ & !\pro0|e0|alu0|sub[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[0]~1\,
	combout => \pro0|e0|alu0|sub[1]~2_combout\,
	cout => \pro0|e0|alu0|sub[1]~3\);

-- Location: LCCOMB_X14_Y11_N18
\pro0|e0|alu0|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~9_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|suma[1]~2_combout\)) # (!\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|sub[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|suma[1]~2_combout\,
	datad => \pro0|e0|alu0|sub[1]~2_combout\,
	combout => \pro0|e0|alu0|Mux14~9_combout\);

-- Location: LCCOMB_X14_Y11_N20
\pro0|e0|alu0|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~6_combout\ = \pro0|e0|reg0|regs~156_combout\ $ (((\pro0|e0|rb_out[1]~2_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|reg0|regs~156_combout\,
	datad => \pro0|e0|rb_out[1]~2_combout\,
	combout => \pro0|e0|alu0|Mux14~6_combout\);

-- Location: LCCOMB_X14_Y11_N2
\pro0|e0|alu0|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~7_combout\ = (\pro0|e0|reg0|regs~156_combout\ & (((\pro0|e0|rb_out[1]~2_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|e0|reg0|regs~156_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ $ 
-- (\pro0|c0|c_l|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~156_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|rb_out[1]~2_combout\,
	combout => \pro0|e0|alu0|Mux14~7_combout\);

-- Location: LCCOMB_X14_Y11_N0
\pro0|e0|alu0|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~8_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|e0|alu0|Mux14~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|e0|alu0|Mux14~7_combout\,
	datac => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux14~8_combout\);

-- Location: LCCOMB_X14_Y11_N4
\pro0|e0|alu0|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~10_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux14~8_combout\ & (\pro0|e0|alu0|Mux14~9_combout\)) # (!\pro0|e0|alu0|Mux14~8_combout\ & ((\pro0|e0|alu0|Mux14~6_combout\))))) # (!\pro0|c0|c_l|Mux16~4_combout\ & 
-- (((\pro0|e0|alu0|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|e0|alu0|Mux14~9_combout\,
	datac => \pro0|e0|alu0|Mux14~6_combout\,
	datad => \pro0|e0|alu0|Mux14~8_combout\,
	combout => \pro0|e0|alu0|Mux14~10_combout\);

-- Location: LCCOMB_X19_Y14_N4
\pro0|e0|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux13~1_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[10]~10\))) # (!\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[2]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \SRAM_DQ[2]~2\,
	datac => \SRAM_DQ[10]~10\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|e0|Mux13~1_combout\);

-- Location: LCCOMB_X18_Y14_N22
\pro0|e0|alu0|Mux11~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~26_combout\ = (\pro0|e0|alu0|Mux12~14_combout\) # ((\pro0|c0|c_l|Mux14~0_combout\ & !\pro0|c0|ir\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux12~14_combout\,
	datac => \pro0|c0|c_l|Mux14~0_combout\,
	datad => \pro0|c0|ir\(12),
	combout => \pro0|e0|alu0|Mux11~26_combout\);

-- Location: LCCOMB_X19_Y16_N12
\pro0|e0|alu0|Mux11~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~27_combout\ = (\pro0|e0|alu0|Mux12~14_combout\) # ((!\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|c0|ir\(12)) # (!\pro0|c0|c_l|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(12),
	datab => \pro0|e0|alu0|Mux12~14_combout\,
	datac => \pro0|c0|c_l|Mux15~3_combout\,
	datad => \pro0|c0|c_l|Mux14~0_combout\,
	combout => \pro0|e0|alu0|Mux11~27_combout\);

-- Location: LCCOMB_X15_Y14_N16
\pro0|e0|alu0|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~12_combout\ = (\pro0|c0|c_l|Mux16~4_combout\) # ((!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|c0|c_l|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux12~12_combout\);

-- Location: LCCOMB_X25_Y17_N14
\pro0|e0|rb_out[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[4]~9_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|c0|c_l|Mux40~0_combout\ & (\pro0|c0|ir\(3))) # (!\pro0|c0|c_l|Mux40~0_combout\ & ((\pro0|c0|ir\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|c0|ir\(3),
	datac => \pro0|c0|c_l|Mux40~0_combout\,
	datad => \pro0|c0|ir\(4),
	combout => \pro0|e0|rb_out[4]~9_combout\);

-- Location: LCFF_X25_Y17_N27
\pro0|e0|reg0|regs~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux11~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~24_regout\);

-- Location: LCCOMB_X25_Y17_N26
\pro0|e0|reg0|regs~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~248_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~40_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~24_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~40_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~24_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~248_combout\);

-- Location: LCCOMB_X25_Y17_N20
\pro0|e0|reg0|regs~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~249_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~248_combout\ & (\pro0|e0|reg0|regs~72_regout\)) # (!\pro0|e0|reg0|regs~248_combout\ & ((\pro0|e0|reg0|regs~56_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~72_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~56_regout\,
	datad => \pro0|e0|reg0|regs~248_combout\,
	combout => \pro0|e0|reg0|regs~249_combout\);

-- Location: LCCOMB_X23_Y16_N28
\pro0|e0|reg0|regs~104feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~104feeder_combout\ = \pro0|e0|Mux11~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux11~2_combout\,
	combout => \pro0|e0|reg0|regs~104feeder_combout\);

-- Location: LCFF_X23_Y16_N29
\pro0|e0|reg0|regs~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~104feeder_combout\,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~104_regout\);

-- Location: LCFF_X23_Y16_N31
\pro0|e0|reg0|regs~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux11~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~88_regout\);

-- Location: LCCOMB_X23_Y16_N14
\pro0|e0|reg0|regs~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~246_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~120_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~88_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~120_regout\,
	datab => \pro0|e0|reg0|regs~88_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~246_combout\);

-- Location: LCCOMB_X23_Y16_N0
\pro0|e0|reg0|regs~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~247_combout\ = (\pro0|e0|reg0|regs~246_combout\ & ((\pro0|e0|reg0|regs~136_regout\) # ((!\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|e0|reg0|regs~246_combout\ & (((\pro0|e0|reg0|regs~104_regout\ & \pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~136_regout\,
	datab => \pro0|e0|reg0|regs~104_regout\,
	datac => \pro0|e0|reg0|regs~246_combout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~247_combout\);

-- Location: LCCOMB_X25_Y17_N28
\pro0|e0|reg0|regs~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~250_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~247_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~249_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~249_combout\,
	datad => \pro0|e0|reg0|regs~247_combout\,
	combout => \pro0|e0|reg0|regs~250_combout\);

-- Location: LCCOMB_X25_Y17_N30
\pro0|e0|rb_out[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[4]~10_combout\ = (\pro0|e0|rb_out[4]~9_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \pro0|e0|reg0|regs~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|rb_out[4]~9_combout\,
	datad => \pro0|e0|reg0|regs~250_combout\,
	combout => \pro0|e0|rb_out[4]~10_combout\);

-- Location: LCCOMB_X15_Y14_N18
\pro0|e0|alu0|Mux11~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~21_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|Mux12~13_combout\)) # (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|reg0|regs~174_combout\) # (!\pro0|e0|alu0|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~13_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|rb_out[4]~10_combout\,
	combout => \pro0|e0|alu0|Mux11~21_combout\);

-- Location: LCCOMB_X15_Y14_N0
\pro0|e0|alu0|o[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|o\(4) = (\pro0|e0|rb_out[4]~9_combout\) # ((\pro0|e0|reg0|regs~174_combout\) # ((\pro0|e0|reg0|regs~250_combout\ & !\pro0|c0|c_l|Mux19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~9_combout\,
	datab => \pro0|e0|reg0|regs~250_combout\,
	datac => \pro0|c0|c_l|Mux19~0_combout\,
	datad => \pro0|e0|reg0|regs~174_combout\,
	combout => \pro0|e0|alu0|o\(4));

-- Location: LCCOMB_X15_Y14_N2
\pro0|e0|alu0|Mux11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~22_combout\ = (\pro0|e0|alu0|Mux11~21_combout\ & (((\pro0|e0|alu0|o\(4)) # (!\pro0|e0|alu0|Mux12~12_combout\)))) # (!\pro0|e0|alu0|Mux11~21_combout\ & (\pro0|e0|alu0|Mux11~20_combout\ & (\pro0|e0|alu0|Mux12~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~20_combout\,
	datab => \pro0|e0|alu0|Mux11~21_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|o\(4),
	combout => \pro0|e0|alu0|Mux11~22_combout\);

-- Location: LCCOMB_X18_Y14_N18
\pro0|e0|alu0|Mux11~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~23_combout\ = (\pro0|e0|alu0|Mux11~26_combout\ & (((\pro0|e0|alu0|Mux11~27_combout\)))) # (!\pro0|e0|alu0|Mux11~26_combout\ & ((\pro0|e0|alu0|Mux11~27_combout\ & (\pro0|e0|alu0|Mux11~18_combout\)) # (!\pro0|e0|alu0|Mux11~27_combout\ & 
-- ((\pro0|e0|alu0|Mux11~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~18_combout\,
	datab => \pro0|e0|alu0|Mux11~26_combout\,
	datac => \pro0|e0|alu0|Mux11~27_combout\,
	datad => \pro0|e0|alu0|Mux11~22_combout\,
	combout => \pro0|e0|alu0|Mux11~23_combout\);

-- Location: LCCOMB_X24_Y17_N22
\pro0|e0|rb_out[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[15]~18_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|c0|c_l|Mux27~0_combout\ & (\pro0|c0|ir\(7))) # (!\pro0|c0|c_l|Mux27~0_combout\ & ((\pro0|c0|ir\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(7),
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|c0|ir\(5),
	datad => \pro0|c0|c_l|Mux27~0_combout\,
	combout => \pro0|e0|rb_out[15]~18_combout\);

-- Location: LCCOMB_X19_Y13_N0
\pro0|e0|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux3~1_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & (\pro0|c0|m|word_byte~0_combout\ & ((\mem0|sram_c|Mux5~2_combout\) # (\mem0|sram_c|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \pro0|c0|m|word_byte~0_combout\,
	datac => \mem0|sram_c|Mux5~2_combout\,
	datad => \mem0|sram_c|Mux5~3_combout\,
	combout => \pro0|e0|Mux3~1_combout\);

-- Location: LCCOMB_X24_Y17_N20
\pro0|e0|reg0|regs~147feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~147feeder_combout\ = \pro0|e0|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux0~2_combout\,
	combout => \pro0|e0|reg0|regs~147feeder_combout\);

-- Location: LCFF_X24_Y17_N21
\pro0|e0|reg0|regs~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~147feeder_combout\,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~147_regout\);

-- Location: LCCOMB_X24_Y12_N14
\pro0|e0|reg0|regs~99feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~99feeder_combout\ = \pro0|e0|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux0~2_combout\,
	combout => \pro0|e0|reg0|regs~99feeder_combout\);

-- Location: LCFF_X24_Y12_N15
\pro0|e0|reg0|regs~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~99feeder_combout\,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~99_regout\);

-- Location: LCCOMB_X24_Y12_N28
\pro0|e0|reg0|regs~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~166_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & (\pro0|e0|reg0|regs~131_regout\)) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- ((\pro0|e0|reg0|regs~99_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~131_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~99_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~166_combout\);

-- Location: LCCOMB_X21_Y12_N22
\pro0|e0|reg0|regs~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~167_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~166_combout\ & ((\pro0|e0|reg0|regs~147_regout\))) # (!\pro0|e0|reg0|regs~166_combout\ & (\pro0|e0|reg0|regs~115_regout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~115_regout\,
	datab => \pro0|e0|reg0|regs~147_regout\,
	datac => \pro0|c0|c_l|Mux22~0_combout\,
	datad => \pro0|e0|reg0|regs~166_combout\,
	combout => \pro0|e0|reg0|regs~167_combout\);

-- Location: LCFF_X18_Y15_N5
\pro0|e0|reg0|regs~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux0~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~83_regout\);

-- Location: LCFF_X25_Y17_N7
\pro0|e0|reg0|regs~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux0~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~67_regout\);

-- Location: LCCOMB_X21_Y14_N24
\pro0|e0|reg0|regs~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~169_combout\ = (\pro0|e0|reg0|regs~168_combout\ & ((\pro0|e0|reg0|regs~83_regout\) # ((!\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|e0|reg0|regs~168_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\ & \pro0|e0|reg0|regs~67_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~168_combout\,
	datab => \pro0|e0|reg0|regs~83_regout\,
	datac => \pro0|c0|c_l|Mux21~0_combout\,
	datad => \pro0|e0|reg0|regs~67_regout\,
	combout => \pro0|e0|reg0|regs~169_combout\);

-- Location: LCCOMB_X22_Y14_N10
\pro0|e0|reg0|regs~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~215_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~167_combout\)) # (!\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~167_combout\,
	datad => \pro0|e0|reg0|regs~169_combout\,
	combout => \pro0|e0|reg0|regs~215_combout\);

-- Location: LCFF_X23_Y16_N25
\pro0|e0|reg0|regs~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux13~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~102_regout\);

-- Location: LCFF_X24_Y17_N27
\pro0|e0|reg0|regs~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux13~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~134_regout\);

-- Location: LCCOMB_X23_Y16_N18
\pro0|e0|reg0|regs~86feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~86feeder_combout\ = \pro0|e0|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux13~2_combout\,
	combout => \pro0|e0|reg0|regs~86feeder_combout\);

-- Location: LCFF_X23_Y16_N19
\pro0|e0|reg0|regs~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~86feeder_combout\,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~86_regout\);

-- Location: LCCOMB_X23_Y16_N4
\pro0|e0|reg0|regs~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~185_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~118_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~86_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~118_regout\,
	datab => \pro0|e0|reg0|regs~86_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~185_combout\);

-- Location: LCCOMB_X24_Y17_N26
\pro0|e0|reg0|regs~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~186_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~185_combout\ & ((\pro0|e0|reg0|regs~134_regout\))) # (!\pro0|e0|reg0|regs~185_combout\ & (\pro0|e0|reg0|regs~102_regout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux25~1_combout\,
	datab => \pro0|e0|reg0|regs~102_regout\,
	datac => \pro0|e0|reg0|regs~134_regout\,
	datad => \pro0|e0|reg0|regs~185_combout\,
	combout => \pro0|e0|reg0|regs~186_combout\);

-- Location: LCFF_X19_Y14_N27
\pro0|e0|reg0|regs~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux13~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~54_regout\);

-- Location: LCFF_X21_Y14_N21
\pro0|e0|reg0|regs~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux13~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~22_regout\);

-- Location: LCCOMB_X21_Y14_N20
\pro0|e0|reg0|regs~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~187_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~38_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~22_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~38_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~22_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~187_combout\);

-- Location: LCCOMB_X19_Y14_N16
\pro0|e0|reg0|regs~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~188_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~187_combout\ & (\pro0|e0|reg0|regs~70_regout\)) # (!\pro0|e0|reg0|regs~187_combout\ & ((\pro0|e0|reg0|regs~54_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~70_regout\,
	datab => \pro0|e0|reg0|regs~54_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|e0|reg0|regs~187_combout\,
	combout => \pro0|e0|reg0|regs~188_combout\);

-- Location: LCCOMB_X23_Y17_N16
\pro0|e0|reg0|regs~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~189_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~186_combout\)) # (!\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~186_combout\,
	datad => \pro0|e0|reg0|regs~188_combout\,
	combout => \pro0|e0|reg0|regs~189_combout\);

-- Location: LCCOMB_X26_Y17_N10
\pro0|e0|rb_out[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[2]~5_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|c0|c_l|Mux40~0_combout\ & (\pro0|c0|ir\(1))) # (!\pro0|c0|c_l|Mux40~0_combout\ & ((\pro0|c0|ir\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(1),
	datab => \pro0|c0|ir\(2),
	datac => \pro0|c0|c_l|Mux19~0_combout\,
	datad => \pro0|c0|c_l|Mux40~0_combout\,
	combout => \pro0|e0|rb_out[2]~5_combout\);

-- Location: LCCOMB_X23_Y17_N10
\pro0|e0|rb_out[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[2]~6_combout\ = (\pro0|e0|rb_out[2]~5_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \pro0|e0|reg0|regs~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|reg0|regs~189_combout\,
	datad => \pro0|e0|rb_out[2]~5_combout\,
	combout => \pro0|e0|rb_out[2]~6_combout\);

-- Location: LCCOMB_X12_Y11_N16
\pro0|e0|alu0|Add2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~1_cout\ = CARRY(!\pro0|e0|rb_out[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|Add2~1_cout\);

-- Location: LCCOMB_X12_Y11_N18
\pro0|e0|alu0|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Add2~1_cout\) # (GND))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|Add2~1_cout\))
-- \pro0|e0|alu0|Add2~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\) # (!\pro0|e0|alu0|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~1_cout\,
	combout => \pro0|e0|alu0|Add2~2_combout\,
	cout => \pro0|e0|alu0|Add2~3\);

-- Location: LCCOMB_X12_Y11_N20
\pro0|e0|alu0|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~4_combout\ = (\pro0|e0|rb_out[2]~6_combout\ & (!\pro0|e0|alu0|Add2~3\ & VCC)) # (!\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Add2~3\ $ (GND)))
-- \pro0|e0|alu0|Add2~5\ = CARRY((!\pro0|e0|rb_out[2]~6_combout\ & !\pro0|e0|alu0|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~3\,
	combout => \pro0|e0|alu0|Add2~4_combout\,
	cout => \pro0|e0|alu0|Add2~5\);

-- Location: LCFF_X19_Y13_N17
\pro0|e0|reg0|regs~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Mux2~3_combout\,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~65_regout\);

-- Location: LCFF_X20_Y13_N9
\pro0|e0|reg0|regs~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux2~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~33_regout\);

-- Location: LCFF_X19_Y13_N31
\pro0|e0|reg0|regs~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux2~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~49_regout\);

-- Location: LCCOMB_X20_Y13_N6
\pro0|e0|reg0|regs~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~223_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~49_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~33_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~33_regout\,
	datac => \pro0|e0|reg0|regs~49_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~223_combout\);

-- Location: LCCOMB_X23_Y16_N16
\pro0|e0|reg0|regs~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~224_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~223_combout\ & (\pro0|e0|reg0|regs~81_regout\)) # (!\pro0|e0|reg0|regs~223_combout\ & ((\pro0|e0|reg0|regs~65_regout\))))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~81_regout\,
	datab => \pro0|e0|reg0|regs~65_regout\,
	datac => \pro0|c0|c_l|Mux21~0_combout\,
	datad => \pro0|e0|reg0|regs~223_combout\,
	combout => \pro0|e0|reg0|regs~224_combout\);

-- Location: LCFF_X23_Y16_N11
\pro0|e0|reg0|regs~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux2~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~113_regout\);

-- Location: LCFF_X24_Y12_N3
\pro0|e0|reg0|regs~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux2~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~129_regout\);

-- Location: LCCOMB_X24_Y12_N2
\pro0|e0|reg0|regs~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~221_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~129_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~97_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~97_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~129_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~221_combout\);

-- Location: LCCOMB_X23_Y16_N10
\pro0|e0|reg0|regs~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~222_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~221_combout\ & (\pro0|e0|reg0|regs~145_regout\)) # (!\pro0|e0|reg0|regs~221_combout\ & ((\pro0|e0|reg0|regs~113_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~145_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~113_regout\,
	datad => \pro0|e0|reg0|regs~221_combout\,
	combout => \pro0|e0|reg0|regs~222_combout\);

-- Location: LCCOMB_X23_Y16_N26
\pro0|e0|reg0|regs~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~225_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~222_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~224_combout\,
	datad => \pro0|e0|reg0|regs~222_combout\,
	combout => \pro0|e0|reg0|regs~225_combout\);

-- Location: LCCOMB_X21_Y12_N20
\pro0|e0|alu0|ShiftRight0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~1_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~220_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~225_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~220_combout\,
	datad => \pro0|e0|reg0|regs~225_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~1_combout\);

-- Location: LCCOMB_X14_Y12_N12
\pro0|e0|alu0|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~17_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|reg0|regs~215_combout\)) # (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|reg0|regs~215_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & 
-- ((\pro0|e0|alu0|ShiftRight0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~1_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~17_combout\);

-- Location: LCCOMB_X15_Y9_N2
\pro0|e0|alu0|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~10_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & ((!\pro0|c0|c_l|Mux18~6_combout\))) # (!\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux2~10_combout\);

-- Location: LCCOMB_X20_Y17_N2
\pro0|e0|rb_out[14]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[14]~25_combout\ = (\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[15]~18_combout\,
	datad => \mem0|sram_c|Mux31~2_combout\,
	combout => \pro0|e0|rb_out[14]~25_combout\);

-- Location: LCCOMB_X20_Y14_N2
\pro0|e0|alu0|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal1~0_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & (\pro0|c0|c_l|Mux14~0_combout\ & (!\pro0|c0|c_l|Mux16~4_combout\ & !\pro0|c0|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|c0|c_l|Mux14~0_combout\,
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|ir\(12),
	combout => \pro0|e0|alu0|Equal1~0_combout\);

-- Location: LCFF_X21_Y12_N3
\pro0|e0|reg0|regs~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux3~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~48_regout\);

-- Location: LCFF_X21_Y13_N27
\pro0|e0|reg0|regs~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux3~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~32_regout\);

-- Location: LCCOMB_X21_Y12_N28
\pro0|e0|reg0|regs~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~228_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & (((\pro0|c0|c_l|Mux22~0_combout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~48_regout\)) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- ((\pro0|e0|reg0|regs~32_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux21~0_combout\,
	datab => \pro0|e0|reg0|regs~48_regout\,
	datac => \pro0|c0|c_l|Mux22~0_combout\,
	datad => \pro0|e0|reg0|regs~32_regout\,
	combout => \pro0|e0|reg0|regs~228_combout\);

-- Location: LCCOMB_X21_Y12_N26
\pro0|e0|reg0|regs~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~229_combout\ = (\pro0|e0|reg0|regs~228_combout\ & (((\pro0|e0|reg0|regs~80_regout\) # (!\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|e0|reg0|regs~228_combout\ & (\pro0|e0|reg0|regs~64_regout\ & (\pro0|c0|c_l|Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~64_regout\,
	datab => \pro0|e0|reg0|regs~228_combout\,
	datac => \pro0|c0|c_l|Mux21~0_combout\,
	datad => \pro0|e0|reg0|regs~80_regout\,
	combout => \pro0|e0|reg0|regs~229_combout\);

-- Location: LCFF_X20_Y17_N27
\pro0|e0|reg0|regs~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux3~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~112_regout\);

-- Location: LCFF_X24_Y12_N27
\pro0|e0|reg0|regs~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux3~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~128_regout\);

-- Location: LCCOMB_X24_Y12_N26
\pro0|e0|reg0|regs~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~226_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~128_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~96_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~96_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~128_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~226_combout\);

-- Location: LCCOMB_X20_Y14_N28
\pro0|e0|reg0|regs~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~227_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~226_combout\ & (\pro0|e0|reg0|regs~144_regout\)) # (!\pro0|e0|reg0|regs~226_combout\ & ((\pro0|e0|reg0|regs~112_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~144_regout\,
	datab => \pro0|e0|reg0|regs~112_regout\,
	datac => \pro0|c0|c_l|Mux22~0_combout\,
	datad => \pro0|e0|reg0|regs~226_combout\,
	combout => \pro0|e0|reg0|regs~227_combout\);

-- Location: LCCOMB_X20_Y14_N20
\pro0|e0|alu0|Mux3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~22_combout\ = (\pro0|e0|alu0|Mux4~32_combout\ & ((\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~227_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datab => \pro0|e0|alu0|Mux4~32_combout\,
	datac => \pro0|e0|reg0|regs~229_combout\,
	datad => \pro0|e0|reg0|regs~227_combout\,
	combout => \pro0|e0|alu0|Mux3~22_combout\);

-- Location: LCCOMB_X19_Y14_N18
\pro0|e0|alu0|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~11_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|e0|alu0|Equal1~0_combout\) # (\pro0|c0|c_l|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Equal1~0_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux12~11_combout\);

-- Location: LCCOMB_X16_Y17_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~225_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~225_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~225_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~225_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X16_Y17_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|rb_out[1]~2_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X18_Y14_N30
\pro0|e0|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux10~1_combout\ = (\pro0|e0|new_pc[5]~8_combout\ & (\pro0|c0|c_l|Mux41~0_combout\ & !\pro0|c0|c_l|Mux42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[5]~8_combout\,
	datab => \pro0|c0|c_l|Mux41~0_combout\,
	datad => \pro0|c0|c_l|Mux42~0_combout\,
	combout => \pro0|e0|Mux10~1_combout\);

-- Location: LCCOMB_X16_Y12_N22
\pro0|e0|alu0|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~9_combout\ = (!\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|e0|rb_out[15]~24_combout\ & !\pro0|c0|c_l|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux16~4_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux4~9_combout\);

-- Location: LCCOMB_X16_Y16_N0
\pro0|e0|alu0|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~44_combout\ = (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|rb_out[2]~5_combout\ & ((\pro0|c0|c_l|Mux19~0_combout\) # (!\pro0|e0|reg0|regs~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|reg0|regs~189_combout\,
	datac => \pro0|e0|rb_out[1]~2_combout\,
	datad => \pro0|e0|rb_out[2]~5_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X16_Y16_N22
\pro0|e0|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux16~0_combout\ = \pro0|c0|c_l|Mux18~6_combout\ $ (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & (\pro0|e0|alu0|ShiftLeft0~44_combout\ & !\pro0|e0|rb_out[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~44_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|Mux16~0_combout\);

-- Location: LCCOMB_X25_Y11_N30
\pro0|c0|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|Equal1~0_combout\ = (\pro0|c0|c_l|Mux17~3_combout\) # (((!\pro0|c0|c_l|Mux16~4_combout\) # (!\pro0|c0|c_l|Mux14~1_combout\)) # (!\pro0|c0|c_l|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux15~3_combout\,
	datac => \pro0|c0|c_l|Mux14~1_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|c0|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y11_N10
\pro0|c0|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|Equal1~1_combout\ = (\pro0|e0|Mux16~0_combout\) # (\pro0|c0|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|Mux16~0_combout\,
	datad => \pro0|c0|Equal1~0_combout\,
	combout => \pro0|c0|Equal1~1_combout\);

-- Location: LCCOMB_X18_Y11_N16
\pro0|c0|pc_s[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[9]~8_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[9]~16_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_des[9]~16_combout\,
	datab => \pro0|e0|new_pc[9]~16_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[9]~8_combout\);

-- Location: LCCOMB_X23_Y12_N28
\pro0|e0|alu0|Mux7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~30_combout\ = (\pro0|e0|reg0|regs~194_combout\ & (!\pro0|c0|c_l|Mux16~4_combout\ & !\pro0|c0|c_l|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~194_combout\,
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux7~30_combout\);

-- Location: LCCOMB_X29_Y13_N0
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X25_Y17_N1
\pro0|e0|reg0|regs~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux10~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~57_regout\);

-- Location: LCFF_X21_Y14_N5
\pro0|e0|reg0|regs~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux10~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~41_regout\);

-- Location: LCCOMB_X21_Y14_N4
\pro0|e0|reg0|regs~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~207_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~41_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~25_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~25_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~41_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~207_combout\);

-- Location: LCFF_X18_Y17_N25
\pro0|e0|reg0|regs~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux10~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~73_regout\);

-- Location: LCCOMB_X21_Y14_N28
\pro0|e0|reg0|regs~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~208_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~207_combout\ & ((\pro0|e0|reg0|regs~73_regout\))) # (!\pro0|e0|reg0|regs~207_combout\ & (\pro0|e0|reg0|regs~57_regout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux21~0_combout\,
	datab => \pro0|e0|reg0|regs~57_regout\,
	datac => \pro0|e0|reg0|regs~207_combout\,
	datad => \pro0|e0|reg0|regs~73_regout\,
	combout => \pro0|e0|reg0|regs~208_combout\);

-- Location: LCCOMB_X25_Y13_N4
\pro0|e0|reg0|regs~105feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~105feeder_combout\ = \pro0|e0|Mux10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux10~2_combout\,
	combout => \pro0|e0|reg0|regs~105feeder_combout\);

-- Location: LCFF_X25_Y13_N5
\pro0|e0|reg0|regs~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~105feeder_combout\,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~105_regout\);

-- Location: LCCOMB_X25_Y13_N14
\pro0|e0|reg0|regs~89feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~89feeder_combout\ = \pro0|e0|Mux10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux10~2_combout\,
	combout => \pro0|e0|reg0|regs~89feeder_combout\);

-- Location: LCFF_X25_Y13_N15
\pro0|e0|reg0|regs~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~89feeder_combout\,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~89_regout\);

-- Location: LCFF_X24_Y16_N3
\pro0|e0|reg0|regs~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux10~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~121_regout\);

-- Location: LCCOMB_X24_Y16_N2
\pro0|e0|reg0|regs~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~205_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~121_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~89_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~89_regout\,
	datac => \pro0|e0|reg0|regs~121_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~205_combout\);

-- Location: LCCOMB_X25_Y13_N28
\pro0|e0|reg0|regs~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~206_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~205_combout\ & ((\pro0|e0|reg0|regs~137_regout\))) # (!\pro0|e0|reg0|regs~205_combout\ & (\pro0|e0|reg0|regs~105_regout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~105_regout\,
	datac => \pro0|e0|reg0|regs~137_regout\,
	datad => \pro0|e0|reg0|regs~205_combout\,
	combout => \pro0|e0|reg0|regs~206_combout\);

-- Location: LCCOMB_X21_Y14_N30
\pro0|e0|reg0|regs~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~209_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~206_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~208_combout\,
	datac => \pro0|e0|reg0|regs~206_combout\,
	datad => \pro0|c0|c_l|Mux20~0_combout\,
	combout => \pro0|e0|reg0|regs~209_combout\);

-- Location: LCCOMB_X25_Y13_N16
\pro0|e0|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux8~0_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[15]~15\))) # (!\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[7]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datab => \SRAM_DQ[15]~15\,
	datac => \pro0|c0|c_l|Mux42~0_combout\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|e0|Mux8~0_combout\);

-- Location: LCFF_X24_Y13_N7
\pro0|e0|reg0|regs~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux8~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~75_regout\);

-- Location: LCFF_X21_Y13_N5
\pro0|e0|reg0|regs~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux8~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~27_regout\);

-- Location: LCCOMB_X21_Y13_N18
\pro0|e0|reg0|regs~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~263_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|c0|c_l|Mux25~1_combout\ & (\pro0|e0|reg0|regs~43_regout\)) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- ((\pro0|e0|reg0|regs~27_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~43_regout\,
	datab => \pro0|e0|reg0|regs~27_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~263_combout\);

-- Location: LCCOMB_X21_Y13_N2
\pro0|e0|reg0|regs~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~264_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~263_combout\ & (\pro0|e0|reg0|regs~75_regout\)) # (!\pro0|e0|reg0|regs~263_combout\ & ((\pro0|e0|reg0|regs~59_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~75_regout\,
	datac => \pro0|e0|reg0|regs~59_regout\,
	datad => \pro0|e0|reg0|regs~263_combout\,
	combout => \pro0|e0|reg0|regs~264_combout\);

-- Location: LCFF_X24_Y17_N29
\pro0|e0|reg0|regs~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux8~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~139_regout\);

-- Location: LCFF_X25_Y13_N3
\pro0|e0|reg0|regs~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux8~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~91_regout\);

-- Location: LCCOMB_X25_Y13_N2
\pro0|e0|reg0|regs~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~261_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~123_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~91_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~123_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~91_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~261_combout\);

-- Location: LCCOMB_X24_Y17_N28
\pro0|e0|reg0|regs~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~262_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~261_combout\ & ((\pro0|e0|reg0|regs~139_regout\))) # (!\pro0|e0|reg0|regs~261_combout\ & (\pro0|e0|reg0|regs~107_regout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~107_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~139_regout\,
	datad => \pro0|e0|reg0|regs~261_combout\,
	combout => \pro0|e0|reg0|regs~262_combout\);

-- Location: LCCOMB_X24_Y17_N8
\pro0|e0|reg0|regs~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~265_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~262_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~264_combout\,
	datad => \pro0|e0|reg0|regs~262_combout\,
	combout => \pro0|e0|reg0|regs~265_combout\);

-- Location: LCCOMB_X26_Y13_N8
\pro0|e0|rb_out[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[7]~15_combout\ = (\pro0|c0|c_l|Mux27~0_combout\ & ((\pro0|c0|c_l|Mux40~0_combout\ & (\pro0|c0|ir\(6))) # (!\pro0|c0|c_l|Mux40~0_combout\ & ((\pro0|c0|ir\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux27~0_combout\,
	datab => \pro0|c0|ir\(6),
	datac => \pro0|c0|ir\(7),
	datad => \pro0|c0|c_l|Mux40~0_combout\,
	combout => \pro0|e0|rb_out[7]~15_combout\);

-- Location: LCCOMB_X24_Y17_N2
\pro0|e0|rb_out[7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[7]~16_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|e0|rb_out[7]~15_combout\) # ((\pro0|c0|ir\(5) & !\pro0|c0|c_l|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datab => \pro0|c0|c_l|Mux27~0_combout\,
	datac => \pro0|c0|c_l|Mux19~0_combout\,
	datad => \pro0|e0|rb_out[7]~15_combout\,
	combout => \pro0|e0|rb_out[7]~16_combout\);

-- Location: LCCOMB_X24_Y17_N6
\pro0|e0|rb_out[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[7]~17_combout\ = (\pro0|e0|rb_out[7]~16_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \pro0|e0|reg0|regs~265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|reg0|regs~265_combout\,
	datad => \pro0|e0|rb_out[7]~16_combout\,
	combout => \pro0|e0|rb_out[7]~17_combout\);

-- Location: LCCOMB_X25_Y12_N4
\pro0|e0|alu0|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~8_combout\ = \pro0|e0|reg0|regs~199_combout\ $ (((\pro0|e0|rb_out[7]~17_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~199_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|rb_out[7]~17_combout\,
	combout => \pro0|e0|alu0|Mux8~8_combout\);

-- Location: LCCOMB_X15_Y16_N4
\pro0|e0|alu0|suma[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|reg0|regs~184_combout\ $ (!\pro0|e0|alu0|suma[1]~3\)))) # (GND)
-- \pro0|e0|alu0|suma[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|reg0|regs~184_combout\) # (!\pro0|e0|alu0|suma[1]~3\))) # (!\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|reg0|regs~184_combout\ & !\pro0|e0|alu0|suma[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|reg0|regs~184_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[1]~3\,
	combout => \pro0|e0|alu0|suma[2]~4_combout\,
	cout => \pro0|e0|alu0|suma[2]~5\);

-- Location: LCCOMB_X15_Y16_N10
\pro0|e0|alu0|suma[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|reg0|regs~209_combout\ & (\pro0|e0|alu0|suma[4]~9\ & VCC)) # (!\pro0|e0|reg0|regs~209_combout\ & (!\pro0|e0|alu0|suma[4]~9\)))) # (!\pro0|e0|rb_out[5]~12_combout\ & 
-- ((\pro0|e0|reg0|regs~209_combout\ & (!\pro0|e0|alu0|suma[4]~9\)) # (!\pro0|e0|reg0|regs~209_combout\ & ((\pro0|e0|alu0|suma[4]~9\) # (GND)))))
-- \pro0|e0|alu0|suma[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|reg0|regs~209_combout\ & !\pro0|e0|alu0|suma[4]~9\)) # (!\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|suma[4]~9\) # (!\pro0|e0|reg0|regs~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|reg0|regs~209_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[4]~9\,
	combout => \pro0|e0|alu0|suma[5]~10_combout\,
	cout => \pro0|e0|alu0|suma[5]~11\);

-- Location: LCCOMB_X15_Y16_N14
\pro0|e0|alu0|suma[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[7]~14_combout\ = (\pro0|e0|reg0|regs~199_combout\ & ((\pro0|e0|rb_out[7]~17_combout\ & (\pro0|e0|alu0|suma[6]~13\ & VCC)) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|suma[6]~13\)))) # (!\pro0|e0|reg0|regs~199_combout\ & 
-- ((\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|suma[6]~13\)) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|suma[6]~13\) # (GND)))))
-- \pro0|e0|alu0|suma[7]~15\ = CARRY((\pro0|e0|reg0|regs~199_combout\ & (!\pro0|e0|rb_out[7]~17_combout\ & !\pro0|e0|alu0|suma[6]~13\)) # (!\pro0|e0|reg0|regs~199_combout\ & ((!\pro0|e0|alu0|suma[6]~13\) # (!\pro0|e0|rb_out[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~199_combout\,
	datab => \pro0|e0|rb_out[7]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[6]~13\,
	combout => \pro0|e0|alu0|suma[7]~14_combout\,
	cout => \pro0|e0|alu0|suma[7]~15\);

-- Location: LCCOMB_X16_Y11_N4
\pro0|e0|alu0|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~11_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|suma[7]~14_combout\))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|sub[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|sub[7]~14_combout\,
	datab => \pro0|e0|alu0|suma[7]~14_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux8~11_combout\);

-- Location: LCCOMB_X25_Y12_N28
\pro0|e0|alu0|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~12_combout\ = (\pro0|e0|alu0|Mux8~10_combout\ & (((\pro0|e0|alu0|Mux8~11_combout\) # (!\pro0|c0|c_l|Mux16~4_combout\)))) # (!\pro0|e0|alu0|Mux8~10_combout\ & (\pro0|e0|alu0|Mux8~8_combout\ & ((\pro0|c0|c_l|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~10_combout\,
	datab => \pro0|e0|alu0|Mux8~8_combout\,
	datac => \pro0|e0|alu0|Mux8~11_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux8~12_combout\);

-- Location: LCCOMB_X25_Y12_N0
\pro0|e0|alu0|Mux8~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~31_combout\ = (!\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|e0|reg0|regs~199_combout\ & !\pro0|c0|c_l|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datac => \pro0|e0|reg0|regs~199_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux8~31_combout\);

-- Location: LCFF_X23_Y12_N25
\pro0|e0|reg0|regs~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux7~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~76_regout\);

-- Location: LCFF_X24_Y16_N31
\pro0|e0|reg0|regs~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux7~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~44_regout\);

-- Location: LCFF_X25_Y12_N5
\pro0|e0|reg0|regs~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux7~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~28_regout\);

-- Location: LCCOMB_X24_Y16_N30
\pro0|e0|reg0|regs~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~192_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\) # ((\pro0|e0|reg0|regs~44_regout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (!\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~28_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~44_regout\,
	datad => \pro0|e0|reg0|regs~28_regout\,
	combout => \pro0|e0|reg0|regs~192_combout\);

-- Location: LCCOMB_X24_Y16_N8
\pro0|e0|reg0|regs~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~193_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~192_combout\ & (\pro0|e0|reg0|regs~76_regout\)) # (!\pro0|e0|reg0|regs~192_combout\ & ((\pro0|e0|reg0|regs~60_regout\))))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux21~0_combout\,
	datab => \pro0|e0|reg0|regs~76_regout\,
	datac => \pro0|e0|reg0|regs~60_regout\,
	datad => \pro0|e0|reg0|regs~192_combout\,
	combout => \pro0|e0|reg0|regs~193_combout\);

-- Location: LCCOMB_X25_Y16_N12
\pro0|e0|reg0|regs~140feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~140feeder_combout\ = \pro0|e0|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux7~1_combout\,
	combout => \pro0|e0|reg0|regs~140feeder_combout\);

-- Location: LCFF_X25_Y16_N13
\pro0|e0|reg0|regs~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~140feeder_combout\,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~140_regout\);

-- Location: LCCOMB_X23_Y12_N20
\pro0|e0|reg0|regs~108feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~108feeder_combout\ = \pro0|e0|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux7~1_combout\,
	combout => \pro0|e0|reg0|regs~108feeder_combout\);

-- Location: LCFF_X23_Y12_N21
\pro0|e0|reg0|regs~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~108feeder_combout\,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~108_regout\);

-- Location: LCFF_X24_Y12_N31
\pro0|e0|reg0|regs~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux7~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~124_regout\);

-- Location: LCCOMB_X24_Y12_N30
\pro0|e0|reg0|regs~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~190_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~124_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~92_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~92_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~124_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~190_combout\);

-- Location: LCCOMB_X23_Y12_N26
\pro0|e0|reg0|regs~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~191_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~190_combout\ & (\pro0|e0|reg0|regs~140_regout\)) # (!\pro0|e0|reg0|regs~190_combout\ & ((\pro0|e0|reg0|regs~108_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~140_regout\,
	datac => \pro0|e0|reg0|regs~108_regout\,
	datad => \pro0|e0|reg0|regs~190_combout\,
	combout => \pro0|e0|reg0|regs~191_combout\);

-- Location: LCCOMB_X24_Y16_N10
\pro0|e0|reg0|regs~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~194_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~191_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~193_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~193_combout\,
	datac => \pro0|c0|c_l|Mux20~0_combout\,
	datad => \pro0|e0|reg0|regs~191_combout\,
	combout => \pro0|e0|reg0|regs~194_combout\);

-- Location: LCCOMB_X19_Y13_N14
\pro0|e0|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux5~1_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux5~4_combout\) # ((\SRAM_DQ[10]~10\ & !\pro0|c0|m|word_byte~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[10]~10\,
	datab => \pro0|c0|m|word_byte~0_combout\,
	datac => \pro0|c0|c_l|Mux42~0_combout\,
	datad => \mem0|sram_c|Mux5~4_combout\,
	combout => \pro0|e0|Mux5~1_combout\);

-- Location: LCCOMB_X20_Y14_N24
\pro0|e0|alu0|Mux4~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~33_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|c0|ir\(12)) # (!\pro0|c0|c_l|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|c0|c_l|Mux14~0_combout\,
	datad => \pro0|c0|ir\(12),
	combout => \pro0|e0|alu0|Mux4~33_combout\);

-- Location: LCCOMB_X18_Y13_N30
\pro0|e0|alu0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~0_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|rb_out[10]~21_combout\) # ((\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (((\pro0|e0|rb_out[2]~6_combout\ & !\pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux5~0_combout\);

-- Location: LCCOMB_X18_Y13_N20
\pro0|e0|alu0|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~1_combout\ = (\pro0|e0|alu0|Mux5~0_combout\ & (((\pro0|e0|rb_out[10]~21_combout\ & \pro0|e0|reg0|regs~240_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|e0|alu0|Mux5~0_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|rb_out[10]~21_combout\) # (\pro0|e0|reg0|regs~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datac => \pro0|e0|alu0|Mux5~0_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux5~1_combout\);

-- Location: LCCOMB_X16_Y15_N0
\pro0|c0|pc_des[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[1]~0_combout\ = (\pro0|c0|pc_s\(1) & (\pro0|c0|ir\(0) $ (VCC))) # (!\pro0|c0|pc_s\(1) & (\pro0|c0|ir\(0) & VCC))
-- \pro0|c0|pc_des[1]~1\ = CARRY((\pro0|c0|pc_s\(1) & \pro0|c0|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(1),
	datab => \pro0|c0|ir\(0),
	datad => VCC,
	combout => \pro0|c0|pc_des[1]~0_combout\,
	cout => \pro0|c0|pc_des[1]~1\);

-- Location: LCCOMB_X16_Y15_N8
\pro0|c0|pc_des[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[5]~8_combout\ = ((\pro0|c0|pc_s\(5) $ (\pro0|c0|ir\(4) $ (!\pro0|c0|pc_des[4]~7\)))) # (GND)
-- \pro0|c0|pc_des[5]~9\ = CARRY((\pro0|c0|pc_s\(5) & ((\pro0|c0|ir\(4)) # (!\pro0|c0|pc_des[4]~7\))) # (!\pro0|c0|pc_s\(5) & (\pro0|c0|ir\(4) & !\pro0|c0|pc_des[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(5),
	datab => \pro0|c0|ir\(4),
	datad => VCC,
	cin => \pro0|c0|pc_des[4]~7\,
	combout => \pro0|c0|pc_des[5]~8_combout\,
	cout => \pro0|c0|pc_des[5]~9\);

-- Location: LCCOMB_X18_Y11_N28
\pro0|c0|pc_s[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[5]~4_combout\ = (\pro0|c0|Equal1~1_combout\ & (\pro0|e0|new_pc[5]~8_combout\)) # (!\pro0|c0|Equal1~1_combout\ & ((\pro0|c0|pc_des[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[5]~8_combout\,
	datab => \pro0|c0|pc_des[5]~8_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[5]~4_combout\);

-- Location: LCCOMB_X16_Y14_N22
\pro0|c0|c_l|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Equal0~3_combout\ = (\pro0|c0|ir\(15) & (\pro0|c0|ir\(12) & (\pro0|c0|ir\(14) & \pro0|c0|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(15),
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|ir\(14),
	datad => \pro0|c0|ir\(13),
	combout => \pro0|c0|c_l|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y12_N16
\pro0|c0|c_l|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Equal0~2_combout\ = (\pro0|c0|ir\(8) & (\pro0|c0|ir\(9) & (\pro0|c0|ir\(6) & \pro0|c0|ir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(8),
	datab => \pro0|c0|ir\(9),
	datac => \pro0|c0|ir\(6),
	datad => \pro0|c0|ir\(7),
	combout => \pro0|c0|c_l|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y14_N12
\pro0|c0|c_l|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Equal0~1_combout\ = (\pro0|c0|ir\(2) & (\pro0|c0|ir\(0) & (\pro0|c0|ir\(3) & \pro0|c0|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(2),
	datab => \pro0|c0|ir\(0),
	datac => \pro0|c0|ir\(3),
	datad => \pro0|c0|ir\(1),
	combout => \pro0|c0|c_l|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y14_N24
\pro0|c0|c_l|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Equal0~4_combout\ = (\pro0|c0|c_l|Equal0~0_combout\ & (\pro0|c0|c_l|Equal0~3_combout\ & (\pro0|c0|c_l|Equal0~2_combout\ & \pro0|c0|c_l|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Equal0~0_combout\,
	datab => \pro0|c0|c_l|Equal0~3_combout\,
	datac => \pro0|c0|c_l|Equal0~2_combout\,
	datad => \pro0|c0|c_l|Equal0~1_combout\,
	combout => \pro0|c0|c_l|Equal0~4_combout\);

-- Location: LCCOMB_X16_Y13_N18
\pro0|c0|pc_s[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[4]~13_combout\ = (\SW~combout\(9)) # ((\pro0|c0|m|state~regout\ & !\pro0|c0|c_l|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|m|state~regout\,
	datac => \pro0|c0|c_l|Equal0~4_combout\,
	datad => \SW~combout\(9),
	combout => \pro0|c0|pc_s[4]~13_combout\);

-- Location: LCFF_X18_Y11_N29
\pro0|c0|pc_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[5]~4_combout\,
	sdata => \pro0|e0|alu0|Mux10~14_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(5));

-- Location: LCCOMB_X18_Y12_N4
\pro0|e0|new_pc[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[2]~2_combout\ = (\pro0|c0|pc_s\(2) & (!\pro0|e0|new_pc[1]~1\)) # (!\pro0|c0|pc_s\(2) & ((\pro0|e0|new_pc[1]~1\) # (GND)))
-- \pro0|e0|new_pc[2]~3\ = CARRY((!\pro0|e0|new_pc[1]~1\) # (!\pro0|c0|pc_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datad => VCC,
	cin => \pro0|e0|new_pc[1]~1\,
	combout => \pro0|e0|new_pc[2]~2_combout\,
	cout => \pro0|e0|new_pc[2]~3\);

-- Location: LCCOMB_X18_Y12_N6
\pro0|e0|new_pc[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[3]~4_combout\ = (\pro0|c0|pc_s\(3) & (\pro0|e0|new_pc[2]~3\ $ (GND))) # (!\pro0|c0|pc_s\(3) & (!\pro0|e0|new_pc[2]~3\ & VCC))
-- \pro0|e0|new_pc[3]~5\ = CARRY((\pro0|c0|pc_s\(3) & !\pro0|e0|new_pc[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(3),
	datad => VCC,
	cin => \pro0|e0|new_pc[2]~3\,
	combout => \pro0|e0|new_pc[3]~4_combout\,
	cout => \pro0|e0|new_pc[3]~5\);

-- Location: LCCOMB_X18_Y12_N8
\pro0|e0|new_pc[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[4]~6_combout\ = (\pro0|c0|pc_s\(4) & (!\pro0|e0|new_pc[3]~5\)) # (!\pro0|c0|pc_s\(4) & ((\pro0|e0|new_pc[3]~5\) # (GND)))
-- \pro0|e0|new_pc[4]~7\ = CARRY((!\pro0|e0|new_pc[3]~5\) # (!\pro0|c0|pc_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(4),
	datad => VCC,
	cin => \pro0|e0|new_pc[3]~5\,
	combout => \pro0|e0|new_pc[4]~6_combout\,
	cout => \pro0|e0|new_pc[4]~7\);

-- Location: LCCOMB_X18_Y12_N12
\pro0|e0|new_pc[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[6]~10_combout\ = (\pro0|c0|pc_s\(6) & (!\pro0|e0|new_pc[5]~9\)) # (!\pro0|c0|pc_s\(6) & ((\pro0|e0|new_pc[5]~9\) # (GND)))
-- \pro0|e0|new_pc[6]~11\ = CARRY((!\pro0|e0|new_pc[5]~9\) # (!\pro0|c0|pc_s\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(6),
	datad => VCC,
	cin => \pro0|e0|new_pc[5]~9\,
	combout => \pro0|e0|new_pc[6]~10_combout\,
	cout => \pro0|e0|new_pc[6]~11\);

-- Location: LCCOMB_X18_Y12_N14
\pro0|e0|new_pc[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[7]~12_combout\ = (\pro0|c0|pc_s\(7) & (\pro0|e0|new_pc[6]~11\ $ (GND))) # (!\pro0|c0|pc_s\(7) & (!\pro0|e0|new_pc[6]~11\ & VCC))
-- \pro0|e0|new_pc[7]~13\ = CARRY((\pro0|c0|pc_s\(7) & !\pro0|e0|new_pc[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(7),
	datad => VCC,
	cin => \pro0|e0|new_pc[6]~11\,
	combout => \pro0|e0|new_pc[7]~12_combout\,
	cout => \pro0|e0|new_pc[7]~13\);

-- Location: LCCOMB_X26_Y13_N28
\pro0|c0|pc_s[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[7]~6_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[7]~12_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_des[7]~12_combout\,
	datab => \pro0|e0|new_pc[7]~12_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[7]~6_combout\);

-- Location: LCFF_X26_Y13_N29
\pro0|c0|pc_s[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[7]~6_combout\,
	sdata => \pro0|e0|alu0|Mux8~26_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(7));

-- Location: LCCOMB_X16_Y15_N10
\pro0|c0|pc_des[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[6]~10_combout\ = (\pro0|c0|pc_s\(6) & ((\pro0|c0|ir\(5) & (\pro0|c0|pc_des[5]~9\ & VCC)) # (!\pro0|c0|ir\(5) & (!\pro0|c0|pc_des[5]~9\)))) # (!\pro0|c0|pc_s\(6) & ((\pro0|c0|ir\(5) & (!\pro0|c0|pc_des[5]~9\)) # (!\pro0|c0|ir\(5) & 
-- ((\pro0|c0|pc_des[5]~9\) # (GND)))))
-- \pro0|c0|pc_des[6]~11\ = CARRY((\pro0|c0|pc_s\(6) & (!\pro0|c0|ir\(5) & !\pro0|c0|pc_des[5]~9\)) # (!\pro0|c0|pc_s\(6) & ((!\pro0|c0|pc_des[5]~9\) # (!\pro0|c0|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(6),
	datab => \pro0|c0|ir\(5),
	datad => VCC,
	cin => \pro0|c0|pc_des[5]~9\,
	combout => \pro0|c0|pc_des[6]~10_combout\,
	cout => \pro0|c0|pc_des[6]~11\);

-- Location: LCCOMB_X16_Y15_N14
\pro0|c0|pc_des[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[8]~14_combout\ = (\pro0|c0|pc_s\(8) & ((\pro0|c0|ir\(7) & (\pro0|c0|pc_des[7]~13\ & VCC)) # (!\pro0|c0|ir\(7) & (!\pro0|c0|pc_des[7]~13\)))) # (!\pro0|c0|pc_s\(8) & ((\pro0|c0|ir\(7) & (!\pro0|c0|pc_des[7]~13\)) # (!\pro0|c0|ir\(7) & 
-- ((\pro0|c0|pc_des[7]~13\) # (GND)))))
-- \pro0|c0|pc_des[8]~15\ = CARRY((\pro0|c0|pc_s\(8) & (!\pro0|c0|ir\(7) & !\pro0|c0|pc_des[7]~13\)) # (!\pro0|c0|pc_s\(8) & ((!\pro0|c0|pc_des[7]~13\) # (!\pro0|c0|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(8),
	datab => \pro0|c0|ir\(7),
	datad => VCC,
	cin => \pro0|c0|pc_des[7]~13\,
	combout => \pro0|c0|pc_des[8]~14_combout\,
	cout => \pro0|c0|pc_des[8]~15\);

-- Location: LCCOMB_X16_Y15_N18
\pro0|c0|pc_des[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[10]~18_combout\ = (\pro0|c0|pc_s\(10) & (!\pro0|c0|pc_des[9]~17\)) # (!\pro0|c0|pc_s\(10) & ((\pro0|c0|pc_des[9]~17\) # (GND)))
-- \pro0|c0|pc_des[10]~19\ = CARRY((!\pro0|c0|pc_des[9]~17\) # (!\pro0|c0|pc_s\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(10),
	datad => VCC,
	cin => \pro0|c0|pc_des[9]~17\,
	combout => \pro0|c0|pc_des[10]~18_combout\,
	cout => \pro0|c0|pc_des[10]~19\);

-- Location: LCCOMB_X16_Y11_N24
\pro0|c0|pc_s[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[10]~9_combout\ = (\pro0|c0|Equal1~1_combout\ & (\pro0|e0|new_pc[10]~18_combout\)) # (!\pro0|c0|Equal1~1_combout\ & ((\pro0|c0|pc_des[10]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[10]~18_combout\,
	datab => \pro0|c0|pc_des[10]~18_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[10]~9_combout\);

-- Location: LCFF_X16_Y11_N25
\pro0|c0|pc_s[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[10]~9_combout\,
	sdata => \pro0|e0|alu0|Mux5~17_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(10));

-- Location: LCCOMB_X18_Y12_N18
\pro0|e0|new_pc[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[9]~16_combout\ = (\pro0|c0|pc_s\(9) & (\pro0|e0|new_pc[8]~15\ $ (GND))) # (!\pro0|c0|pc_s\(9) & (!\pro0|e0|new_pc[8]~15\ & VCC))
-- \pro0|e0|new_pc[9]~17\ = CARRY((\pro0|c0|pc_s\(9) & !\pro0|e0|new_pc[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(9),
	datad => VCC,
	cin => \pro0|e0|new_pc[8]~15\,
	combout => \pro0|e0|new_pc[9]~16_combout\,
	cout => \pro0|e0|new_pc[9]~17\);

-- Location: LCCOMB_X18_Y12_N22
\pro0|e0|new_pc[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[11]~20_combout\ = (\pro0|c0|pc_s\(11) & (\pro0|e0|new_pc[10]~19\ $ (GND))) # (!\pro0|c0|pc_s\(11) & (!\pro0|e0|new_pc[10]~19\ & VCC))
-- \pro0|e0|new_pc[11]~21\ = CARRY((\pro0|c0|pc_s\(11) & !\pro0|e0|new_pc[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(11),
	datad => VCC,
	cin => \pro0|e0|new_pc[10]~19\,
	combout => \pro0|e0|new_pc[11]~20_combout\,
	cout => \pro0|e0|new_pc[11]~21\);

-- Location: LCCOMB_X20_Y12_N16
\pro0|e0|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux4~2_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & (\pro0|c0|c_l|Mux41~0_combout\ & \pro0|e0|new_pc[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|c0|c_l|Mux41~0_combout\,
	datad => \pro0|e0|new_pc[11]~20_combout\,
	combout => \pro0|e0|Mux4~2_combout\);

-- Location: LCCOMB_X25_Y16_N8
\pro0|e0|reg0|regs~143feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~143feeder_combout\ = \pro0|e0|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux4~3_combout\,
	combout => \pro0|e0|reg0|regs~143feeder_combout\);

-- Location: LCFF_X25_Y16_N9
\pro0|e0|reg0|regs~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~143feeder_combout\,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~143_regout\);

-- Location: LCFF_X24_Y12_N19
\pro0|e0|reg0|regs~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux4~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~127_regout\);

-- Location: LCFF_X24_Y12_N9
\pro0|e0|reg0|regs~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux4~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~95_regout\);

-- Location: LCCOMB_X24_Y12_N8
\pro0|e0|reg0|regs~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~278_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~127_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~95_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~127_regout\,
	datac => \pro0|e0|reg0|regs~95_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~278_combout\);

-- Location: LCCOMB_X25_Y16_N20
\pro0|e0|reg0|regs~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~279_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~278_combout\ & ((\pro0|e0|reg0|regs~143_regout\))) # (!\pro0|e0|reg0|regs~278_combout\ & (\pro0|e0|reg0|regs~111_regout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~111_regout\,
	datab => \pro0|e0|reg0|regs~143_regout\,
	datac => \pro0|c0|c_l|Mux25~1_combout\,
	datad => \pro0|e0|reg0|regs~278_combout\,
	combout => \pro0|e0|reg0|regs~279_combout\);

-- Location: LCCOMB_X20_Y12_N22
\pro0|e0|reg0|regs~31feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~31feeder_combout\ = \pro0|e0|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux4~3_combout\,
	combout => \pro0|e0|reg0|regs~31feeder_combout\);

-- Location: LCFF_X20_Y12_N23
\pro0|e0|reg0|regs~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~31feeder_combout\,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~31_regout\);

-- Location: LCCOMB_X20_Y12_N8
\pro0|e0|reg0|regs~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~280_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~47_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~31_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~47_regout\,
	datab => \pro0|e0|reg0|regs~31_regout\,
	datac => \pro0|c0|c_l|Mux25~1_combout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~280_combout\);

-- Location: LCCOMB_X21_Y17_N30
\pro0|e0|reg0|regs~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~281_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~280_combout\ & ((\pro0|e0|reg0|regs~79_regout\))) # (!\pro0|e0|reg0|regs~280_combout\ & (\pro0|e0|reg0|regs~63_regout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~63_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~79_regout\,
	datad => \pro0|e0|reg0|regs~280_combout\,
	combout => \pro0|e0|reg0|regs~281_combout\);

-- Location: LCCOMB_X20_Y17_N8
\mem0|sram_c|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux28~2_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~279_combout\)) # (!\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~281_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~279_combout\,
	datad => \pro0|e0|reg0|regs~281_combout\,
	combout => \mem0|sram_c|Mux28~2_combout\);

-- Location: LCCOMB_X19_Y17_N10
\pro0|e0|rb_out[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[11]~22_combout\ = (\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~18_combout\,
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \mem0|sram_c|Mux28~2_combout\,
	combout => \pro0|e0|rb_out[11]~22_combout\);

-- Location: LCCOMB_X20_Y12_N4
\pro0|e0|alu0|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~20_combout\ = (\pro0|e0|alu0|Mux4~19_combout\ & (((\pro0|e0|reg0|regs~235_combout\ & \pro0|e0|rb_out[11]~22_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|e0|alu0|Mux4~19_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|reg0|regs~235_combout\) # (\pro0|e0|rb_out[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~19_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|reg0|regs~235_combout\,
	datad => \pro0|e0|rb_out[11]~22_combout\,
	combout => \pro0|e0|alu0|Mux4~20_combout\);

-- Location: LCCOMB_X20_Y14_N12
\pro0|e0|reg0|regs~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~230_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~227_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~229_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~229_combout\,
	datad => \pro0|e0|reg0|regs~227_combout\,
	combout => \pro0|e0|reg0|regs~230_combout\);

-- Location: LCCOMB_X18_Y17_N4
\pro0|e0|rb_out[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[6]~13_combout\ = (\pro0|c0|c_l|Mux27~0_combout\ & ((\pro0|c0|c_l|Mux40~0_combout\ & (\pro0|c0|ir\(5))) # (!\pro0|c0|c_l|Mux40~0_combout\ & ((\pro0|c0|ir\(6)))))) # (!\pro0|c0|c_l|Mux27~0_combout\ & (\pro0|c0|ir\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datab => \pro0|c0|c_l|Mux27~0_combout\,
	datac => \pro0|c0|ir\(6),
	datad => \pro0|c0|c_l|Mux40~0_combout\,
	combout => \pro0|e0|rb_out[6]~13_combout\);

-- Location: LCCOMB_X25_Y13_N20
\pro0|e0|reg0|regs~106feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~106feeder_combout\ = \pro0|e0|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux9~2_combout\,
	combout => \pro0|e0|reg0|regs~106feeder_combout\);

-- Location: LCFF_X25_Y13_N21
\pro0|e0|reg0|regs~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~106feeder_combout\,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~106_regout\);

-- Location: LCCOMB_X24_Y16_N18
\pro0|e0|reg0|regs~122feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~122feeder_combout\ = \pro0|e0|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux9~2_combout\,
	combout => \pro0|e0|reg0|regs~122feeder_combout\);

-- Location: LCFF_X24_Y16_N19
\pro0|e0|reg0|regs~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~122feeder_combout\,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~122_regout\);

-- Location: LCCOMB_X25_Y13_N0
\pro0|e0|reg0|regs~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~256_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~122_regout\))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (\pro0|e0|reg0|regs~90_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~90_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~122_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~256_combout\);

-- Location: LCCOMB_X25_Y13_N6
\pro0|e0|reg0|regs~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~257_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~256_combout\ & (\pro0|e0|reg0|regs~138_regout\)) # (!\pro0|e0|reg0|regs~256_combout\ & ((\pro0|e0|reg0|regs~106_regout\))))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~138_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~106_regout\,
	datad => \pro0|e0|reg0|regs~256_combout\,
	combout => \pro0|e0|reg0|regs~257_combout\);

-- Location: LCFF_X18_Y14_N31
\pro0|e0|reg0|regs~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux9~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~74_regout\);

-- Location: LCFF_X21_Y14_N1
\pro0|e0|reg0|regs~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux9~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~26_regout\);

-- Location: LCCOMB_X21_Y14_N0
\pro0|e0|reg0|regs~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~258_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~42_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~26_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~42_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~26_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~258_combout\);

-- Location: LCCOMB_X18_Y14_N12
\pro0|e0|reg0|regs~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~259_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~258_combout\ & ((\pro0|e0|reg0|regs~74_regout\))) # (!\pro0|e0|reg0|regs~258_combout\ & (\pro0|e0|reg0|regs~58_regout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~58_regout\,
	datab => \pro0|e0|reg0|regs~74_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|e0|reg0|regs~258_combout\,
	combout => \pro0|e0|reg0|regs~259_combout\);

-- Location: LCCOMB_X23_Y17_N28
\pro0|e0|reg0|regs~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~260_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~257_combout\)) # (!\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~259_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~257_combout\,
	datad => \pro0|e0|reg0|regs~259_combout\,
	combout => \pro0|e0|reg0|regs~260_combout\);

-- Location: LCCOMB_X23_Y17_N6
\pro0|e0|rb_out[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[6]~14_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & (\pro0|e0|rb_out[6]~13_combout\)) # (!\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|e0|reg0|regs~260_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|rb_out[6]~13_combout\,
	datad => \pro0|e0|reg0|regs~260_combout\,
	combout => \pro0|e0|rb_out[6]~14_combout\);

-- Location: LCFF_X20_Y13_N1
\pro0|e0|reg0|regs~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux6~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~45_regout\);

-- Location: LCFF_X20_Y13_N31
\pro0|e0|reg0|regs~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux6~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~29_regout\);

-- Location: LCCOMB_X20_Y13_N30
\pro0|e0|reg0|regs~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~272_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~45_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~29_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux25~1_combout\,
	datab => \pro0|e0|reg0|regs~45_regout\,
	datac => \pro0|e0|reg0|regs~29_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~272_combout\);

-- Location: LCCOMB_X19_Y17_N26
\pro0|e0|reg0|regs~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~273_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~272_combout\ & (\pro0|e0|reg0|regs~77_regout\)) # (!\pro0|e0|reg0|regs~272_combout\ & ((\pro0|e0|reg0|regs~61_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~77_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~61_regout\,
	datad => \pro0|e0|reg0|regs~272_combout\,
	combout => \pro0|e0|reg0|regs~273_combout\);

-- Location: LCFF_X19_Y17_N13
\pro0|e0|reg0|regs~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux6~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~141_regout\);

-- Location: LCFF_X24_Y12_N1
\pro0|e0|reg0|regs~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux6~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~93_regout\);

-- Location: LCCOMB_X24_Y12_N0
\pro0|e0|reg0|regs~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~270_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~125_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~93_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~125_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~93_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~270_combout\);

-- Location: LCCOMB_X19_Y17_N12
\pro0|e0|reg0|regs~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~271_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~270_combout\ & ((\pro0|e0|reg0|regs~141_regout\))) # (!\pro0|e0|reg0|regs~270_combout\ & (\pro0|e0|reg0|regs~109_regout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~109_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~141_regout\,
	datad => \pro0|e0|reg0|regs~270_combout\,
	combout => \pro0|e0|reg0|regs~271_combout\);

-- Location: LCCOMB_X19_Y17_N14
\mem0|sram_c|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux26~2_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~271_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux23~0_combout\,
	datab => \pro0|e0|reg0|regs~273_combout\,
	datad => \pro0|e0|reg0|regs~271_combout\,
	combout => \mem0|sram_c|Mux26~2_combout\);

-- Location: LCCOMB_X19_Y17_N8
\pro0|e0|rb_out[9]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[9]~20_combout\ = (\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~18_combout\,
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \mem0|sram_c|Mux26~2_combout\,
	combout => \pro0|e0|rb_out[9]~20_combout\);

-- Location: LCCOMB_X18_Y16_N18
\pro0|e0|reg0|regs~142feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~142feeder_combout\ = \pro0|e0|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux5~2_combout\,
	combout => \pro0|e0|reg0|regs~142feeder_combout\);

-- Location: LCFF_X18_Y16_N19
\pro0|e0|reg0|regs~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~142feeder_combout\,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~142_regout\);

-- Location: LCFF_X20_Y17_N17
\pro0|e0|reg0|regs~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~110_regout\);

-- Location: LCCOMB_X16_Y16_N24
\pro0|e0|reg0|regs~126feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~126feeder_combout\ = \pro0|e0|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux5~2_combout\,
	combout => \pro0|e0|reg0|regs~126feeder_combout\);

-- Location: LCFF_X16_Y16_N25
\pro0|e0|reg0|regs~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~126feeder_combout\,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~126_regout\);

-- Location: LCFF_X23_Y16_N21
\pro0|e0|reg0|regs~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~94_regout\);

-- Location: LCCOMB_X23_Y16_N20
\pro0|e0|reg0|regs~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~274_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~126_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~94_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~126_regout\,
	datac => \pro0|e0|reg0|regs~94_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~274_combout\);

-- Location: LCCOMB_X20_Y17_N16
\pro0|e0|reg0|regs~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~275_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~274_combout\ & (\pro0|e0|reg0|regs~142_regout\)) # (!\pro0|e0|reg0|regs~274_combout\ & ((\pro0|e0|reg0|regs~110_regout\))))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux25~1_combout\,
	datab => \pro0|e0|reg0|regs~142_regout\,
	datac => \pro0|e0|reg0|regs~110_regout\,
	datad => \pro0|e0|reg0|regs~274_combout\,
	combout => \pro0|e0|reg0|regs~275_combout\);

-- Location: LCFF_X20_Y17_N23
\pro0|e0|reg0|regs~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~78_regout\);

-- Location: LCFF_X20_Y13_N5
\pro0|e0|reg0|regs~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~46_regout\);

-- Location: LCFF_X20_Y13_N27
\pro0|e0|reg0|regs~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~30_regout\);

-- Location: LCCOMB_X20_Y13_N26
\pro0|e0|reg0|regs~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~276_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~46_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~30_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux25~1_combout\,
	datab => \pro0|e0|reg0|regs~46_regout\,
	datac => \pro0|e0|reg0|regs~30_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~276_combout\);

-- Location: LCCOMB_X20_Y17_N22
\pro0|e0|reg0|regs~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~277_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~276_combout\ & ((\pro0|e0|reg0|regs~78_regout\))) # (!\pro0|e0|reg0|regs~276_combout\ & (\pro0|e0|reg0|regs~62_regout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~62_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~78_regout\,
	datad => \pro0|e0|reg0|regs~276_combout\,
	combout => \pro0|e0|reg0|regs~277_combout\);

-- Location: LCCOMB_X20_Y17_N6
\mem0|sram_c|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux27~2_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~275_combout\)) # (!\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~277_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~275_combout\,
	datad => \pro0|e0|reg0|regs~277_combout\,
	combout => \mem0|sram_c|Mux27~2_combout\);

-- Location: LCCOMB_X24_Y17_N12
\pro0|e0|rb_out[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[10]~21_combout\ = (\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \mem0|sram_c|Mux27~2_combout\,
	datad => \pro0|e0|rb_out[15]~18_combout\,
	combout => \pro0|e0|rb_out[10]~21_combout\);

-- Location: DSPMULT_X28_Y12_N0
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X23_Y11_N16
\pro0|e0|alu0|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~34_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~240_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~235_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X21_Y11_N18
\pro0|e0|alu0|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~30_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~194_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~245_combout\,
	datab => \pro0|e0|reg0|regs~194_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X23_Y10_N30
\pro0|e0|alu0|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~35_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~30_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~34_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~30_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X21_Y11_N4
\pro0|e0|alu0|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~19_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~174_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~174_combout\,
	datad => \pro0|e0|reg0|regs~209_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X21_Y11_N10
\pro0|e0|alu0|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~25_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~204_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~199_combout\,
	datab => \pro0|e0|reg0|regs~204_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X21_Y11_N8
\pro0|e0|alu0|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~26_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~19_combout\)) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~19_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~25_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X24_Y10_N28
\pro0|e0|alu0|Mux4~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~23_combout\ = (\pro0|e0|alu0|Mux4~22_combout\ & (((\pro0|e0|alu0|ShiftLeft0~35_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\))) # (!\pro0|e0|alu0|Mux4~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & ((\pro0|e0|alu0|ShiftLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~35_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~26_combout\,
	combout => \pro0|e0|alu0|Mux4~23_combout\);

-- Location: LCCOMB_X21_Y10_N16
\pro0|e0|alu0|Mux4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~24_combout\ = (\pro0|e0|alu0|Mux4~23_combout\ & !\pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux4~23_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux4~24_combout\);

-- Location: LCCOMB_X21_Y9_N28
\pro0|e0|alu0|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~10_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (!\pro0|c0|c_l|Mux16~4_combout\ & (\pro0|e0|rb_out[15]~24_combout\ & !\pro0|c0|c_l|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|c0|c_l|Mux16~4_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux4~10_combout\);

-- Location: LCCOMB_X21_Y9_N30
\pro0|e0|alu0|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~14_combout\ = (!\pro0|e0|alu0|Mux4~10_combout\ & (((!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|c0|c_l|Mux17~3_combout\)) # (!\pro0|e0|alu0|Mux4~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~13_combout\,
	datab => \pro0|e0|alu0|Mux4~10_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux4~14_combout\);

-- Location: LCCOMB_X21_Y9_N4
\pro0|e0|alu0|Mux4~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~25_combout\ = (\pro0|e0|alu0|Mux4~13_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\pro0|e0|alu0|Mux4~14_combout\)))) # (!\pro0|e0|alu0|Mux4~13_combout\ & (((\pro0|e0|alu0|Mux4~24_combout\) # 
-- (!\pro0|e0|alu0|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~13_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \pro0|e0|alu0|Mux4~24_combout\,
	datad => \pro0|e0|alu0|Mux4~14_combout\,
	combout => \pro0|e0|alu0|Mux4~25_combout\);

-- Location: LCCOMB_X21_Y9_N6
\pro0|e0|alu0|Mux4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~26_combout\ = (\pro0|e0|alu0|Mux4~25_combout\ & ((\pro0|e0|alu0|ShiftRight0~12_combout\) # ((!\pro0|e0|alu0|Mux4~10_combout\)))) # (!\pro0|e0|alu0|Mux4~25_combout\ & (((\pro0|e0|reg0|regs~215_combout\ & 
-- \pro0|e0|alu0|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~12_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|alu0|Mux4~25_combout\,
	datad => \pro0|e0|alu0|Mux4~10_combout\,
	combout => \pro0|e0|alu0|Mux4~26_combout\);

-- Location: LCCOMB_X20_Y12_N2
\pro0|e0|alu0|Mux4~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~27_combout\ = (\pro0|e0|alu0|Mux4~34_combout\ & (((\pro0|e0|alu0|Mux4~33_combout\)))) # (!\pro0|e0|alu0|Mux4~34_combout\ & ((\pro0|e0|alu0|Mux4~33_combout\ & (\pro0|e0|alu0|Mux4~20_combout\)) # (!\pro0|e0|alu0|Mux4~33_combout\ & 
-- ((\pro0|e0|alu0|Mux4~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~34_combout\,
	datab => \pro0|e0|alu0|Mux4~20_combout\,
	datac => \pro0|e0|alu0|Mux4~33_combout\,
	datad => \pro0|e0|alu0|Mux4~26_combout\,
	combout => \pro0|e0|alu0|Mux4~27_combout\);

-- Location: LCCOMB_X15_Y11_N18
\pro0|e0|alu0|sub[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[9]~18_combout\ = (\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|reg0|regs~245_combout\ & (!\pro0|e0|alu0|sub[8]~17\)) # (!\pro0|e0|reg0|regs~245_combout\ & ((\pro0|e0|alu0|sub[8]~17\) # (GND))))) # (!\pro0|e0|rb_out[9]~20_combout\ & 
-- ((\pro0|e0|reg0|regs~245_combout\ & (\pro0|e0|alu0|sub[8]~17\ & VCC)) # (!\pro0|e0|reg0|regs~245_combout\ & (!\pro0|e0|alu0|sub[8]~17\))))
-- \pro0|e0|alu0|sub[9]~19\ = CARRY((\pro0|e0|rb_out[9]~20_combout\ & ((!\pro0|e0|alu0|sub[8]~17\) # (!\pro0|e0|reg0|regs~245_combout\))) # (!\pro0|e0|rb_out[9]~20_combout\ & (!\pro0|e0|reg0|regs~245_combout\ & !\pro0|e0|alu0|sub[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[9]~20_combout\,
	datab => \pro0|e0|reg0|regs~245_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[8]~17\,
	combout => \pro0|e0|alu0|sub[9]~18_combout\,
	cout => \pro0|e0|alu0|sub[9]~19\);

-- Location: LCCOMB_X15_Y16_N18
\pro0|e0|alu0|suma[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|suma[9]~18_combout\ = (\pro0|e0|reg0|regs~245_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & (\pro0|e0|alu0|suma[8]~17\ & VCC)) # (!\pro0|e0|rb_out[9]~20_combout\ & (!\pro0|e0|alu0|suma[8]~17\)))) # (!\pro0|e0|reg0|regs~245_combout\ & 
-- ((\pro0|e0|rb_out[9]~20_combout\ & (!\pro0|e0|alu0|suma[8]~17\)) # (!\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|suma[8]~17\) # (GND)))))
-- \pro0|e0|alu0|suma[9]~19\ = CARRY((\pro0|e0|reg0|regs~245_combout\ & (!\pro0|e0|rb_out[9]~20_combout\ & !\pro0|e0|alu0|suma[8]~17\)) # (!\pro0|e0|reg0|regs~245_combout\ & ((!\pro0|e0|alu0|suma[8]~17\) # (!\pro0|e0|rb_out[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~245_combout\,
	datab => \pro0|e0|rb_out[9]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|suma[8]~17\,
	combout => \pro0|e0|alu0|suma[9]~18_combout\,
	cout => \pro0|e0|alu0|suma[9]~19\);

-- Location: LCCOMB_X20_Y12_N12
\pro0|e0|alu0|Mux4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~28_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|c0|c_l|Mux18~6_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~235_combout\ $ (((\pro0|e0|rb_out[11]~22_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|reg0|regs~235_combout\,
	datad => \pro0|e0|rb_out[11]~22_combout\,
	combout => \pro0|e0|alu0|Mux4~28_combout\);

-- Location: LCCOMB_X20_Y12_N10
\pro0|e0|alu0|Mux4~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~29_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|e0|alu0|Mux4~28_combout\ & ((\pro0|e0|alu0|suma[11]~22_combout\))) # (!\pro0|e0|alu0|Mux4~28_combout\ & (\pro0|e0|alu0|sub[11]~22_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- (((\pro0|e0|alu0|Mux4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|alu0|sub[11]~22_combout\,
	datac => \pro0|e0|alu0|suma[11]~22_combout\,
	datad => \pro0|e0|alu0|Mux4~28_combout\,
	combout => \pro0|e0|alu0|Mux4~29_combout\);

-- Location: DSPMULT_X28_Y13_N0
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X27_Y12_N8
\pro0|e0|alu0|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~17_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|c0|c_l|Mux18~6_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT27\)) # 
-- (!\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT27\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT27\,
	combout => \pro0|e0|alu0|Mux4~17_combout\);

-- Location: LCCOMB_X18_Y17_N10
\pro0|e0|rb_out[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[5]~11_combout\ = (\pro0|c0|c_l|Mux19~0_combout\ & ((\pro0|c0|c_l|Mux40~0_combout\ & ((\pro0|c0|ir\(4)))) # (!\pro0|c0|c_l|Mux40~0_combout\ & (\pro0|c0|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(5),
	datab => \pro0|c0|ir\(4),
	datac => \pro0|c0|c_l|Mux19~0_combout\,
	datad => \pro0|c0|c_l|Mux40~0_combout\,
	combout => \pro0|e0|rb_out[5]~11_combout\);

-- Location: LCCOMB_X19_Y17_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ = (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|rb_out[9]~20_combout\ & (!\pro0|e0|rb_out[10]~21_combout\ & 
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[11]~22_combout\,
	datab => \pro0|e0|rb_out[9]~20_combout\,
	datac => \pro0|e0|rb_out[10]~21_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\);

-- Location: LCCOMB_X19_Y17_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ = (!\pro0|e0|rb_out[6]~14_combout\ & (!\pro0|e0|rb_out[7]~17_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & 
-- !\pro0|e0|rb_out[8]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|rb_out[7]~17_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datad => \pro0|e0|rb_out[8]~19_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\);

-- Location: LCCOMB_X15_Y13_N26
\pro0|e0|alu0|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~46_combout\ = (!\pro0|e0|rb_out[5]~11_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & ((\pro0|c0|c_l|Mux19~0_combout\) # (!\pro0|e0|reg0|regs~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[5]~11_combout\,
	datac => \pro0|e0|reg0|regs~255_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X15_Y13_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[68]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(68) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\) # (!\pro0|e0|alu0|ShiftLeft0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~46_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(68));

-- Location: LCCOMB_X23_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\ = (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|rb_out[15]~24_combout\ & !\pro0|e0|rb_out[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|rb_out[2]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\);

-- Location: LCCOMB_X23_Y17_N30
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\ & ((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & !\pro0|e0|rb_out[15]~24_combout\)) # 
-- (!\pro0|e0|rb_out[4]~10_combout\ & (!\pro0|e0|rb_out[3]~8_combout\ & \pro0|e0|rb_out[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13_combout\);

-- Location: LCCOMB_X23_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (\pro0|e0|rb_out[5]~12_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|rb_out[5]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\);

-- Location: LCCOMB_X24_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (((\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[15]~18_combout\,
	datac => \mem0|sram_c|Mux25~2_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\);

-- Location: LCCOMB_X23_Y17_N18
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~1_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|rb_out[4]~10_combout\ & (!\pro0|e0|rb_out[15]~24_combout\ & \pro0|e0|rb_out[6]~14_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|rb_out[15]~24_combout\ & !\pro0|e0|rb_out[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|rb_out[6]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~1_combout\);

-- Location: LCCOMB_X23_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~1_combout\ & (\pro0|e0|rb_out[4]~10_combout\ 
-- $ (!\pro0|e0|rb_out[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|rb_out[5]~12_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~1_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\);

-- Location: LCCOMB_X23_Y17_N2
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\ & 
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\);

-- Location: LCCOMB_X24_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (((\pro0|e0|rb_out[7]~16_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \pro0|e0|reg0|regs~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[7]~16_combout\,
	datac => \pro0|e0|reg0|regs~265_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\);

-- Location: LCCOMB_X24_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\);

-- Location: LCCOMB_X20_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (((\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[15]~18_combout\,
	datac => \mem0|sram_c|Mux28~2_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\);

-- Location: LCCOMB_X20_Y17_N30
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (((\pro0|e0|rb_out[15]~18_combout\) # ((\mem0|sram_c|Mux27~2_combout\ & !\pro0|c0|c_l|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sram_c|Mux27~2_combout\,
	datab => \pro0|e0|rb_out[15]~18_combout\,
	datac => \pro0|c0|c_l|Mux19~0_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\);

-- Location: LCCOMB_X19_Y17_N28
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (((\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~18_combout\,
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \mem0|sram_c|Mux26~2_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\);

-- Location: LCCOMB_X23_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\);

-- Location: LCCOMB_X21_Y17_N2
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ & 
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\);

-- Location: LCCOMB_X21_Y17_N8
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\);

-- Location: LCCOMB_X20_Y17_N12
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\);

-- Location: LCCOMB_X20_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[204]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\) # ((\pro0|e0|rb_out[14]~25_combout\ & ((!\pro0|e0|rb_out[15]~24_combout\) # (!\pro0|e0|rb_out[13]~26_combout\))) # 
-- (!\pro0|e0|rb_out[14]~25_combout\ & ((\pro0|e0|rb_out[13]~26_combout\) # (\pro0|e0|rb_out[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[14]~25_combout\,
	datab => \pro0|e0|rb_out[13]~26_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204));

-- Location: LCCOMB_X21_Y17_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[153]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\) # 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153));

-- Location: LCCOMB_X23_Y17_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[102]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\) # 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102));

-- Location: LCCOMB_X25_Y14_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[68]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68));

-- Location: LCCOMB_X19_Y14_N26
\pro0|e0|alu0|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal1~1_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Equal1~0_combout\ & \pro0|c0|c_l|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|alu0|Equal1~0_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Equal1~1_combout\);

-- Location: LCCOMB_X22_Y18_N10
\pro0|e0|alu0|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~5_combout\ = (\pro0|e0|alu0|Equal1~1_combout\ & (\pro0|e0|rb_out[15]~24_combout\ $ (!\pro0|e0|reg0|regs~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|Equal1~1_combout\,
	combout => \pro0|e0|alu0|Mux13~5_combout\);

-- Location: LCCOMB_X22_Y18_N26
\pro0|e0|alu0|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~15_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & \pro0|e0|alu0|Mux13~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datad => \pro0|e0|alu0|Mux13~5_combout\,
	combout => \pro0|e0|alu0|Mux4~15_combout\);

-- Location: LCCOMB_X22_Y18_N12
\pro0|e0|alu0|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~7_combout\ = (\pro0|e0|alu0|Equal1~1_combout\ & (\pro0|e0|rb_out[15]~24_combout\ $ (\pro0|e0|reg0|regs~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|Equal1~1_combout\,
	combout => \pro0|e0|alu0|Mux13~7_combout\);

-- Location: LCCOMB_X23_Y17_N20
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ = \pro0|e0|rb_out[6]~14_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13_combout\ & ((\pro0|e0|rb_out[5]~12_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13_combout\ & (\pro0|e0|rb_out[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|rb_out[5]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~13_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\);

-- Location: LCCOMB_X25_Y14_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[85]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102)) # (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85));

-- Location: LCCOMB_X23_Y17_N8
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ = \pro0|e0|rb_out[4]~10_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\ & (\pro0|e0|rb_out[3]~8_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\ & ((\pro0|e0|rb_out[15]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\);

-- Location: LCCOMB_X22_Y14_N0
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\pro0|e0|reg0|regs~215_combout\ & (!\pro0|e0|reg0|regs~156_combout\ & (!\pro0|e0|reg0|regs~161_combout\ & !\pro0|e0|reg0|regs~184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datac => \pro0|e0|reg0|regs~161_combout\,
	datad => \pro0|e0|reg0|regs~184_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X22_Y14_N14
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pro0|e0|reg0|regs~215_combout\ & (!\pro0|e0|reg0|regs~179_combout\ & !\pro0|e0|reg0|regs~174_combout\)) 
-- # (!\pro0|e0|reg0|regs~215_combout\ & (\pro0|e0|reg0|regs~179_combout\ & \pro0|e0|reg0|regs~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datac => \pro0|e0|reg0|regs~174_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X22_Y14_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pro0|e0|reg0|regs~209_combout\ & (!\pro0|e0|reg0|regs~215_combout\ & \pro0|e0|reg0|regs~204_combout\)) 
-- # (!\pro0|e0|reg0|regs~209_combout\ & (\pro0|e0|reg0|regs~215_combout\ & !\pro0|e0|reg0|regs~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~209_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|reg0|regs~204_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X22_Y14_N26
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pro0|e0|reg0|regs~199_combout\ & (\pro0|e0|reg0|regs~194_combout\ & !\pro0|e0|reg0|regs~215_combout\)) 
-- # (!\pro0|e0|reg0|regs~199_combout\ & (!\pro0|e0|reg0|regs~194_combout\ & \pro0|e0|reg0|regs~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~199_combout\,
	datab => \pro0|e0|reg0|regs~194_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \pro0|e0|reg0|regs~215_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X22_Y14_N8
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pro0|e0|reg0|regs~215_combout\ & (!\pro0|e0|reg0|regs~240_combout\ & 
-- !\pro0|e0|reg0|regs~245_combout\)) # (!\pro0|e0|reg0|regs~215_combout\ & (\pro0|e0|reg0|regs~240_combout\ & \pro0|e0|reg0|regs~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datac => \pro0|e0|reg0|regs~245_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X22_Y14_N2
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\pro0|e0|reg0|regs~215_combout\ & (!\pro0|e0|reg0|regs~230_combout\ & 
-- !\pro0|e0|reg0|regs~235_combout\)) # (!\pro0|e0|reg0|regs~215_combout\ & (\pro0|e0|reg0|regs~230_combout\ & \pro0|e0|reg0|regs~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|reg0|regs~230_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \pro0|e0|reg0|regs~235_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\);

-- Location: LCCOMB_X22_Y14_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ = \pro0|e0|reg0|regs~225_combout\ $ (\pro0|e0|reg0|regs~215_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~225_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\);

-- Location: LCCOMB_X23_Y13_N10
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ = \pro0|e0|rb_out[2]~6_combout\ $ (((\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|rb_out[0]~4_combout\) # (\pro0|e0|rb_out[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|rb_out[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\);

-- Location: LCCOMB_X23_Y17_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\) # 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51));

-- Location: LCCOMB_X22_Y14_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17));

-- Location: LCCOMB_X22_Y14_N18
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ = \pro0|e0|reg0|regs~220_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & (\pro0|e0|reg0|regs~225_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\pro0|e0|reg0|regs~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~225_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|reg0|regs~220_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\);

-- Location: LCCOMB_X23_Y13_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\) # (!\pro0|e0|rb_out[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X23_Y13_N0
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ = \pro0|e0|rb_out[1]~2_combout\ $ (((\pro0|e0|rb_out[15]~24_combout\ & \pro0|e0|rb_out[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\);

-- Location: LCCOMB_X22_Y14_N20
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\pro0|e0|reg0|regs~225_combout\ & (!\pro0|e0|reg0|regs~215_combout\ & 
-- \pro0|e0|reg0|regs~220_combout\)) # (!\pro0|e0|reg0|regs~225_combout\ & (\pro0|e0|reg0|regs~215_combout\ & !\pro0|e0|reg0|regs~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~225_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|reg0|regs~220_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\);

-- Location: LCCOMB_X22_Y14_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17))) # (!\pro0|e0|rb_out[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LCCOMB_X23_Y14_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X23_Y14_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X24_Y16_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # (\pro0|e0|rb_out[3]~8_combout\ $ (\pro0|e0|rb_out[15]~24_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34));

-- Location: LCCOMB_X23_Y14_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: LCCOMB_X22_Y14_N22
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ = \pro0|e0|reg0|regs~230_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\pro0|e0|reg0|regs~235_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (\pro0|e0|reg0|regs~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|reg0|regs~230_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \pro0|e0|reg0|regs~235_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\);

-- Location: LCCOMB_X23_Y14_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X23_Y14_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X23_Y14_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\);

-- Location: LCCOMB_X23_Y14_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X25_Y14_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\);

-- Location: LCCOMB_X25_Y14_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\);

-- Location: LCCOMB_X23_Y14_N26
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ = \pro0|e0|reg0|regs~215_combout\ $ (\pro0|e0|reg0|regs~235_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|reg0|regs~235_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\);

-- Location: LCCOMB_X24_Y14_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X24_Y14_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X24_Y14_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X24_Y14_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\);

-- Location: LCCOMB_X25_Y14_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\);

-- Location: LCCOMB_X25_Y14_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\);

-- Location: LCCOMB_X24_Y14_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\);

-- Location: LCCOMB_X23_Y11_N30
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ = \pro0|e0|reg0|regs~240_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\pro0|e0|reg0|regs~245_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pro0|e0|reg0|regs~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datac => \pro0|e0|reg0|regs~245_combout\,
	datad => \pro0|e0|reg0|regs~215_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\);

-- Location: LCCOMB_X24_Y14_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X24_Y14_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X24_Y14_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X24_Y14_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X24_Y14_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X24_Y14_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X24_Y14_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X27_Y14_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\);

-- Location: LCCOMB_X27_Y14_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\);

-- Location: LCCOMB_X25_Y14_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\);

-- Location: LCCOMB_X25_Y14_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\);

-- Location: LCCOMB_X27_Y14_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\);

-- Location: LCCOMB_X27_Y14_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ & ((GND) # (!\pro0|e0|rb_out[0]~4_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ & (\pro0|e0|rb_out[0]~4_combout\ $ (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X27_Y14_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X27_Y14_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X27_Y14_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X27_Y14_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X27_Y14_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X27_Y14_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X27_Y14_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\);

-- Location: LCCOMB_X27_Y14_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\);

-- Location: LCCOMB_X27_Y14_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\);

-- Location: LCCOMB_X26_Y14_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\);

-- Location: LCCOMB_X25_Y14_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\);

-- Location: LCCOMB_X25_Y14_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\);

-- Location: LCCOMB_X27_Y14_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\);

-- Location: LCCOMB_X26_Y12_N14
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ = \pro0|e0|reg0|regs~194_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pro0|e0|reg0|regs~199_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pro0|e0|reg0|regs~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~194_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \pro0|e0|reg0|regs~199_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\);

-- Location: LCCOMB_X26_Y14_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X26_Y14_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X26_Y14_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X26_Y14_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X26_Y14_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X26_Y14_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X26_Y14_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X26_Y14_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X26_Y14_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\);

-- Location: LCCOMB_X27_Y14_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\);

-- Location: LCCOMB_X26_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\);

-- Location: LCCOMB_X26_Y14_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\);

-- Location: LCCOMB_X26_Y14_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\);

-- Location: LCCOMB_X25_Y14_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\);

-- Location: LCCOMB_X25_Y14_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\);

-- Location: LCCOMB_X23_Y17_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\);

-- Location: LCCOMB_X25_Y14_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[119]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119));

-- Location: LCCOMB_X24_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\);

-- Location: LCCOMB_X26_Y14_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\);

-- Location: LCCOMB_X26_Y12_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\pro0|e0|reg0|regs~215_combout\ $ (\pro0|e0|reg0|regs~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|reg0|regs~199_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\);

-- Location: LCCOMB_X26_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X26_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X26_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X26_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X26_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X26_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X26_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X26_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X26_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\);

-- Location: LCCOMB_X25_Y14_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[136]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136));

-- Location: LCCOMB_X26_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\);

-- Location: LCCOMB_X25_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\);

-- Location: LCCOMB_X26_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\);

-- Location: LCCOMB_X25_Y14_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\);

-- Location: LCCOMB_X23_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\);

-- Location: LCCOMB_X23_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\);

-- Location: LCCOMB_X21_Y11_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ = \pro0|e0|reg0|regs~204_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\pro0|e0|reg0|regs~209_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pro0|e0|reg0|regs~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~209_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|reg0|regs~204_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\);

-- Location: LCCOMB_X25_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X25_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X25_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X25_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X25_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X25_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X25_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X25_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X25_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X25_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X25_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\);

-- Location: LCCOMB_X25_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\);

-- Location: LCCOMB_X25_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\);

-- Location: LCCOMB_X25_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\);

-- Location: LCCOMB_X25_Y14_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\);

-- Location: LCCOMB_X23_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\);

-- Location: LCCOMB_X23_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\);

-- Location: LCCOMB_X26_Y14_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\);

-- Location: LCCOMB_X21_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ = \pro0|e0|reg0|regs~215_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\pro0|e0|reg0|regs~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pro0|e0|reg0|regs~209_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\);

-- Location: LCCOMB_X24_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X24_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X24_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X24_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X24_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X24_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X24_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X24_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X24_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X24_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X24_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X21_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[187]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204)) # (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187));

-- Location: LCCOMB_X24_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\);

-- Location: LCCOMB_X23_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\);

-- Location: LCCOMB_X24_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\);

-- Location: LCCOMB_X21_Y17_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[170]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170));

-- Location: LCCOMB_X24_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\);

-- Location: LCCOMB_X21_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\);

-- Location: LCCOMB_X23_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\);

-- Location: LCCOMB_X23_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\);

-- Location: LCCOMB_X23_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\);

-- Location: LCCOMB_X21_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\);

-- Location: LCCOMB_X21_Y12_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ = \pro0|e0|reg0|regs~174_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\pro0|e0|reg0|regs~179_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pro0|e0|reg0|regs~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|reg0|regs~174_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\);

-- Location: LCCOMB_X22_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X22_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X22_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X22_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X22_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X22_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X23_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\);

-- Location: LCCOMB_X22_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\);

-- Location: LCCOMB_X23_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\);

-- Location: LCCOMB_X23_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\);

-- Location: LCCOMB_X23_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\);

-- Location: LCCOMB_X23_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\);

-- Location: LCCOMB_X21_Y17_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\);

-- Location: LCCOMB_X21_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LCCOMB_X22_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\);

-- Location: LCCOMB_X21_Y16_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\);

-- Location: LCCOMB_X21_Y12_N2
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ = \pro0|e0|reg0|regs~215_combout\ $ (\pro0|e0|reg0|regs~179_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\);

-- Location: LCCOMB_X22_Y16_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X22_Y16_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X22_Y16_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X22_Y16_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X22_Y16_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X22_Y16_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X22_Y16_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X22_Y16_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X22_Y16_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X22_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X22_Y16_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X22_Y16_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X22_Y16_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X22_Y16_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\);

-- Location: LCCOMB_X21_Y17_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\);

-- Location: LCCOMB_X22_Y16_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\);

-- Location: LCCOMB_X21_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\);

-- Location: LCCOMB_X21_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\);

-- Location: LCCOMB_X26_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\);

-- Location: LCCOMB_X21_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\);

-- Location: LCCOMB_X21_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\);

-- Location: LCCOMB_X21_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\);

-- Location: LCCOMB_X23_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\);

-- Location: LCCOMB_X21_Y17_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\);

-- Location: LCCOMB_X21_Y16_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\);

-- Location: LCCOMB_X22_Y18_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\);

-- Location: LCCOMB_X22_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ & ((GND) # (!\pro0|e0|rb_out[0]~4_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ & (\pro0|e0|rb_out[0]~4_combout\ $ (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X22_Y17_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X22_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X22_Y17_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X22_Y17_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X22_Y17_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X22_Y17_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X22_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X22_Y17_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X22_Y17_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X22_Y17_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X22_Y17_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X22_Y17_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X21_Y16_N10
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\ = \pro0|e0|rb_out[14]~25_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\ & (\pro0|e0|rb_out[13]~26_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\ & ((\pro0|e0|rb_out[15]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|rb_out[14]~25_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\);

-- Location: LCCOMB_X21_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[221]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) = (\pro0|e0|rb_out[15]~24_combout\ & (((!\pro0|e0|rb_out[13]~26_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\)) # (!\pro0|e0|rb_out[14]~25_combout\))) # 
-- (!\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|rb_out[14]~25_combout\) # ((\pro0|e0|rb_out[13]~26_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|rb_out[14]~25_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221));

-- Location: LCCOMB_X21_Y17_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\);

-- Location: LCCOMB_X21_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\);

-- Location: LCCOMB_X21_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\);

-- Location: LCCOMB_X21_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\);

-- Location: LCCOMB_X21_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\);

-- Location: LCCOMB_X21_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\);

-- Location: LCCOMB_X22_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\);

-- Location: LCCOMB_X21_Y16_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\);

-- Location: LCCOMB_X21_Y16_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\);

-- Location: LCCOMB_X22_Y18_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\);

-- Location: LCCOMB_X21_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\);

-- Location: LCCOMB_X21_Y16_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\);

-- Location: LCCOMB_X21_Y16_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\);

-- Location: LCCOMB_X21_Y16_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\);

-- Location: LCCOMB_X22_Y18_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\);

-- Location: LCCOMB_X26_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ = \pro0|e0|reg0|regs~184_combout\ $ (((\pro0|e0|reg0|regs~215_combout\ & ((\pro0|e0|reg0|regs~156_combout\) # (\pro0|e0|reg0|regs~161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datac => \pro0|e0|reg0|regs~184_combout\,
	datad => \pro0|e0|reg0|regs~161_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\);

-- Location: LCCOMB_X22_Y18_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\);

-- Location: LCCOMB_X24_Y11_N0
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ = \pro0|e0|reg0|regs~156_combout\ $ (((\pro0|e0|reg0|regs~215_combout\ & \pro0|e0|reg0|regs~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~156_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|reg0|regs~161_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\);

-- Location: LCCOMB_X21_Y18_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X21_Y18_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X21_Y18_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X21_Y18_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X21_Y18_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X21_Y18_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X21_Y18_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X21_Y18_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X21_Y18_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X21_Y18_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X21_Y18_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X19_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ $ (VCC)
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\ = CARRY(\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X19_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X19_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X19_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X19_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187))))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X19_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X19_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X19_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X19_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\);

-- Location: LCCOMB_X19_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\);

-- Location: LCCOMB_X19_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85))))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\);

-- Location: LCCOMB_X19_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\);

-- Location: LCCOMB_X20_Y12_N30
\pro0|e0|alu0|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~16_combout\ = (\pro0|e0|alu0|Mux4~15_combout\) # ((\pro0|e0|alu0|Mux13~7_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux4~15_combout\,
	datac => \pro0|e0|alu0|Mux13~7_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\,
	combout => \pro0|e0|alu0|Mux4~16_combout\);

-- Location: LCCOMB_X20_Y12_N0
\pro0|e0|alu0|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~18_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux4~17_combout\ & ((\pro0|e0|alu0|Mux4~16_combout\))) # (!\pro0|e0|alu0|Mux4~17_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(68))))) # 
-- (!\pro0|e0|alu0|Mux12~11_combout\ & (\pro0|e0|alu0|Mux4~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~11_combout\,
	datab => \pro0|e0|alu0|Mux4~17_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(68),
	datad => \pro0|e0|alu0|Mux4~16_combout\,
	combout => \pro0|e0|alu0|Mux4~18_combout\);

-- Location: LCCOMB_X20_Y12_N28
\pro0|e0|alu0|Mux4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~30_combout\ = (\pro0|e0|alu0|Mux4~34_combout\ & ((\pro0|e0|alu0|Mux4~27_combout\ & (\pro0|e0|alu0|Mux4~29_combout\)) # (!\pro0|e0|alu0|Mux4~27_combout\ & ((\pro0|e0|alu0|Mux4~18_combout\))))) # (!\pro0|e0|alu0|Mux4~34_combout\ & 
-- (\pro0|e0|alu0|Mux4~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~34_combout\,
	datab => \pro0|e0|alu0|Mux4~27_combout\,
	datac => \pro0|e0|alu0|Mux4~29_combout\,
	datad => \pro0|e0|alu0|Mux4~18_combout\,
	combout => \pro0|e0|alu0|Mux4~30_combout\);

-- Location: LCCOMB_X20_Y12_N14
\pro0|e0|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux4~1_combout\ = (\pro0|e0|Mux2~1_combout\ & ((\pro0|e0|alu0|Mux4~32_combout\ & (\pro0|e0|reg0|regs~235_combout\)) # (!\pro0|e0|alu0|Mux4~32_combout\ & ((\pro0|e0|alu0|Mux4~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux2~1_combout\,
	datab => \pro0|e0|reg0|regs~235_combout\,
	datac => \pro0|e0|alu0|Mux4~32_combout\,
	datad => \pro0|e0|alu0|Mux4~30_combout\,
	combout => \pro0|e0|Mux4~1_combout\);

-- Location: LCCOMB_X20_Y12_N26
\pro0|e0|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux4~3_combout\ = (\pro0|e0|Mux4~2_combout\) # ((\pro0|e0|Mux4~1_combout\) # ((\pro0|c0|c_l|Mux42~0_combout\ & \pro0|e0|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \pro0|e0|Mux4~2_combout\,
	datac => \pro0|e0|Mux4~1_combout\,
	datad => \pro0|e0|Mux4~0_combout\,
	combout => \pro0|e0|Mux4~3_combout\);

-- Location: LCFF_X22_Y13_N17
\pro0|e0|reg0|regs~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux4~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~79_regout\);

-- Location: LCCOMB_X20_Y12_N24
\pro0|e0|reg0|regs~47feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~47feeder_combout\ = \pro0|e0|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux4~3_combout\,
	combout => \pro0|e0|reg0|regs~47feeder_combout\);

-- Location: LCFF_X20_Y12_N25
\pro0|e0|reg0|regs~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~47feeder_combout\,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~47_regout\);

-- Location: LCCOMB_X21_Y13_N28
\pro0|e0|reg0|regs~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~233_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & (((\pro0|c0|c_l|Mux22~0_combout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~47_regout\))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (\pro0|e0|reg0|regs~31_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~31_regout\,
	datab => \pro0|e0|reg0|regs~47_regout\,
	datac => \pro0|c0|c_l|Mux21~0_combout\,
	datad => \pro0|c0|c_l|Mux22~0_combout\,
	combout => \pro0|e0|reg0|regs~233_combout\);

-- Location: LCCOMB_X22_Y13_N16
\pro0|e0|reg0|regs~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~234_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~233_combout\ & ((\pro0|e0|reg0|regs~79_regout\))) # (!\pro0|e0|reg0|regs~233_combout\ & (\pro0|e0|reg0|regs~63_regout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~63_regout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~79_regout\,
	datad => \pro0|e0|reg0|regs~233_combout\,
	combout => \pro0|e0|reg0|regs~234_combout\);

-- Location: LCFF_X22_Y13_N3
\pro0|e0|reg0|regs~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux4~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~111_regout\);

-- Location: LCCOMB_X24_Y12_N18
\pro0|e0|reg0|regs~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~231_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~127_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~95_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~95_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~127_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~231_combout\);

-- Location: LCCOMB_X22_Y13_N2
\pro0|e0|reg0|regs~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~232_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~231_combout\ & (\pro0|e0|reg0|regs~143_regout\)) # (!\pro0|e0|reg0|regs~231_combout\ & ((\pro0|e0|reg0|regs~111_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~143_regout\,
	datac => \pro0|e0|reg0|regs~111_regout\,
	datad => \pro0|e0|reg0|regs~231_combout\,
	combout => \pro0|e0|reg0|regs~232_combout\);

-- Location: LCCOMB_X22_Y13_N14
\pro0|e0|reg0|regs~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~235_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~232_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~234_combout\,
	datad => \pro0|e0|reg0|regs~232_combout\,
	combout => \pro0|e0|reg0|regs~235_combout\);

-- Location: LCCOMB_X27_Y13_N4
\pro0|e0|alu0|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~2_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\) # ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT26\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT26\,
	combout => \pro0|e0|alu0|Mux5~2_combout\);

-- Location: LCCOMB_X16_Y14_N0
\pro0|e0|alu0|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~3_combout\ = (\pro0|e0|alu0|Mux5~2_combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\)))) # (!\pro0|e0|alu0|Mux5~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Mux5~2_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	combout => \pro0|e0|alu0|Mux5~3_combout\);

-- Location: LCCOMB_X18_Y18_N24
\pro0|e0|alu0|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~4_combout\ = (\pro0|e0|alu0|Mux5~3_combout\ & (((\pro0|e0|alu0|Mux13~5_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85))) # (!\pro0|e0|alu0|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~5_combout\,
	datab => \pro0|e0|alu0|Mux5~3_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datad => \pro0|e0|alu0|Mux5~2_combout\,
	combout => \pro0|e0|alu0|Mux5~4_combout\);

-- Location: LCCOMB_X18_Y13_N16
\pro0|e0|alu0|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~6_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux5~4_combout\) # ((\pro0|e0|alu0|Mux5~5_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\)))) # (!\pro0|e0|alu0|Mux12~11_combout\ & 
-- (\pro0|e0|alu0|Mux5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux5~5_combout\,
	datab => \pro0|e0|alu0|Mux12~11_combout\,
	datac => \pro0|e0|alu0|Mux5~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\,
	combout => \pro0|e0|alu0|Mux5~6_combout\);

-- Location: LCCOMB_X20_Y14_N22
\pro0|e0|alu0|Mux4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~34_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|c0|c_l|Mux16~4_combout\) # ((\pro0|c0|c_l|Mux14~0_combout\ & !\pro0|c0|ir\(12))))) # (!\pro0|c0|c_l|Mux15~3_combout\ & (\pro0|c0|c_l|Mux14~0_combout\ & ((!\pro0|c0|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|c0|c_l|Mux14~0_combout\,
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|ir\(12),
	combout => \pro0|e0|alu0|Mux4~34_combout\);

-- Location: LCCOMB_X18_Y13_N22
\pro0|e0|alu0|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~13_combout\ = (\pro0|e0|alu0|Mux4~33_combout\ & (((\pro0|e0|alu0|Mux4~34_combout\)))) # (!\pro0|e0|alu0|Mux4~33_combout\ & ((\pro0|e0|alu0|Mux4~34_combout\ & ((\pro0|e0|alu0|Mux5~6_combout\))) # (!\pro0|e0|alu0|Mux4~34_combout\ & 
-- (\pro0|e0|alu0|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux5~12_combout\,
	datab => \pro0|e0|alu0|Mux4~33_combout\,
	datac => \pro0|e0|alu0|Mux5~6_combout\,
	datad => \pro0|e0|alu0|Mux4~34_combout\,
	combout => \pro0|e0|alu0|Mux5~13_combout\);

-- Location: LCCOMB_X18_Y13_N0
\pro0|e0|alu0|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~16_combout\ = (\pro0|e0|alu0|Mux4~33_combout\ & ((\pro0|e0|alu0|Mux5~13_combout\ & (\pro0|e0|alu0|Mux5~15_combout\)) # (!\pro0|e0|alu0|Mux5~13_combout\ & ((\pro0|e0|alu0|Mux5~1_combout\))))) # (!\pro0|e0|alu0|Mux4~33_combout\ & 
-- (((\pro0|e0|alu0|Mux5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux5~15_combout\,
	datab => \pro0|e0|alu0|Mux4~33_combout\,
	datac => \pro0|e0|alu0|Mux5~1_combout\,
	datad => \pro0|e0|alu0|Mux5~13_combout\,
	combout => \pro0|e0|alu0|Mux5~16_combout\);

-- Location: LCCOMB_X18_Y13_N18
\pro0|e0|alu0|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~17_combout\ = (\pro0|e0|alu0|Mux4~32_combout\ & (\pro0|e0|reg0|regs~240_combout\)) # (!\pro0|e0|alu0|Mux4~32_combout\ & ((\pro0|e0|alu0|Mux5~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~240_combout\,
	datac => \pro0|e0|alu0|Mux4~32_combout\,
	datad => \pro0|e0|alu0|Mux5~16_combout\,
	combout => \pro0|e0|alu0|Mux5~17_combout\);

-- Location: LCCOMB_X19_Y13_N24
\pro0|e0|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux5~2_combout\ = (\pro0|e0|Mux5~0_combout\) # ((\pro0|e0|Mux5~1_combout\) # ((\pro0|e0|Mux2~1_combout\ & \pro0|e0|alu0|Mux5~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux5~0_combout\,
	datab => \pro0|e0|Mux2~1_combout\,
	datac => \pro0|e0|Mux5~1_combout\,
	datad => \pro0|e0|alu0|Mux5~17_combout\,
	combout => \pro0|e0|Mux5~2_combout\);

-- Location: LCFF_X19_Y13_N25
\pro0|e0|reg0|regs~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Mux5~2_combout\,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~62_regout\);

-- Location: LCCOMB_X20_Y14_N30
\pro0|e0|reg0|regs~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~239_combout\ = (\pro0|e0|reg0|regs~238_combout\ & (((\pro0|e0|reg0|regs~78_regout\)) # (!\pro0|c0|c_l|Mux21~0_combout\))) # (!\pro0|e0|reg0|regs~238_combout\ & (\pro0|c0|c_l|Mux21~0_combout\ & (\pro0|e0|reg0|regs~62_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~238_combout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~62_regout\,
	datad => \pro0|e0|reg0|regs~78_regout\,
	combout => \pro0|e0|reg0|regs~239_combout\);

-- Location: LCCOMB_X16_Y16_N10
\pro0|e0|reg0|regs~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~236_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & (\pro0|e0|reg0|regs~126_regout\)) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- ((\pro0|e0|reg0|regs~94_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~126_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~94_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~236_combout\);

-- Location: LCCOMB_X18_Y16_N8
\pro0|e0|reg0|regs~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~237_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~236_combout\ & ((\pro0|e0|reg0|regs~142_regout\))) # (!\pro0|e0|reg0|regs~236_combout\ & (\pro0|e0|reg0|regs~110_regout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~110_regout\,
	datab => \pro0|e0|reg0|regs~142_regout\,
	datac => \pro0|c0|c_l|Mux22~0_combout\,
	datad => \pro0|e0|reg0|regs~236_combout\,
	combout => \pro0|e0|reg0|regs~237_combout\);

-- Location: LCCOMB_X21_Y14_N26
\pro0|e0|reg0|regs~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~240_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~237_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~239_combout\,
	datad => \pro0|e0|reg0|regs~237_combout\,
	combout => \pro0|e0|reg0|regs~240_combout\);

-- Location: LCCOMB_X25_Y12_N30
\pro0|e0|alu0|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~13_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & (!\pro0|c0|c_l|Mux18~6_combout\ & \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT7\,
	combout => \pro0|e0|alu0|Mux8~13_combout\);

-- Location: LCCOMB_X21_Y11_N2
\pro0|e0|alu0|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~12_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~184_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~184_combout\,
	datab => \pro0|e0|reg0|regs~179_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X20_Y9_N12
\pro0|e0|alu0|ShiftLeft0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~8_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~161_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~161_combout\,
	datad => \pro0|e0|reg0|regs~156_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X20_Y9_N0
\pro0|e0|alu0|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~17_combout\ = (\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~8_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~12_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~8_combout\,
	combout => \pro0|e0|alu0|Mux8~17_combout\);

-- Location: LCCOMB_X24_Y10_N30
\pro0|e0|alu0|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~27_combout\ = (\pro0|e0|alu0|Mux8~17_combout\) # ((!\pro0|e0|rb_out[2]~6_combout\ & \pro0|e0|alu0|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux8~17_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~26_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X24_Y10_N20
\pro0|e0|alu0|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~18_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Mux8~16_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & (((\pro0|e0|alu0|ShiftLeft0~27_combout\ & 
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~16_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~27_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	combout => \pro0|e0|alu0|Mux8~18_combout\);

-- Location: LCCOMB_X25_Y12_N22
\pro0|e0|alu0|Mux8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~32_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Mux8~13_combout\ & ((\pro0|c0|c_l|Mux16~4_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux8~13_combout\) # 
-- (\pro0|e0|alu0|Mux8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|alu0|Mux8~13_combout\,
	datac => \pro0|e0|alu0|Mux8~18_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux8~32_combout\);

-- Location: LCCOMB_X25_Y12_N12
\pro0|e0|alu0|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~19_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & (((\pro0|c0|c_l|Mux14~1_combout\)))) # (!\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|c0|c_l|Mux14~1_combout\ & (\pro0|e0|alu0|Mux8~31_combout\)) # (!\pro0|c0|c_l|Mux14~1_combout\ & 
-- ((\pro0|e0|alu0|Mux8~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|e0|alu0|Mux8~31_combout\,
	datac => \pro0|c0|c_l|Mux14~1_combout\,
	datad => \pro0|e0|alu0|Mux8~32_combout\,
	combout => \pro0|e0|alu0|Mux8~19_combout\);

-- Location: LCCOMB_X16_Y13_N24
\pro0|e0|alu0|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~6_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Equal1~0_combout\ & !\pro0|c0|c_l|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Equal1~0_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux1~6_combout\);

-- Location: LCCOMB_X15_Y12_N14
\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (((\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~167_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datab => \pro0|e0|reg0|regs~169_combout\,
	datac => \pro0|e0|reg0|regs~167_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\);

-- Location: LCCOMB_X25_Y13_N24
\pro0|e0|alu0|Mux8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~22_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (\pro0|c0|c_l|Mux18~6_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Mux8~22_combout\);

-- Location: LCCOMB_X19_Y17_N18
\pro0|e0|alu0|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal3~3_combout\ = (!\pro0|e0|rb_out[15]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & ((\pro0|c0|c_l|Mux19~0_combout\) # (!\mem0|sram_c|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datac => \pro0|c0|c_l|Mux19~0_combout\,
	datad => \mem0|sram_c|Mux25~2_combout\,
	combout => \pro0|e0|alu0|Equal3~3_combout\);

-- Location: LCCOMB_X14_Y17_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (!\pro0|e0|rb_out[7]~17_combout\ & !\pro0|e0|rb_out[8]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datac => \pro0|e0|rb_out[7]~17_combout\,
	datad => \pro0|e0|rb_out[8]~19_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\);

-- Location: LCCOMB_X14_Y17_N16
\pro0|e0|alu0|ShiftLeft0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~9_combout\ = (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|rb_out[4]~10_combout\ & \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datac => \pro0|e0|rb_out[4]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X15_Y17_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ = (\pro0|e0|alu0|ShiftLeft0~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\)))) # (!\pro0|e0|alu0|ShiftLeft0~9_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\);

-- Location: LCCOMB_X16_Y17_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\ = ((\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~217_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~219_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~219_combout\,
	datac => \pro0|c0|c_l|Mux20~0_combout\,
	datad => \pro0|e0|reg0|regs~217_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\);

-- Location: LCCOMB_X16_Y17_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\ = (\pro0|e0|reg0|regs~215_combout\ & (((!\pro0|e0|alu0|ShiftLeft0~44_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\)) # 
-- (!\pro0|e0|rb_out[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~44_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X16_Y17_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~14_combout\ = ((\pro0|e0|rb_out[2]~6_combout\) # ((\pro0|e0|rb_out[1]~2_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datad => \pro0|e0|rb_out[2]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~14_combout\);

-- Location: LCCOMB_X16_Y17_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~14_combout\) # 
-- (\pro0|e0|rb_out[1]~2_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LCCOMB_X16_Y17_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X16_Y17_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\pro0|e0|reg0|regs~225_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & (\pro0|e0|reg0|regs~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~225_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: LCCOMB_X15_Y17_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X16_Y17_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\ = (\pro0|e0|alu0|ShiftLeft0~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|ShiftLeft0~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\);

-- Location: LCCOMB_X15_Y17_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\pro0|e0|reg0|regs~235_combout\ & ((GND) # (!\pro0|e0|rb_out[0]~4_combout\))) # (!\pro0|e0|reg0|regs~235_combout\ & (\pro0|e0|rb_out[0]~4_combout\ $ (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~235_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~235_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X15_Y17_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))) # (!\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\pro0|e0|rb_out[1]~2_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X15_Y17_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X15_Y17_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ $ (\pro0|e0|rb_out[4]~10_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\) # 
-- (!\pro0|e0|rb_out[4]~10_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ & (!\pro0|e0|rb_out[4]~10_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X15_Y17_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X15_Y17_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ = (\pro0|e0|alu0|ShiftLeft0~46_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|ShiftLeft0~46_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~46_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\);

-- Location: LCCOMB_X15_Y13_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ = (\pro0|e0|alu0|ShiftLeft0~46_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|ShiftLeft0~46_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~46_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\);

-- Location: LCCOMB_X15_Y13_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ = (\pro0|e0|alu0|ShiftLeft0~46_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|reg0|regs~235_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))) # (!\pro0|e0|alu0|ShiftLeft0~46_combout\ & 
-- (\pro0|e0|reg0|regs~235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~235_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~46_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\);

-- Location: LCCOMB_X15_Y13_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\pro0|e0|rb_out[3]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X15_Y13_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ $ (\pro0|e0|rb_out[4]~10_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\) # 
-- (!\pro0|e0|rb_out[4]~10_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ & (!\pro0|e0|rb_out[4]~10_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X15_Y13_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))))) # 
-- (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X15_Y13_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X14_Y13_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\);

-- Location: LCCOMB_X15_Y17_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|ShiftLeft0~46_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))) # 
-- (!\pro0|e0|alu0|ShiftLeft0~46_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~46_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\);

-- Location: LCCOMB_X14_Y13_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\);

-- Location: LCCOMB_X15_Y13_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\);

-- Location: LCCOMB_X15_Y13_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (((\pro0|e0|reg0|regs~240_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\)) 
-- # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\ & ((\pro0|e0|reg0|regs~240_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~240_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\);

-- Location: LCCOMB_X14_Y13_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X14_Y13_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ $ (\pro0|e0|rb_out[2]~6_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # 
-- (!\pro0|e0|rb_out[2]~6_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ & (!\pro0|e0|rb_out[2]~6_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X14_Y13_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|rb_out[3]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X14_Y13_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\pro0|e0|rb_out[6]~14_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # (!\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X14_Y13_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X14_Y13_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\);

-- Location: LCCOMB_X13_Y13_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\);

-- Location: LCCOMB_X13_Y13_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~194_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~194_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~194_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~194_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X13_Y13_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\pro0|e0|rb_out[1]~2_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X13_Y13_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X13_Y13_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\pro0|e0|rb_out[3]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X13_Y13_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)) # (!\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X13_Y13_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\pro0|e0|rb_out[5]~12_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\pro0|e0|rb_out[5]~12_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))) # (!\pro0|e0|rb_out[5]~12_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & (\pro0|e0|rb_out[5]~12_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\pro0|e0|rb_out[5]~12_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datab => \pro0|e0|rb_out[5]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X14_Y13_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\);

-- Location: LCCOMB_X13_Y13_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X13_Y13_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\ = (\pro0|e0|alu0|Equal3~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Equal3~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datab => \pro0|e0|alu0|Equal3~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\);

-- Location: LCCOMB_X13_Y13_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ = (\pro0|e0|alu0|Equal3~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Equal3~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal3~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\);

-- Location: LCCOMB_X13_Y13_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]~16_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\);

-- Location: LCCOMB_X12_Y13_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ = (\pro0|e0|alu0|Equal3~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))) # (!\pro0|e0|alu0|Equal3~3_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal3~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\);

-- Location: LCCOMB_X12_Y13_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ = (\pro0|e0|alu0|Equal3~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Equal3~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datab => \pro0|e0|alu0|Equal3~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\);

-- Location: LCCOMB_X13_Y13_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\ = (\pro0|e0|alu0|Equal3~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Equal3~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \pro0|e0|alu0|Equal3~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\);

-- Location: LCCOMB_X12_Y13_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))) # (!\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\pro0|e0|rb_out[1]~2_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X12_Y13_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # (!\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X12_Y13_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X12_Y13_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\pro0|e0|rb_out[6]~14_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # (!\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X12_Y13_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\pro0|e0|rb_out[7]~17_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\pro0|e0|rb_out[7]~17_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))) # (!\pro0|e0|rb_out[7]~17_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & (\pro0|e0|rb_out[7]~17_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\pro0|e0|rb_out[7]~17_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datab => \pro0|e0|rb_out[7]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X12_Y13_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X13_Y11_N22
\pro0|e0|alu0|Mux8~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~23_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (!\pro0|c0|c_l|Mux18~6_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Mux8~23_combout\);

-- Location: LCCOMB_X25_Y13_N22
\pro0|e0|alu0|Mux8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~24_combout\ = (\pro0|e0|alu0|Mux8~23_combout\) # ((\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datac => \pro0|e0|alu0|Mux8~23_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\,
	combout => \pro0|e0|alu0|Mux8~24_combout\);

-- Location: LCCOMB_X25_Y13_N12
\pro0|e0|alu0|Mux8~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~25_combout\ = (\pro0|e0|alu0|Mux8~21_combout\) # ((\pro0|e0|alu0|Mux1~6_combout\ & ((\pro0|e0|alu0|Mux8~22_combout\) # (\pro0|e0|alu0|Mux8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~21_combout\,
	datab => \pro0|e0|alu0|Mux1~6_combout\,
	datac => \pro0|e0|alu0|Mux8~22_combout\,
	datad => \pro0|e0|alu0|Mux8~24_combout\,
	combout => \pro0|e0|alu0|Mux8~25_combout\);

-- Location: LCCOMB_X25_Y13_N30
\pro0|e0|alu0|Mux8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~26_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|e0|alu0|Mux8~19_combout\ & ((\pro0|e0|alu0|Mux8~25_combout\))) # (!\pro0|e0|alu0|Mux8~19_combout\ & (\pro0|e0|alu0|Mux8~12_combout\)))) # (!\pro0|c0|c_l|Mux15~3_combout\ & 
-- (((\pro0|e0|alu0|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|e0|alu0|Mux8~12_combout\,
	datac => \pro0|e0|alu0|Mux8~19_combout\,
	datad => \pro0|e0|alu0|Mux8~25_combout\,
	combout => \pro0|e0|alu0|Mux8~26_combout\);

-- Location: LCCOMB_X25_Y13_N18
\pro0|e0|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux8~1_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[7]~12_combout\)) # (!\pro0|c0|c_l|Mux41~0_combout\ & ((\pro0|e0|alu0|Mux8~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[7]~12_combout\,
	datab => \pro0|c0|c_l|Mux41~0_combout\,
	datac => \pro0|c0|c_l|Mux42~0_combout\,
	datad => \pro0|e0|alu0|Mux8~26_combout\,
	combout => \pro0|e0|Mux8~1_combout\);

-- Location: LCCOMB_X25_Y13_N8
\pro0|e0|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux8~2_combout\ = (\pro0|e0|Mux8~0_combout\) # (\pro0|e0|Mux8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|Mux8~0_combout\,
	datad => \pro0|e0|Mux8~1_combout\,
	combout => \pro0|e0|Mux8~2_combout\);

-- Location: LCFF_X21_Y13_N3
\pro0|e0|reg0|regs~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux8~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~59_regout\);

-- Location: LCFF_X24_Y16_N1
\pro0|e0|reg0|regs~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux8~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~43_regout\);

-- Location: LCCOMB_X24_Y16_N0
\pro0|e0|reg0|regs~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~197_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\) # ((\pro0|e0|reg0|regs~43_regout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (!\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~27_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~43_regout\,
	datad => \pro0|e0|reg0|regs~27_regout\,
	combout => \pro0|e0|reg0|regs~197_combout\);

-- Location: LCCOMB_X24_Y16_N14
\pro0|e0|reg0|regs~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~198_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~197_combout\ & (\pro0|e0|reg0|regs~75_regout\)) # (!\pro0|e0|reg0|regs~197_combout\ & ((\pro0|e0|reg0|regs~59_regout\))))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~75_regout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~59_regout\,
	datad => \pro0|e0|reg0|regs~197_combout\,
	combout => \pro0|e0|reg0|regs~198_combout\);

-- Location: LCFF_X25_Y13_N9
\pro0|e0|reg0|regs~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Mux8~2_combout\,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~107_regout\);

-- Location: LCFF_X24_Y16_N29
\pro0|e0|reg0|regs~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux8~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~123_regout\);

-- Location: LCCOMB_X24_Y16_N28
\pro0|e0|reg0|regs~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~195_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|c0|c_l|Mux21~0_combout\)) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & (\pro0|e0|reg0|regs~123_regout\)) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- ((\pro0|e0|reg0|regs~91_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~123_regout\,
	datad => \pro0|e0|reg0|regs~91_regout\,
	combout => \pro0|e0|reg0|regs~195_combout\);

-- Location: LCCOMB_X24_Y16_N26
\pro0|e0|reg0|regs~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~196_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~195_combout\ & (\pro0|e0|reg0|regs~139_regout\)) # (!\pro0|e0|reg0|regs~195_combout\ & ((\pro0|e0|reg0|regs~107_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~139_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~107_regout\,
	datad => \pro0|e0|reg0|regs~195_combout\,
	combout => \pro0|e0|reg0|regs~196_combout\);

-- Location: LCCOMB_X24_Y16_N24
\pro0|e0|reg0|regs~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~199_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~196_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~198_combout\,
	datad => \pro0|e0|reg0|regs~196_combout\,
	combout => \pro0|e0|reg0|regs~199_combout\);

-- Location: LCCOMB_X27_Y13_N24
\pro0|e0|alu0|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~2_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\) # ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT22\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT22\,
	combout => \pro0|e0|alu0|Mux9~2_combout\);

-- Location: LCCOMB_X18_Y14_N4
\pro0|e0|alu0|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~0_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Mux9~0_combout\);

-- Location: LCCOMB_X18_Y14_N2
\pro0|e0|alu0|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~1_combout\ = (\pro0|e0|alu0|Equal1~1_combout\ & ((\pro0|e0|alu0|Mux9~0_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Equal1~1_combout\,
	datac => \pro0|e0|alu0|Mux9~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\,
	combout => \pro0|e0|alu0|Mux9~1_combout\);

-- Location: LCCOMB_X18_Y14_N0
\pro0|e0|alu0|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~3_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux9~2_combout\ & ((\pro0|e0|alu0|Mux9~1_combout\))) # (!\pro0|e0|alu0|Mux9~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153))))) # 
-- (!\pro0|e0|alu0|Mux12~11_combout\ & (((\pro0|e0|alu0|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	datab => \pro0|e0|alu0|Mux12~11_combout\,
	datac => \pro0|e0|alu0|Mux9~2_combout\,
	datad => \pro0|e0|alu0|Mux9~1_combout\,
	combout => \pro0|e0|alu0|Mux9~3_combout\);

-- Location: LCCOMB_X18_Y14_N28
\pro0|e0|alu0|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~14_combout\ = (\pro0|e0|alu0|Mux9~13_combout\ & (((\pro0|e0|reg0|regs~204_combout\)) # (!\pro0|e0|alu0|Mux11~26_combout\))) # (!\pro0|e0|alu0|Mux9~13_combout\ & (\pro0|e0|alu0|Mux11~26_combout\ & ((\pro0|e0|alu0|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux9~13_combout\,
	datab => \pro0|e0|alu0|Mux11~26_combout\,
	datac => \pro0|e0|reg0|regs~204_combout\,
	datad => \pro0|e0|alu0|Mux9~3_combout\,
	combout => \pro0|e0|alu0|Mux9~14_combout\);

-- Location: LCCOMB_X18_Y14_N8
\pro0|e0|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux9~1_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[6]~10_combout\)) # (!\pro0|c0|c_l|Mux41~0_combout\ & ((\pro0|e0|alu0|Mux9~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[6]~10_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|c0|c_l|Mux41~0_combout\,
	datad => \pro0|e0|alu0|Mux9~14_combout\,
	combout => \pro0|e0|Mux9~1_combout\);

-- Location: LCCOMB_X18_Y14_N6
\pro0|e0|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux9~0_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[14]~14\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[6]~6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[14]~14\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \SRAM_DQ[6]~6\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|e0|Mux9~0_combout\);

-- Location: LCCOMB_X18_Y14_N14
\pro0|e0|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux9~2_combout\ = (\pro0|e0|Mux9~1_combout\) # (\pro0|e0|Mux9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|Mux9~1_combout\,
	datad => \pro0|e0|Mux9~0_combout\,
	combout => \pro0|e0|Mux9~2_combout\);

-- Location: LCCOMB_X25_Y16_N16
\pro0|e0|reg0|regs~138feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~138feeder_combout\ = \pro0|e0|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux9~2_combout\,
	combout => \pro0|e0|reg0|regs~138feeder_combout\);

-- Location: LCFF_X25_Y16_N17
\pro0|e0|reg0|regs~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~138feeder_combout\,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~138_regout\);

-- Location: LCCOMB_X25_Y16_N26
\pro0|e0|reg0|regs~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~201_combout\ = (\pro0|e0|reg0|regs~200_combout\ & (((\pro0|e0|reg0|regs~138_regout\)) # (!\pro0|c0|c_l|Mux22~0_combout\))) # (!\pro0|e0|reg0|regs~200_combout\ & (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~106_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~200_combout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~138_regout\,
	datad => \pro0|e0|reg0|regs~106_regout\,
	combout => \pro0|e0|reg0|regs~201_combout\);

-- Location: LCFF_X18_Y14_N21
\pro0|e0|reg0|regs~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux9~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~58_regout\);

-- Location: LCFF_X21_Y14_N19
\pro0|e0|reg0|regs~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux9~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~42_regout\);

-- Location: LCCOMB_X21_Y14_N18
\pro0|e0|reg0|regs~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~202_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~42_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~26_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~26_regout\,
	datac => \pro0|e0|reg0|regs~42_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~202_combout\);

-- Location: LCCOMB_X21_Y14_N14
\pro0|e0|reg0|regs~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~203_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~202_combout\ & (\pro0|e0|reg0|regs~74_regout\)) # (!\pro0|e0|reg0|regs~202_combout\ & ((\pro0|e0|reg0|regs~58_regout\))))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~74_regout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~58_regout\,
	datad => \pro0|e0|reg0|regs~202_combout\,
	combout => \pro0|e0|reg0|regs~203_combout\);

-- Location: LCCOMB_X22_Y14_N16
\pro0|e0|reg0|regs~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~204_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~201_combout\)) # (!\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~203_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~201_combout\,
	datad => \pro0|e0|reg0|regs~203_combout\,
	combout => \pro0|e0|reg0|regs~204_combout\);

-- Location: LCCOMB_X27_Y12_N30
\pro0|e0|alu0|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~17_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT24\)) # (!\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux7~17_combout\);

-- Location: LCCOMB_X16_Y16_N12
\pro0|e0|alu0|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~6_combout\ = (\pro0|c0|c_l|Mux16~4_combout\ & \pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux8~6_combout\);

-- Location: LCCOMB_X26_Y12_N8
\pro0|e0|alu0|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~18_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & ((\pro0|e0|alu0|Mux7~17_combout\) # ((\pro0|e0|alu0|Mux8~6_combout\ & \pro0|e0|reg0|regs~194_combout\)))) # (!\pro0|e0|alu0|Mux4~8_combout\ & (((\pro0|e0|alu0|Mux8~6_combout\ & 
-- \pro0|e0|reg0|regs~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~8_combout\,
	datab => \pro0|e0|alu0|Mux7~17_combout\,
	datac => \pro0|e0|alu0|Mux8~6_combout\,
	datad => \pro0|e0|reg0|regs~194_combout\,
	combout => \pro0|e0|alu0|Mux7~18_combout\);

-- Location: LCCOMB_X23_Y12_N8
\pro0|e0|alu0|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~19_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- \pro0|c0|c_l|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux7~19_combout\);

-- Location: LCCOMB_X13_Y12_N26
\pro0|e0|alu0|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~20_combout\ = (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Equal3~3_combout\ & !\pro0|c0|c_l|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datab => \pro0|e0|alu0|Equal3~3_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux7~20_combout\);

-- Location: LCCOMB_X23_Y12_N6
\pro0|e0|alu0|Mux7~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~21_combout\ = (\pro0|e0|alu0|Mux7~20_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (\pro0|c0|c_l|Mux18~6_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\,
	datad => \pro0|e0|alu0|Mux7~20_combout\,
	combout => \pro0|e0|alu0|Mux7~21_combout\);

-- Location: LCCOMB_X23_Y12_N12
\pro0|e0|alu0|Mux7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~22_combout\ = (\pro0|e0|alu0|Mux7~18_combout\) # ((\pro0|e0|alu0|Mux1~6_combout\ & ((\pro0|e0|alu0|Mux7~19_combout\) # (\pro0|e0|alu0|Mux7~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~6_combout\,
	datab => \pro0|e0|alu0|Mux7~18_combout\,
	datac => \pro0|e0|alu0|Mux7~19_combout\,
	datad => \pro0|e0|alu0|Mux7~21_combout\,
	combout => \pro0|e0|alu0|Mux7~22_combout\);

-- Location: LCCOMB_X23_Y12_N22
\pro0|e0|alu0|Mux7~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~23_combout\ = (\pro0|e0|alu0|Mux7~16_combout\ & (((\pro0|e0|alu0|Mux7~22_combout\) # (!\pro0|c0|c_l|Mux14~1_combout\)))) # (!\pro0|e0|alu0|Mux7~16_combout\ & (\pro0|e0|alu0|Mux7~30_combout\ & (\pro0|c0|c_l|Mux14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~16_combout\,
	datab => \pro0|e0|alu0|Mux7~30_combout\,
	datac => \pro0|c0|c_l|Mux14~1_combout\,
	datad => \pro0|e0|alu0|Mux7~22_combout\,
	combout => \pro0|e0|alu0|Mux7~23_combout\);

-- Location: LCCOMB_X23_Y12_N4
\pro0|e0|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux7~0_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[8]~14_combout\)) # (!\pro0|c0|c_l|Mux41~0_combout\ & ((\pro0|e0|alu0|Mux7~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[8]~14_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|c0|c_l|Mux41~0_combout\,
	datad => \pro0|e0|alu0|Mux7~23_combout\,
	combout => \pro0|e0|Mux7~0_combout\);

-- Location: LCCOMB_X23_Y12_N30
\pro0|e0|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux7~1_combout\ = (\pro0|e0|Mux7~0_combout\) # ((\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|ir~7_combout\) # (\mem0|sram_c|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir~7_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|e0|Mux7~0_combout\,
	datad => \mem0|sram_c|Mux5~4_combout\,
	combout => \pro0|e0|Mux7~1_combout\);

-- Location: LCCOMB_X25_Y16_N30
\pro0|e0|reg0|regs~60feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~60feeder_combout\ = \pro0|e0|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux7~1_combout\,
	combout => \pro0|e0|reg0|regs~60feeder_combout\);

-- Location: LCFF_X25_Y16_N31
\pro0|e0|reg0|regs~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~60feeder_combout\,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~60_regout\);

-- Location: LCCOMB_X25_Y12_N26
\pro0|e0|reg0|regs~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~268_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~44_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~28_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~44_regout\,
	datab => \pro0|e0|reg0|regs~28_regout\,
	datac => \pro0|c0|c_l|Mux25~1_combout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~268_combout\);

-- Location: LCCOMB_X25_Y16_N4
\pro0|e0|reg0|regs~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~269_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~268_combout\ & (\pro0|e0|reg0|regs~76_regout\)) # (!\pro0|e0|reg0|regs~268_combout\ & ((\pro0|e0|reg0|regs~60_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~76_regout\,
	datab => \pro0|e0|reg0|regs~60_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|e0|reg0|regs~268_combout\,
	combout => \pro0|e0|reg0|regs~269_combout\);

-- Location: LCFF_X24_Y12_N25
\pro0|e0|reg0|regs~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux7~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~92_regout\);

-- Location: LCCOMB_X24_Y12_N24
\pro0|e0|reg0|regs~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~266_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~124_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~92_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~124_regout\,
	datac => \pro0|e0|reg0|regs~92_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~266_combout\);

-- Location: LCCOMB_X25_Y16_N2
\pro0|e0|reg0|regs~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~267_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~266_combout\ & (\pro0|e0|reg0|regs~140_regout\)) # (!\pro0|e0|reg0|regs~266_combout\ & ((\pro0|e0|reg0|regs~108_regout\))))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~140_regout\,
	datab => \pro0|e0|reg0|regs~108_regout\,
	datac => \pro0|c0|c_l|Mux25~1_combout\,
	datad => \pro0|e0|reg0|regs~266_combout\,
	combout => \pro0|e0|reg0|regs~267_combout\);

-- Location: LCCOMB_X25_Y16_N10
\mem0|sram_c|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux25~2_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~267_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~269_combout\,
	datad => \pro0|e0|reg0|regs~267_combout\,
	combout => \mem0|sram_c|Mux25~2_combout\);

-- Location: LCCOMB_X19_Y17_N0
\pro0|e0|rb_out[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[8]~19_combout\ = (\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|rb_out[15]~18_combout\,
	datad => \mem0|sram_c|Mux25~2_combout\,
	combout => \pro0|e0|rb_out[8]~19_combout\);

-- Location: LCCOMB_X15_Y11_N10
\pro0|e0|alu0|sub[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|sub[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|reg0|regs~209_combout\ & (!\pro0|e0|alu0|sub[4]~9\)) # (!\pro0|e0|reg0|regs~209_combout\ & ((\pro0|e0|alu0|sub[4]~9\) # (GND))))) # (!\pro0|e0|rb_out[5]~12_combout\ & 
-- ((\pro0|e0|reg0|regs~209_combout\ & (\pro0|e0|alu0|sub[4]~9\ & VCC)) # (!\pro0|e0|reg0|regs~209_combout\ & (!\pro0|e0|alu0|sub[4]~9\))))
-- \pro0|e0|alu0|sub[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|sub[4]~9\) # (!\pro0|e0|reg0|regs~209_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|reg0|regs~209_combout\ & !\pro0|e0|alu0|sub[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|reg0|regs~209_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|sub[4]~9\,
	combout => \pro0|e0|alu0|sub[5]~10_combout\,
	cout => \pro0|e0|alu0|sub[5]~11\);

-- Location: LCCOMB_X23_Y12_N10
\pro0|e0|alu0|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~14_combout\ = (\pro0|e0|alu0|Mux6~13_combout\ & (((\pro0|e0|alu0|suma[9]~18_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\))) # (!\pro0|e0|alu0|Mux6~13_combout\ & (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|sub[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~13_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|sub[9]~18_combout\,
	datad => \pro0|e0|alu0|suma[9]~18_combout\,
	combout => \pro0|e0|alu0|Mux6~14_combout\);

-- Location: LCCOMB_X27_Y13_N6
\pro0|e0|alu0|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~2_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT25\) # ((\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT25\ 
-- & !\pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux6~2_combout\);

-- Location: LCCOMB_X18_Y13_N4
\pro0|e0|alu0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~0_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Mux13~5_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datab => \pro0|e0|alu0|Mux13~5_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	combout => \pro0|e0|alu0|Mux6~0_combout\);

-- Location: LCCOMB_X18_Y13_N26
\pro0|e0|alu0|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~1_combout\ = (\pro0|e0|alu0|Mux6~0_combout\) # ((\pro0|e0|alu0|Mux13~7_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~7_combout\,
	datac => \pro0|e0|alu0|Mux6~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\,
	combout => \pro0|e0|alu0|Mux6~1_combout\);

-- Location: LCCOMB_X18_Y13_N28
\pro0|e0|alu0|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~3_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux6~2_combout\ & ((\pro0|e0|alu0|Mux6~1_combout\))) # (!\pro0|e0|alu0|Mux6~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102))))) # 
-- (!\pro0|e0|alu0|Mux12~11_combout\ & (((\pro0|e0|alu0|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	datab => \pro0|e0|alu0|Mux12~11_combout\,
	datac => \pro0|e0|alu0|Mux6~2_combout\,
	datad => \pro0|e0|alu0|Mux6~1_combout\,
	combout => \pro0|e0|alu0|Mux6~3_combout\);

-- Location: LCCOMB_X18_Y13_N2
\pro0|e0|alu0|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~15_combout\ = (\pro0|e0|alu0|Mux6~12_combout\ & ((\pro0|e0|alu0|Mux6~14_combout\) # ((!\pro0|e0|alu0|Mux4~34_combout\)))) # (!\pro0|e0|alu0|Mux6~12_combout\ & (((\pro0|e0|alu0|Mux4~34_combout\ & \pro0|e0|alu0|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~12_combout\,
	datab => \pro0|e0|alu0|Mux6~14_combout\,
	datac => \pro0|e0|alu0|Mux4~34_combout\,
	datad => \pro0|e0|alu0|Mux6~3_combout\,
	combout => \pro0|e0|alu0|Mux6~15_combout\);

-- Location: LCCOMB_X18_Y13_N24
\pro0|e0|alu0|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~16_combout\ = (\pro0|e0|alu0|Mux4~32_combout\ & (\pro0|e0|reg0|regs~245_combout\)) # (!\pro0|e0|alu0|Mux4~32_combout\ & ((\pro0|e0|alu0|Mux6~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~245_combout\,
	datac => \pro0|e0|alu0|Mux4~32_combout\,
	datad => \pro0|e0|alu0|Mux6~15_combout\,
	combout => \pro0|e0|alu0|Mux6~16_combout\);

-- Location: LCFF_X18_Y11_N17
\pro0|c0|pc_s[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[9]~8_combout\,
	sdata => \pro0|e0|alu0|Mux6~16_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(9));

-- Location: LCCOMB_X18_Y11_N2
\pro0|e0|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux6~2_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & (\pro0|e0|new_pc[9]~16_combout\ & \pro0|c0|c_l|Mux41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|e0|new_pc[9]~16_combout\,
	datad => \pro0|c0|c_l|Mux41~0_combout\,
	combout => \pro0|e0|Mux6~2_combout\);

-- Location: LCCOMB_X18_Y13_N12
\pro0|e0|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux6~1_combout\ = (\pro0|e0|Mux2~1_combout\ & ((\pro0|e0|alu0|Mux4~32_combout\ & (\pro0|e0|reg0|regs~245_combout\)) # (!\pro0|e0|alu0|Mux4~32_combout\ & ((\pro0|e0|alu0|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~245_combout\,
	datab => \pro0|e0|Mux2~1_combout\,
	datac => \pro0|e0|alu0|Mux4~32_combout\,
	datad => \pro0|e0|alu0|Mux6~15_combout\,
	combout => \pro0|e0|Mux6~1_combout\);

-- Location: LCCOMB_X18_Y13_N14
\pro0|e0|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux6~3_combout\ = (\pro0|e0|Mux6~2_combout\) # ((\pro0|e0|Mux6~1_combout\) # ((\pro0|c0|c_l|Mux42~0_combout\ & \pro0|e0|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \pro0|e0|Mux6~2_combout\,
	datac => \pro0|e0|Mux6~0_combout\,
	datad => \pro0|e0|Mux6~1_combout\,
	combout => \pro0|e0|Mux6~3_combout\);

-- Location: LCFF_X19_Y17_N27
\pro0|e0|reg0|regs~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux6~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~61_regout\);

-- Location: LCCOMB_X20_Y13_N0
\pro0|e0|reg0|regs~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~243_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~45_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~29_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~29_regout\,
	datac => \pro0|e0|reg0|regs~45_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~243_combout\);

-- Location: LCFF_X18_Y13_N5
\pro0|e0|reg0|regs~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux6~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~77_regout\);

-- Location: LCCOMB_X19_Y17_N24
\pro0|e0|reg0|regs~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~244_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~243_combout\ & ((\pro0|e0|reg0|regs~77_regout\))) # (!\pro0|e0|reg0|regs~243_combout\ & (\pro0|e0|reg0|regs~61_regout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux21~0_combout\,
	datab => \pro0|e0|reg0|regs~61_regout\,
	datac => \pro0|e0|reg0|regs~243_combout\,
	datad => \pro0|e0|reg0|regs~77_regout\,
	combout => \pro0|e0|reg0|regs~244_combout\);

-- Location: LCFF_X20_Y17_N29
\pro0|e0|reg0|regs~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux6~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~109_regout\);

-- Location: LCFF_X24_Y12_N7
\pro0|e0|reg0|regs~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux6~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~125_regout\);

-- Location: LCCOMB_X24_Y12_N6
\pro0|e0|reg0|regs~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~241_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~125_regout\))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (\pro0|e0|reg0|regs~93_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~93_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~125_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~241_combout\);

-- Location: LCCOMB_X20_Y17_N28
\pro0|e0|reg0|regs~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~242_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~241_combout\ & (\pro0|e0|reg0|regs~141_regout\)) # (!\pro0|e0|reg0|regs~241_combout\ & ((\pro0|e0|reg0|regs~109_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~141_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~109_regout\,
	datad => \pro0|e0|reg0|regs~241_combout\,
	combout => \pro0|e0|reg0|regs~242_combout\);

-- Location: LCCOMB_X19_Y17_N2
\pro0|e0|reg0|regs~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~245_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~242_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~244_combout\,
	datad => \pro0|e0|reg0|regs~242_combout\,
	combout => \pro0|e0|reg0|regs~245_combout\);

-- Location: LCCOMB_X23_Y11_N0
\pro0|e0|alu0|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~10_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~240_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~245_combout\,
	datad => \pro0|e0|reg0|regs~240_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~10_combout\);

-- Location: LCCOMB_X14_Y12_N4
\pro0|e0|alu0|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~2_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~9_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~9_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~10_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~2_combout\);

-- Location: LCCOMB_X14_Y14_N16
\pro0|e0|alu0|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~10_combout\ = (!\pro0|e0|alu0|ShiftRight0~8_combout\ & ((!\pro0|c0|c_l|Mux18~6_combout\) # (!\pro0|e0|alu0|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux11~10_combout\);

-- Location: LCCOMB_X14_Y14_N26
\pro0|e0|alu0|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~11_combout\ = (\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\))) # (!\pro0|e0|alu0|ShiftRight0~8_combout\ & (!\pro0|e0|alu0|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux11~11_combout\);

-- Location: LCCOMB_X16_Y10_N16
\pro0|e0|alu0|ShiftRight1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~6_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~204_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~209_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~204_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~6_combout\);

-- Location: LCCOMB_X16_Y11_N8
\pro0|e0|alu0|ShiftRight1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~5_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~194_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~199_combout\,
	datad => \pro0|e0|reg0|regs~194_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~5_combout\);

-- Location: LCCOMB_X16_Y9_N8
\pro0|e0|alu0|ShiftRight0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~0_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~5_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~2_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~6_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~5_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~0_combout\);

-- Location: LCCOMB_X14_Y12_N8
\pro0|e0|alu0|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~0_combout\ = (\pro0|e0|alu0|Mux11~10_combout\ & ((\pro0|e0|alu0|Mux11~11_combout\ & ((\pro0|e0|alu0|ShiftRight0~0_combout\))) # (!\pro0|e0|alu0|Mux11~11_combout\ & (\pro0|e0|alu0|ShiftRight1~24_combout\)))) # 
-- (!\pro0|e0|alu0|Mux11~10_combout\ & (((\pro0|e0|alu0|Mux11~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~24_combout\,
	datab => \pro0|e0|alu0|Mux11~10_combout\,
	datac => \pro0|e0|alu0|Mux11~11_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~0_combout\,
	combout => \pro0|e0|alu0|Mux10~0_combout\);

-- Location: LCCOMB_X15_Y9_N18
\pro0|e0|alu0|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~6_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Add2~6_combout\) # (\pro0|e0|alu0|ShiftRight0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux11~6_combout\);

-- Location: LCCOMB_X14_Y12_N10
\pro0|e0|alu0|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~1_combout\ = (\pro0|e0|alu0|Mux10~0_combout\ & ((\pro0|e0|reg0|regs~215_combout\) # ((!\pro0|e0|alu0|Mux11~6_combout\)))) # (!\pro0|e0|alu0|Mux10~0_combout\ & (((\pro0|e0|alu0|Mux11~6_combout\ & 
-- \pro0|e0|alu0|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~215_combout\,
	datab => \pro0|e0|alu0|Mux10~0_combout\,
	datac => \pro0|e0|alu0|Mux11~6_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~17_combout\,
	combout => \pro0|e0|alu0|Mux10~1_combout\);

-- Location: LCCOMB_X14_Y12_N0
\pro0|e0|alu0|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~4_combout\ = (\pro0|e0|alu0|Mux10~3_combout\ & (((\pro0|e0|alu0|Mux10~1_combout\)) # (!\pro0|e0|alu0|Mux4~9_combout\))) # (!\pro0|e0|alu0|Mux10~3_combout\ & (\pro0|e0|alu0|Mux4~9_combout\ & (\pro0|e0|alu0|ShiftRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux10~3_combout\,
	datab => \pro0|e0|alu0|Mux4~9_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~2_combout\,
	datad => \pro0|e0|alu0|Mux10~1_combout\,
	combout => \pro0|e0|alu0|Mux10~4_combout\);

-- Location: LCCOMB_X23_Y11_N4
\pro0|e0|alu0|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~10_combout\ = (\pro0|e0|alu0|Mux10~9_combout\ & ((\pro0|e0|alu0|suma[5]~10_combout\) # ((!\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|e0|alu0|Mux10~9_combout\ & (((\pro0|e0|alu0|sub[5]~10_combout\ & \pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux10~9_combout\,
	datab => \pro0|e0|alu0|suma[5]~10_combout\,
	datac => \pro0|e0|alu0|sub[5]~10_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux10~10_combout\);

-- Location: LCCOMB_X23_Y11_N2
\pro0|e0|alu0|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~11_combout\ = (\pro0|e0|alu0|Mux12~13_combout\ & (((\pro0|e0|alu0|Mux12~12_combout\)))) # (!\pro0|e0|alu0|Mux12~13_combout\ & ((\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|Mux10~10_combout\)) # (!\pro0|e0|alu0|Mux12~12_combout\ & 
-- ((\pro0|e0|rb_out[5]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~13_combout\,
	datab => \pro0|e0|alu0|Mux10~10_combout\,
	datac => \pro0|e0|rb_out[5]~12_combout\,
	datad => \pro0|e0|alu0|Mux12~12_combout\,
	combout => \pro0|e0|alu0|Mux10~11_combout\);

-- Location: LCCOMB_X16_Y11_N14
\pro0|e0|alu0|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~13_combout\ = (!\pro0|c0|c_l|Mux16~4_combout\ & \pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux12~13_combout\);

-- Location: LCCOMB_X23_Y11_N28
\pro0|e0|alu0|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~12_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Mux10~11_combout\) # ((\pro0|e0|reg0|regs~209_combout\ & \pro0|e0|alu0|Mux12~13_combout\)))) # (!\pro0|e0|rb_out[5]~12_combout\ & (\pro0|e0|alu0|Mux10~11_combout\ & 
-- ((\pro0|e0|reg0|regs~209_combout\) # (!\pro0|e0|alu0|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Mux10~11_combout\,
	datac => \pro0|e0|reg0|regs~209_combout\,
	datad => \pro0|e0|alu0|Mux12~13_combout\,
	combout => \pro0|e0|alu0|Mux10~12_combout\);

-- Location: LCCOMB_X27_Y13_N26
\pro0|e0|alu0|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~7_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT21\))) # 
-- (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux10~7_combout\);

-- Location: LCCOMB_X12_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\);

-- Location: LCCOMB_X12_Y13_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\);

-- Location: LCCOMB_X12_Y13_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\);

-- Location: LCCOMB_X12_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\);

-- Location: LCCOMB_X12_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\);

-- Location: LCCOMB_X13_Y11_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ = (\pro0|e0|alu0|Equal3~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|reg0|regs~194_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))))) # (!\pro0|e0|alu0|Equal3~3_combout\ & (\pro0|e0|reg0|regs~194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~194_combout\,
	datab => \pro0|e0|alu0|Equal3~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\);

-- Location: LCCOMB_X13_Y11_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\);

-- Location: LCCOMB_X13_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))) # (!\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\pro0|e0|rb_out[1]~2_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X13_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\pro0|e0|rb_out[3]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))) # (!\pro0|e0|rb_out[3]~8_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\pro0|e0|rb_out[3]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X13_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)) # (!\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X13_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X13_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\pro0|e0|rb_out[6]~14_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)) # (!\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X13_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X13_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\pro0|e0|rb_out[9]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (GND))) # (!\pro0|e0|rb_out[9]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ & (\pro0|e0|rb_out[9]~20_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\pro0|e0|rb_out[9]~20_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datab => \pro0|e0|rb_out[9]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X13_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X13_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))) # (!\pro0|e0|alu0|Equal3~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal3~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\);

-- Location: LCCOMB_X13_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Equal3~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal3~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\);

-- Location: LCCOMB_X16_Y10_N26
\pro0|e0|alu0|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal3~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (!\pro0|e0|rb_out[11]~22_combout\ & !\pro0|e0|rb_out[10]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datac => \pro0|e0|rb_out[11]~22_combout\,
	datad => \pro0|e0|rb_out[10]~21_combout\,
	combout => \pro0|e0|alu0|Equal3~2_combout\);

-- Location: LCCOMB_X16_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|Equal3~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datab => \pro0|e0|alu0|Equal3~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\);

-- Location: LCCOMB_X14_Y11_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))) # (!\pro0|e0|alu0|Equal3~2_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Equal3~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\);

-- Location: LCCOMB_X14_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~209_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~209_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~209_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~209_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X14_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # (!\pro0|e0|rb_out[1]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\pro0|e0|rb_out[1]~2_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X14_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ $ (\pro0|e0|rb_out[2]~6_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\) # 
-- (!\pro0|e0|rb_out[2]~6_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ & (!\pro0|e0|rb_out[2]~6_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X14_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X14_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # (!\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X14_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X14_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ $ (\pro0|e0|rb_out[6]~14_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\) # 
-- (!\pro0|e0|rb_out[6]~14_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ & (!\pro0|e0|rb_out[6]~14_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datab => \pro0|e0|rb_out[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X14_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X14_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ $ (\pro0|e0|rb_out[8]~19_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\) # 
-- (!\pro0|e0|rb_out[8]~19_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ & (!\pro0|e0|rb_out[8]~19_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datab => \pro0|e0|rb_out[8]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X14_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\pro0|e0|rb_out[9]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # (GND))) # (!\pro0|e0|rb_out[9]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & (\pro0|e0|rb_out[9]~20_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & ((\pro0|e0|rb_out[9]~20_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datab => \pro0|e0|rb_out[9]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X14_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ $ (\pro0|e0|rb_out[10]~21_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\) # 
-- (!\pro0|e0|rb_out[10]~21_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ & (!\pro0|e0|rb_out[10]~21_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datab => \pro0|e0|rb_out[10]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X14_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X16_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) = ((\pro0|e0|rb_out[11]~22_combout\) # (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datac => \pro0|e0|rb_out[11]~22_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170));

-- Location: LCCOMB_X18_Y17_N26
\pro0|e0|alu0|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~5_combout\ = (\pro0|e0|alu0|Mux13~5_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~5_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Mux10~5_combout\);

-- Location: LCCOMB_X18_Y17_N12
\pro0|e0|alu0|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~6_combout\ = (\pro0|e0|alu0|Mux10~5_combout\) # ((\pro0|e0|alu0|Mux13~7_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~7_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\,
	datad => \pro0|e0|alu0|Mux10~5_combout\,
	combout => \pro0|e0|alu0|Mux10~6_combout\);

-- Location: LCCOMB_X18_Y17_N18
\pro0|e0|alu0|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~8_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux10~7_combout\ & ((\pro0|e0|alu0|Mux10~6_combout\))) # (!\pro0|e0|alu0|Mux10~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170))))) # 
-- (!\pro0|e0|alu0|Mux12~11_combout\ & (\pro0|e0|alu0|Mux10~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~11_combout\,
	datab => \pro0|e0|alu0|Mux10~7_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	datad => \pro0|e0|alu0|Mux10~6_combout\,
	combout => \pro0|e0|alu0|Mux10~8_combout\);

-- Location: LCCOMB_X18_Y17_N28
\pro0|e0|alu0|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~13_combout\ = (\pro0|e0|alu0|Mux11~27_combout\ & (((\pro0|e0|alu0|Mux11~26_combout\)))) # (!\pro0|e0|alu0|Mux11~27_combout\ & ((\pro0|e0|alu0|Mux11~26_combout\ & ((\pro0|e0|alu0|Mux10~8_combout\))) # (!\pro0|e0|alu0|Mux11~26_combout\ & 
-- (\pro0|e0|alu0|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~27_combout\,
	datab => \pro0|e0|alu0|Mux10~12_combout\,
	datac => \pro0|e0|alu0|Mux11~26_combout\,
	datad => \pro0|e0|alu0|Mux10~8_combout\,
	combout => \pro0|e0|alu0|Mux10~13_combout\);

-- Location: LCCOMB_X18_Y17_N14
\pro0|e0|alu0|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~14_combout\ = (\pro0|e0|alu0|Mux11~27_combout\ & ((\pro0|e0|alu0|Mux10~13_combout\ & ((\pro0|e0|reg0|regs~209_combout\))) # (!\pro0|e0|alu0|Mux10~13_combout\ & (\pro0|e0|alu0|Mux10~4_combout\)))) # (!\pro0|e0|alu0|Mux11~27_combout\ & 
-- (((\pro0|e0|alu0|Mux10~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~27_combout\,
	datab => \pro0|e0|alu0|Mux10~4_combout\,
	datac => \pro0|e0|reg0|regs~209_combout\,
	datad => \pro0|e0|alu0|Mux10~13_combout\,
	combout => \pro0|e0|alu0|Mux10~14_combout\);

-- Location: LCCOMB_X18_Y17_N22
\pro0|e0|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux10~0_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[13]~13\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[5]~5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \SRAM_DQ[13]~13\,
	datac => \SRAM_DQ[5]~5\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|e0|Mux10~0_combout\);

-- Location: LCCOMB_X18_Y17_N16
\pro0|e0|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux10~2_combout\ = (\pro0|e0|Mux10~1_combout\) # ((\pro0|e0|Mux10~0_combout\) # ((\pro0|e0|Mux2~1_combout\ & \pro0|e0|alu0|Mux10~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux2~1_combout\,
	datab => \pro0|e0|Mux10~1_combout\,
	datac => \pro0|e0|alu0|Mux10~14_combout\,
	datad => \pro0|e0|Mux10~0_combout\,
	combout => \pro0|e0|Mux10~2_combout\);

-- Location: LCCOMB_X26_Y17_N24
\pro0|e0|reg0|regs~137feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~137feeder_combout\ = \pro0|e0|Mux10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux10~2_combout\,
	combout => \pro0|e0|reg0|regs~137feeder_combout\);

-- Location: LCFF_X26_Y17_N25
\pro0|e0|reg0|regs~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~137feeder_combout\,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~137_regout\);

-- Location: LCCOMB_X25_Y13_N26
\pro0|e0|reg0|regs~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~251_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~121_regout\))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (\pro0|e0|reg0|regs~89_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~89_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~121_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~251_combout\);

-- Location: LCCOMB_X26_Y17_N8
\pro0|e0|reg0|regs~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~252_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~251_combout\ & ((\pro0|e0|reg0|regs~137_regout\))) # (!\pro0|e0|reg0|regs~251_combout\ & (\pro0|e0|reg0|regs~105_regout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~105_regout\,
	datab => \pro0|e0|reg0|regs~137_regout\,
	datac => \pro0|c0|c_l|Mux25~1_combout\,
	datad => \pro0|e0|reg0|regs~251_combout\,
	combout => \pro0|e0|reg0|regs~252_combout\);

-- Location: LCFF_X21_Y14_N7
\pro0|e0|reg0|regs~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux10~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~25_regout\);

-- Location: LCCOMB_X21_Y14_N6
\pro0|e0|reg0|regs~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~253_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|c0|c_l|Mux25~1_combout\ & (\pro0|e0|reg0|regs~41_regout\)) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- ((\pro0|e0|reg0|regs~25_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~41_regout\,
	datac => \pro0|e0|reg0|regs~25_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~253_combout\);

-- Location: LCCOMB_X25_Y17_N0
\pro0|e0|reg0|regs~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~254_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~253_combout\ & (\pro0|e0|reg0|regs~73_regout\)) # (!\pro0|e0|reg0|regs~253_combout\ & ((\pro0|e0|reg0|regs~57_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~73_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~57_regout\,
	datad => \pro0|e0|reg0|regs~253_combout\,
	combout => \pro0|e0|reg0|regs~254_combout\);

-- Location: LCCOMB_X25_Y17_N8
\pro0|e0|reg0|regs~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~255_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~252_combout\)) # (!\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~254_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~252_combout\,
	datad => \pro0|e0|reg0|regs~254_combout\,
	combout => \pro0|e0|reg0|regs~255_combout\);

-- Location: LCCOMB_X25_Y17_N10
\pro0|e0|rb_out[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[5]~12_combout\ = (\pro0|e0|rb_out[5]~11_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \pro0|e0|reg0|regs~255_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|reg0|regs~255_combout\,
	datad => \pro0|e0|rb_out[5]~11_combout\,
	combout => \pro0|e0|rb_out[5]~12_combout\);

-- Location: LCCOMB_X16_Y17_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ = (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|rb_out[4]~10_combout\ & (!\pro0|e0|rb_out[5]~12_combout\ & 
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datac => \pro0|e0|rb_out[5]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\);

-- Location: LCCOMB_X16_Y17_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\);

-- Location: LCCOMB_X15_Y17_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X16_Y14_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) = (\pro0|e0|rb_out[5]~12_combout\) # ((\pro0|e0|rb_out[4]~10_combout\) # ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51));

-- Location: LCCOMB_X19_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\);

-- Location: LCCOMB_X21_Y16_N28
\pro0|e0|alu0|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~16_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & \pro0|e0|alu0|Mux13~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Mux13~5_combout\,
	combout => \pro0|e0|alu0|Mux3~16_combout\);

-- Location: LCCOMB_X20_Y14_N0
\pro0|e0|alu0|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~17_combout\ = (\pro0|e0|alu0|Mux3~16_combout\) # ((\pro0|e0|alu0|Mux13~7_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~7_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\,
	datad => \pro0|e0|alu0|Mux3~16_combout\,
	combout => \pro0|e0|alu0|Mux3~17_combout\);

-- Location: LCCOMB_X20_Y14_N10
\pro0|e0|alu0|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~19_combout\ = (\pro0|e0|alu0|Mux3~18_combout\ & (((\pro0|e0|alu0|Mux3~17_combout\)) # (!\pro0|e0|alu0|Mux12~11_combout\))) # (!\pro0|e0|alu0|Mux3~18_combout\ & (\pro0|e0|alu0|Mux12~11_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~18_combout\,
	datab => \pro0|e0|alu0|Mux12~11_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51),
	datad => \pro0|e0|alu0|Mux3~17_combout\,
	combout => \pro0|e0|alu0|Mux3~19_combout\);

-- Location: LCCOMB_X20_Y14_N8
\pro0|e0|alu0|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~20_combout\ = (\pro0|e0|alu0|Mux3~21_combout\) # ((\pro0|e0|alu0|Mux3~22_combout\) # ((\pro0|e0|alu0|Equal1~0_combout\ & \pro0|e0|alu0|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~21_combout\,
	datab => \pro0|e0|alu0|Equal1~0_combout\,
	datac => \pro0|e0|alu0|Mux3~22_combout\,
	datad => \pro0|e0|alu0|Mux3~19_combout\,
	combout => \pro0|e0|alu0|Mux3~20_combout\);

-- Location: LCCOMB_X20_Y14_N14
\pro0|e0|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux3~3_combout\ = (\pro0|e0|Mux3~2_combout\) # ((\pro0|e0|Mux3~1_combout\) # ((\pro0|e0|Mux2~1_combout\ & \pro0|e0|alu0|Mux3~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux3~2_combout\,
	datab => \pro0|e0|Mux2~1_combout\,
	datac => \pro0|e0|alu0|Mux3~20_combout\,
	datad => \pro0|e0|Mux3~1_combout\,
	combout => \pro0|e0|Mux3~3_combout\);

-- Location: LCFF_X20_Y14_N27
\pro0|e0|reg0|regs~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux3~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~80_regout\);

-- Location: LCFF_X21_Y13_N1
\pro0|e0|reg0|regs~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux3~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~64_regout\);

-- Location: LCCOMB_X21_Y13_N26
\pro0|e0|reg0|regs~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~296_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|c0|c_l|Mux25~1_combout\ & (\pro0|e0|reg0|regs~48_regout\)) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- ((\pro0|e0|reg0|regs~32_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~48_regout\,
	datac => \pro0|e0|reg0|regs~32_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~296_combout\);

-- Location: LCCOMB_X21_Y13_N0
\pro0|e0|reg0|regs~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~297_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~296_combout\ & (\pro0|e0|reg0|regs~80_regout\)) # (!\pro0|e0|reg0|regs~296_combout\ & ((\pro0|e0|reg0|regs~64_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~80_regout\,
	datac => \pro0|e0|reg0|regs~64_regout\,
	datad => \pro0|e0|reg0|regs~296_combout\,
	combout => \pro0|e0|reg0|regs~297_combout\);

-- Location: LCFF_X20_Y14_N7
\pro0|e0|reg0|regs~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux3~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~144_regout\);

-- Location: LCFF_X24_Y12_N13
\pro0|e0|reg0|regs~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux3~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~96_regout\);

-- Location: LCCOMB_X24_Y12_N12
\pro0|e0|reg0|regs~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~294_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|c0|c_l|Mux24~0_combout\ & (\pro0|e0|reg0|regs~128_regout\)) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- ((\pro0|e0|reg0|regs~96_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux25~1_combout\,
	datab => \pro0|e0|reg0|regs~128_regout\,
	datac => \pro0|e0|reg0|regs~96_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~294_combout\);

-- Location: LCCOMB_X20_Y17_N26
\pro0|e0|reg0|regs~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~295_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~294_combout\ & (\pro0|e0|reg0|regs~144_regout\)) # (!\pro0|e0|reg0|regs~294_combout\ & ((\pro0|e0|reg0|regs~112_regout\))))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux25~1_combout\,
	datab => \pro0|e0|reg0|regs~144_regout\,
	datac => \pro0|e0|reg0|regs~112_regout\,
	datad => \pro0|e0|reg0|regs~294_combout\,
	combout => \pro0|e0|reg0|regs~295_combout\);

-- Location: LCCOMB_X20_Y17_N24
\mem0|sram_c|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux29~2_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~295_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~297_combout\,
	datad => \pro0|e0|reg0|regs~295_combout\,
	combout => \mem0|sram_c|Mux29~2_combout\);

-- Location: LCCOMB_X19_Y17_N20
\pro0|e0|rb_out[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[12]~27_combout\ = (\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|rb_out[15]~18_combout\,
	datad => \mem0|sram_c|Mux29~2_combout\,
	combout => \pro0|e0|rb_out[12]~27_combout\);

-- Location: LCCOMB_X12_Y11_N24
\pro0|e0|alu0|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~8_combout\ = (\pro0|e0|rb_out[4]~10_combout\ & (!\pro0|e0|alu0|Add2~7\ & VCC)) # (!\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Add2~7\ $ (GND)))
-- \pro0|e0|alu0|Add2~9\ = CARRY((!\pro0|e0|rb_out[4]~10_combout\ & !\pro0|e0|alu0|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~7\,
	combout => \pro0|e0|alu0|Add2~8_combout\,
	cout => \pro0|e0|alu0|Add2~9\);

-- Location: LCCOMB_X12_Y11_N28
\pro0|e0|alu0|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~12_combout\ = (\pro0|e0|rb_out[6]~14_combout\ & (!\pro0|e0|alu0|Add2~11\ & VCC)) # (!\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|alu0|Add2~11\ $ (GND)))
-- \pro0|e0|alu0|Add2~13\ = CARRY((!\pro0|e0|rb_out[6]~14_combout\ & !\pro0|e0|alu0|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[6]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~11\,
	combout => \pro0|e0|alu0|Add2~12_combout\,
	cout => \pro0|e0|alu0|Add2~13\);

-- Location: LCCOMB_X12_Y11_N30
\pro0|e0|alu0|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~14_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Add2~13\) # (GND))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|Add2~13\))
-- \pro0|e0|alu0|Add2~15\ = CARRY((\pro0|e0|rb_out[7]~17_combout\) # (!\pro0|e0|alu0|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[7]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~13\,
	combout => \pro0|e0|alu0|Add2~14_combout\,
	cout => \pro0|e0|alu0|Add2~15\);

-- Location: LCCOMB_X12_Y10_N8
\pro0|e0|alu0|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~24_combout\ = (\pro0|e0|rb_out[12]~27_combout\ & (!\pro0|e0|alu0|Add2~23\ & VCC)) # (!\pro0|e0|rb_out[12]~27_combout\ & (\pro0|e0|alu0|Add2~23\ $ (GND)))
-- \pro0|e0|alu0|Add2~25\ = CARRY((!\pro0|e0|rb_out[12]~27_combout\ & !\pro0|e0|alu0|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[12]~27_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~23\,
	combout => \pro0|e0|alu0|Add2~24_combout\,
	cout => \pro0|e0|alu0|Add2~25\);

-- Location: LCCOMB_X12_Y10_N10
\pro0|e0|alu0|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~26_combout\ = (\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|alu0|Add2~25\) # (GND))) # (!\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|alu0|Add2~25\))
-- \pro0|e0|alu0|Add2~27\ = CARRY((\pro0|e0|rb_out[13]~26_combout\) # (!\pro0|e0|alu0|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[13]~26_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~25\,
	combout => \pro0|e0|alu0|Add2~26_combout\,
	cout => \pro0|e0|alu0|Add2~27\);

-- Location: LCCOMB_X12_Y10_N14
\pro0|e0|alu0|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~30_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|alu0|Add2~29\) # (GND))) # (!\pro0|e0|rb_out[15]~24_combout\ & (!\pro0|e0|alu0|Add2~29\))
-- \pro0|e0|alu0|Add2~31\ = CARRY((\pro0|e0|rb_out[15]~24_combout\) # (!\pro0|e0|alu0|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add2~29\,
	combout => \pro0|e0|alu0|Add2~30_combout\,
	cout => \pro0|e0|alu0|Add2~31\);

-- Location: LCCOMB_X12_Y10_N18
\pro0|e0|alu0|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~7_combout\ = (\pro0|e0|alu0|Add2~28_combout\) # ((\pro0|e0|alu0|Add2~30_combout\) # ((\pro0|e0|alu0|Add2~24_combout\) # (\pro0|e0|alu0|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~28_combout\,
	datab => \pro0|e0|alu0|Add2~30_combout\,
	datac => \pro0|e0|alu0|Add2~24_combout\,
	datad => \pro0|e0|alu0|Add2~26_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~7_combout\);

-- Location: LCCOMB_X12_Y10_N16
\pro0|e0|alu0|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~32_combout\ = \pro0|e0|alu0|Add2~31\ $ (\pro0|e0|rb_out[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|rb_out[15]~24_combout\,
	cin => \pro0|e0|alu0|Add2~31\,
	combout => \pro0|e0|alu0|Add2~32_combout\);

-- Location: LCCOMB_X12_Y11_N8
\pro0|e0|alu0|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~5_combout\ = (\pro0|e0|alu0|Add2~10_combout\) # ((\pro0|e0|alu0|Add2~12_combout\) # ((\pro0|e0|alu0|Add2~8_combout\) # (\pro0|e0|alu0|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~10_combout\,
	datab => \pro0|e0|alu0|Add2~12_combout\,
	datac => \pro0|e0|alu0|Add2~8_combout\,
	datad => \pro0|e0|alu0|Add2~14_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~5_combout\);

-- Location: LCCOMB_X11_Y10_N22
\pro0|e0|alu0|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~8_combout\ = (\pro0|e0|alu0|ShiftRight0~6_combout\) # ((\pro0|e0|alu0|ShiftRight0~7_combout\) # ((\pro0|e0|alu0|Add2~32_combout\) # (\pro0|e0|alu0|ShiftRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~6_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~7_combout\,
	datac => \pro0|e0|alu0|Add2~32_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~5_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~8_combout\);

-- Location: LCCOMB_X15_Y12_N28
\pro0|e0|alu0|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~31_combout\ = (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~167_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~169_combout\,
	datac => \pro0|e0|reg0|regs~167_combout\,
	datad => \pro0|c0|c_l|Mux20~0_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~31_combout\);

-- Location: LCCOMB_X14_Y12_N30
\pro0|e0|alu0|ShiftRight1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~8_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~31_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~1_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~31_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~8_combout\);

-- Location: LCCOMB_X15_Y9_N14
\pro0|e0|alu0|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~15_combout\ = (!\pro0|e0|alu0|Add2~6_combout\ & (!\pro0|e0|alu0|ShiftRight0~8_combout\ & (\pro0|e0|alu0|ShiftRight1~8_combout\ & !\pro0|e0|alu0|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~6_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~8_combout\,
	datad => \pro0|e0|alu0|Add2~4_combout\,
	combout => \pro0|e0|alu0|Mux2~15_combout\);

-- Location: LCCOMB_X21_Y11_N28
\pro0|e0|alu0|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~20_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~12_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~19_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~12_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X20_Y9_N2
\pro0|e0|alu0|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~21_combout\ = (\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|ShiftLeft0~8_combout\ & (!\pro0|e0|rb_out[1]~2_combout\))) # (!\pro0|e0|rb_out[2]~6_combout\ & (((\pro0|e0|alu0|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~8_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datac => \pro0|e0|rb_out[2]~6_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~20_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X16_Y16_N8
\pro0|e0|alu0|Mux2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~30_combout\ = (\pro0|e0|rb_out[2]~5_combout\) # ((\pro0|e0|rb_out[3]~8_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \pro0|e0|reg0|regs~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[2]~5_combout\,
	datac => \pro0|e0|reg0|regs~189_combout\,
	datad => \pro0|e0|rb_out[3]~8_combout\,
	combout => \pro0|e0|alu0|Mux2~30_combout\);

-- Location: LCCOMB_X23_Y10_N24
\pro0|e0|alu0|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~9_combout\ = (\pro0|e0|rb_out[3]~8_combout\) # ((!\pro0|e0|rb_out[2]~6_combout\ & \pro0|e0|rb_out[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => \pro0|e0|rb_out[3]~8_combout\,
	combout => \pro0|e0|alu0|Mux2~9_combout\);

-- Location: LCCOMB_X21_Y11_N20
\pro0|e0|alu0|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~31_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~25_combout\)) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~25_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~30_combout\,
	datac => \pro0|e0|rb_out[1]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X23_Y10_N6
\pro0|e0|alu0|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~13_combout\ = (\pro0|e0|alu0|Mux2~30_combout\ & (((\pro0|e0|alu0|Mux2~9_combout\) # (\pro0|e0|alu0|ShiftLeft0~31_combout\)))) # (!\pro0|e0|alu0|Mux2~30_combout\ & (\pro0|e0|alu0|ShiftLeft0~37_combout\ & 
-- (!\pro0|e0|alu0|Mux2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~37_combout\,
	datab => \pro0|e0|alu0|Mux2~30_combout\,
	datac => \pro0|e0|alu0|Mux2~9_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~31_combout\,
	combout => \pro0|e0|alu0|Mux2~13_combout\);

-- Location: LCCOMB_X23_Y10_N8
\pro0|e0|alu0|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~14_combout\ = (\pro0|e0|alu0|Mux2~9_combout\ & ((\pro0|e0|alu0|Mux2~13_combout\ & (\pro0|e0|alu0|ShiftLeft0~21_combout\)) # (!\pro0|e0|alu0|Mux2~13_combout\ & ((\pro0|e0|alu0|ShiftLeft0~34_combout\))))) # (!\pro0|e0|alu0|Mux2~9_combout\ 
-- & (((\pro0|e0|alu0|Mux2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~9_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~21_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~34_combout\,
	datad => \pro0|e0|alu0|Mux2~13_combout\,
	combout => \pro0|e0|alu0|Mux2~14_combout\);

-- Location: LCCOMB_X15_Y9_N0
\pro0|e0|alu0|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~16_combout\ = (\pro0|e0|alu0|Mux2~11_combout\ & (\pro0|e0|alu0|Mux2~10_combout\ & ((\pro0|e0|alu0|Mux2~14_combout\)))) # (!\pro0|e0|alu0|Mux2~11_combout\ & (((\pro0|e0|alu0|Mux2~15_combout\)) # (!\pro0|e0|alu0|Mux2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~11_combout\,
	datab => \pro0|e0|alu0|Mux2~10_combout\,
	datac => \pro0|e0|alu0|Mux2~15_combout\,
	datad => \pro0|e0|alu0|Mux2~14_combout\,
	combout => \pro0|e0|alu0|Mux2~16_combout\);

-- Location: LCCOMB_X15_Y9_N22
\pro0|e0|alu0|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~17_combout\ = (\pro0|e0|alu0|Mux2~8_combout\ & ((\pro0|e0|alu0|Mux2~16_combout\ & ((\pro0|e0|alu0|ShiftRight0~17_combout\))) # (!\pro0|e0|alu0|Mux2~16_combout\ & (\pro0|e0|reg0|regs~215_combout\)))) # (!\pro0|e0|alu0|Mux2~8_combout\ & 
-- (((\pro0|e0|alu0|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~8_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~17_combout\,
	datad => \pro0|e0|alu0|Mux2~16_combout\,
	combout => \pro0|e0|alu0|Mux2~17_combout\);

-- Location: LCCOMB_X23_Y16_N22
\pro0|e0|alu0|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~18_combout\ = (\pro0|e0|alu0|Mux2~17_combout\ & !\pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Mux2~17_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux2~18_combout\);

-- Location: LCCOMB_X16_Y16_N28
\pro0|e0|alu0|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~12_combout\ = (!\pro0|c0|c_l|Mux15~3_combout\ & (((\pro0|c0|c_l|Mux17~3_combout\ & !\pro0|c0|c_l|Mux18~6_combout\)) # (!\pro0|c0|c_l|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|c_l|Mux15~3_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux2~12_combout\);

-- Location: LCCOMB_X23_Y16_N8
\pro0|e0|alu0|Mux2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~24_combout\ = (\pro0|e0|alu0|Mux2~23_combout\ & ((\pro0|e0|alu0|Mux2~18_combout\) # ((!\pro0|e0|alu0|Mux2~12_combout\)))) # (!\pro0|e0|alu0|Mux2~23_combout\ & (((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT13\ & 
-- \pro0|e0|alu0|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~23_combout\,
	datab => \pro0|e0|alu0|Mux2~18_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \pro0|e0|alu0|Mux2~12_combout\,
	combout => \pro0|e0|alu0|Mux2~24_combout\);

-- Location: LCCOMB_X23_Y16_N30
\pro0|e0|alu0|Mux2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~31_combout\ = (\pro0|e0|alu0|Mux2~24_combout\ & ((\pro0|c0|ir\(12)) # (!\pro0|c0|c_l|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(12),
	datab => \pro0|e0|alu0|Mux2~24_combout\,
	datad => \pro0|c0|c_l|Mux14~0_combout\,
	combout => \pro0|e0|alu0|Mux2~31_combout\);

-- Location: LCCOMB_X23_Y16_N2
\pro0|e0|alu0|Mux2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~32_combout\ = (\pro0|e0|alu0|Mux4~32_combout\ & ((\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~222_combout\)) # (!\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~224_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~222_combout\,
	datab => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~224_combout\,
	datad => \pro0|e0|alu0|Mux4~32_combout\,
	combout => \pro0|e0|alu0|Mux2~32_combout\);

-- Location: LCCOMB_X27_Y13_N8
\pro0|e0|alu0|Mux2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~27_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\) # ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT29\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (!\pro0|c0|c_l|Mux17~3_combout\ & 
-- ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|c0|c_l|Mux17~3_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT29\,
	combout => \pro0|e0|alu0|Mux2~27_combout\);

-- Location: LCCOMB_X16_Y17_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(34) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(34));

-- Location: LCCOMB_X19_Y16_N30
\pro0|e0|alu0|Mux2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~25_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & \pro0|e0|alu0|Mux13~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Mux13~5_combout\,
	combout => \pro0|e0|alu0|Mux2~25_combout\);

-- Location: LCCOMB_X19_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\);

-- Location: LCCOMB_X16_Y13_N10
\pro0|e0|alu0|Mux2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~26_combout\ = (\pro0|e0|alu0|Mux2~25_combout\) # ((\pro0|e0|alu0|Mux13~7_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~7_combout\,
	datac => \pro0|e0|alu0|Mux2~25_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\,
	combout => \pro0|e0|alu0|Mux2~26_combout\);

-- Location: LCCOMB_X16_Y13_N28
\pro0|e0|alu0|Mux2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~28_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux2~27_combout\ & ((\pro0|e0|alu0|Mux2~26_combout\))) # (!\pro0|e0|alu0|Mux2~27_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(34))))) # 
-- (!\pro0|e0|alu0|Mux12~11_combout\ & (\pro0|e0|alu0|Mux2~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~11_combout\,
	datab => \pro0|e0|alu0|Mux2~27_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(34),
	datad => \pro0|e0|alu0|Mux2~26_combout\,
	combout => \pro0|e0|alu0|Mux2~28_combout\);

-- Location: LCCOMB_X16_Y13_N14
\pro0|e0|alu0|Mux2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~29_combout\ = (\pro0|e0|alu0|Mux2~31_combout\) # ((\pro0|e0|alu0|Mux2~32_combout\) # ((\pro0|e0|alu0|Equal1~0_combout\ & \pro0|e0|alu0|Mux2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~0_combout\,
	datab => \pro0|e0|alu0|Mux2~31_combout\,
	datac => \pro0|e0|alu0|Mux2~32_combout\,
	datad => \pro0|e0|alu0|Mux2~28_combout\,
	combout => \pro0|e0|alu0|Mux2~29_combout\);

-- Location: LCCOMB_X19_Y13_N16
\pro0|e0|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux2~3_combout\ = (\pro0|e0|Mux2~2_combout\) # ((\pro0|e0|Mux3~1_combout\) # ((\pro0|e0|Mux2~1_combout\ & \pro0|e0|alu0|Mux2~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux2~2_combout\,
	datab => \pro0|e0|Mux3~1_combout\,
	datac => \pro0|e0|Mux2~1_combout\,
	datad => \pro0|e0|alu0|Mux2~29_combout\,
	combout => \pro0|e0|Mux2~3_combout\);

-- Location: LCFF_X20_Y17_N21
\pro0|e0|reg0|regs~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux2~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~81_regout\);

-- Location: LCCOMB_X20_Y13_N8
\pro0|e0|reg0|regs~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~292_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~49_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~33_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~49_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~33_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~292_combout\);

-- Location: LCCOMB_X20_Y17_N20
\pro0|e0|reg0|regs~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~293_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~292_combout\ & ((\pro0|e0|reg0|regs~81_regout\))) # (!\pro0|e0|reg0|regs~292_combout\ & (\pro0|e0|reg0|regs~65_regout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~65_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~81_regout\,
	datad => \pro0|e0|reg0|regs~292_combout\,
	combout => \pro0|e0|reg0|regs~293_combout\);

-- Location: LCFF_X24_Y12_N5
\pro0|e0|reg0|regs~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux2~3_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~97_regout\);

-- Location: LCCOMB_X24_Y12_N4
\pro0|e0|reg0|regs~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~290_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~129_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~97_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~129_regout\,
	datac => \pro0|e0|reg0|regs~97_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~290_combout\);

-- Location: LCCOMB_X20_Y14_N4
\pro0|e0|reg0|regs~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~291_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~290_combout\ & (\pro0|e0|reg0|regs~145_regout\)) # (!\pro0|e0|reg0|regs~290_combout\ & ((\pro0|e0|reg0|regs~113_regout\))))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~145_regout\,
	datab => \pro0|e0|reg0|regs~113_regout\,
	datac => \pro0|c0|c_l|Mux25~1_combout\,
	datad => \pro0|e0|reg0|regs~290_combout\,
	combout => \pro0|e0|reg0|regs~291_combout\);

-- Location: LCCOMB_X20_Y17_N0
\mem0|sram_c|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux30~2_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~291_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~293_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~293_combout\,
	datad => \pro0|e0|reg0|regs~291_combout\,
	combout => \mem0|sram_c|Mux30~2_combout\);

-- Location: LCCOMB_X20_Y17_N18
\pro0|e0|rb_out[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[13]~26_combout\ = (\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \mem0|sram_c|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[15]~18_combout\,
	datad => \mem0|sram_c|Mux30~2_combout\,
	combout => \pro0|e0|rb_out[13]~26_combout\);

-- Location: LCCOMB_X19_Y17_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ = (!\pro0|e0|rb_out[15]~24_combout\ & (!\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|rb_out[12]~27_combout\ & !\pro0|e0|rb_out[14]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|rb_out[13]~26_combout\,
	datac => \pro0|e0|rb_out[12]~27_combout\,
	datad => \pro0|e0|rb_out[14]~25_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\);

-- Location: LCCOMB_X13_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))) # (!\pro0|e0|alu0|Equal3~2_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datac => \pro0|e0|alu0|Equal3~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\);

-- Location: LCCOMB_X14_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\);

-- Location: LCCOMB_X19_Y17_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (!\pro0|e0|rb_out[15]~18_combout\ & ((\pro0|c0|c_l|Mux19~0_combout\) # 
-- (!\mem0|sram_c|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datab => \mem0|sram_c|Mux28~2_combout\,
	datac => \pro0|e0|rb_out[15]~18_combout\,
	datad => \pro0|c0|c_l|Mux19~0_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\);

-- Location: LCCOMB_X14_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\);

-- Location: LCCOMB_X12_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Equal3~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal3~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\);

-- Location: LCCOMB_X15_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\);

-- Location: LCCOMB_X12_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\);

-- Location: LCCOMB_X16_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\);

-- Location: LCCOMB_X13_Y11_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Equal3~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datab => \pro0|e0|alu0|Equal3~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\);

-- Location: LCCOMB_X14_Y11_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\);

-- Location: LCCOMB_X16_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|reg0|regs~204_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))) # (!\pro0|e0|alu0|Equal3~2_combout\ & 
-- (((\pro0|e0|reg0|regs~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Equal3~2_combout\,
	datac => \pro0|e0|reg0|regs~204_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\);

-- Location: LCCOMB_X16_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\);

-- Location: LCCOMB_X16_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|reg0|regs~209_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & (\pro0|e0|reg0|regs~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~209_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LCCOMB_X15_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~174_combout\ $ (VCC))) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~174_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~174_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X15_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X15_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X15_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ $ (\pro0|e0|rb_out[4]~10_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\) # 
-- (!\pro0|e0|rb_out[4]~10_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ & (!\pro0|e0|rb_out[4]~10_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X15_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X15_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\pro0|e0|rb_out[6]~14_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # (!\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X15_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X15_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ $ (\pro0|e0|rb_out[8]~19_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\) # 
-- (!\pro0|e0|rb_out[8]~19_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ & (!\pro0|e0|rb_out[8]~19_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datab => \pro0|e0|rb_out[8]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X15_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\pro0|e0|rb_out[9]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & ((\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (GND))) # (!\pro0|e0|rb_out[9]~20_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & (\pro0|e0|rb_out[9]~20_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & ((\pro0|e0|rb_out[9]~20_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datab => \pro0|e0|rb_out[9]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X15_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\pro0|e0|rb_out[10]~21_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\pro0|e0|rb_out[10]~21_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # (!\pro0|e0|rb_out[10]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X15_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\pro0|e0|rb_out[11]~22_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\))) # (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[11]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X15_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X18_Y16_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(187) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(187));

-- Location: LCCOMB_X27_Y13_N20
\pro0|e0|alu0|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~8_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT20\) # ((\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|c0|c_l|Mux18~6_combout\ & (((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT20\ 
-- & !\pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux11~8_combout\);

-- Location: LCCOMB_X18_Y16_N6
\pro0|e0|alu0|Mux11~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~25_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Mux11~25_combout\);

-- Location: LCCOMB_X18_Y16_N28
\pro0|e0|alu0|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~7_combout\ = (\pro0|e0|alu0|Equal1~1_combout\ & ((\pro0|e0|alu0|Mux11~25_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Equal1~1_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\,
	datad => \pro0|e0|alu0|Mux11~25_combout\,
	combout => \pro0|e0|alu0|Mux11~7_combout\);

-- Location: LCCOMB_X18_Y16_N26
\pro0|e0|alu0|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~9_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux11~8_combout\ & ((\pro0|e0|alu0|Mux11~7_combout\))) # (!\pro0|e0|alu0|Mux11~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(187))))) # 
-- (!\pro0|e0|alu0|Mux12~11_combout\ & (((\pro0|e0|alu0|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(187),
	datac => \pro0|e0|alu0|Mux11~8_combout\,
	datad => \pro0|e0|alu0|Mux11~7_combout\,
	combout => \pro0|e0|alu0|Mux11~9_combout\);

-- Location: LCCOMB_X18_Y16_N20
\pro0|e0|alu0|Mux11~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~24_combout\ = (\pro0|e0|alu0|Mux11~23_combout\ & ((\pro0|e0|reg0|regs~174_combout\) # ((!\pro0|e0|alu0|Mux11~26_combout\)))) # (!\pro0|e0|alu0|Mux11~23_combout\ & (((\pro0|e0|alu0|Mux11~26_combout\ & \pro0|e0|alu0|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~174_combout\,
	datab => \pro0|e0|alu0|Mux11~23_combout\,
	datac => \pro0|e0|alu0|Mux11~26_combout\,
	datad => \pro0|e0|alu0|Mux11~9_combout\,
	combout => \pro0|e0|alu0|Mux11~24_combout\);

-- Location: LCCOMB_X18_Y16_N22
\pro0|e0|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux11~0_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[12]~12\)) # (!\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[4]~4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[12]~12\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \SRAM_DQ[4]~4\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|e0|Mux11~0_combout\);

-- Location: LCCOMB_X18_Y16_N0
\pro0|e0|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux11~2_combout\ = (\pro0|e0|Mux11~1_combout\) # ((\pro0|e0|Mux11~0_combout\) # ((\pro0|e0|Mux2~1_combout\ & \pro0|e0|alu0|Mux11~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux11~1_combout\,
	datab => \pro0|e0|Mux2~1_combout\,
	datac => \pro0|e0|alu0|Mux11~24_combout\,
	datad => \pro0|e0|Mux11~0_combout\,
	combout => \pro0|e0|Mux11~2_combout\);

-- Location: LCFF_X25_Y17_N21
\pro0|e0|reg0|regs~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux11~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~56_regout\);

-- Location: LCCOMB_X24_Y17_N16
\pro0|e0|reg0|regs~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~172_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~40_regout\) # ((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~24_regout\ & !\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~40_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~24_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~172_combout\);

-- Location: LCCOMB_X18_Y16_N14
\pro0|e0|reg0|regs~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~173_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~172_combout\ & (\pro0|e0|reg0|regs~72_regout\)) # (!\pro0|e0|reg0|regs~172_combout\ & ((\pro0|e0|reg0|regs~56_regout\))))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~72_regout\,
	datab => \pro0|e0|reg0|regs~56_regout\,
	datac => \pro0|c0|c_l|Mux21~0_combout\,
	datad => \pro0|e0|reg0|regs~172_combout\,
	combout => \pro0|e0|reg0|regs~173_combout\);

-- Location: LCCOMB_X24_Y16_N4
\pro0|e0|reg0|regs~120feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~120feeder_combout\ = \pro0|e0|Mux11~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux11~2_combout\,
	combout => \pro0|e0|reg0|regs~120feeder_combout\);

-- Location: LCFF_X24_Y16_N5
\pro0|e0|reg0|regs~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~120feeder_combout\,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~120_regout\);

-- Location: LCCOMB_X24_Y16_N6
\pro0|e0|reg0|regs~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~170_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & (\pro0|e0|reg0|regs~120_regout\)) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- ((\pro0|e0|reg0|regs~88_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux22~0_combout\,
	datab => \pro0|e0|reg0|regs~120_regout\,
	datac => \pro0|e0|reg0|regs~88_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~170_combout\);

-- Location: LCCOMB_X25_Y16_N18
\pro0|e0|reg0|regs~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~171_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~170_combout\ & (\pro0|e0|reg0|regs~136_regout\)) # (!\pro0|e0|reg0|regs~170_combout\ & ((\pro0|e0|reg0|regs~104_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~136_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~170_combout\,
	datad => \pro0|e0|reg0|regs~104_regout\,
	combout => \pro0|e0|reg0|regs~171_combout\);

-- Location: LCCOMB_X18_Y16_N12
\pro0|e0|reg0|regs~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~174_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~171_combout\))) # (!\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~173_combout\,
	datad => \pro0|e0|reg0|regs~171_combout\,
	combout => \pro0|e0|reg0|regs~174_combout\);

-- Location: LCCOMB_X22_Y10_N18
\pro0|e0|alu0|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~9_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (((\pro0|e0|reg0|regs~215_combout\)))) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~215_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & 
-- (\pro0|e0|reg0|regs~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~220_combout\,
	datab => \pro0|e0|alu0|Add2~2_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	datad => \pro0|e0|reg0|regs~215_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~9_combout\);

-- Location: LCCOMB_X22_Y10_N8
\pro0|e0|alu0|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~11_combout\ = (\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~225_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~225_combout\,
	datac => \pro0|e0|reg0|regs~230_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~11_combout\);

-- Location: LCCOMB_X22_Y10_N30
\pro0|e0|alu0|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~13_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~11_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~12_combout\,
	datab => \pro0|e0|alu0|Add2~2_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~11_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~13_combout\);

-- Location: LCCOMB_X22_Y10_N28
\pro0|e0|alu0|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~10_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight0~9_combout\)) # (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|ShiftRight1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~9_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~13_combout\,
	datad => \pro0|e0|alu0|Add2~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~10_combout\);

-- Location: LCCOMB_X20_Y9_N26
\pro0|e0|alu0|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~9_combout\ = ((\pro0|e0|alu0|ShiftRight0~8_combout\ & \pro0|c0|c_l|Mux18~6_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux12~9_combout\);

-- Location: LCCOMB_X20_Y9_N20
\pro0|e0|alu0|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~8_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & ((!\pro0|e0|alu0|Mux11~6_combout\))) # (!\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Mux11~6_combout\,
	combout => \pro0|e0|alu0|Mux12~8_combout\);

-- Location: LCCOMB_X25_Y16_N22
\pro0|e0|alu0|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~10_combout\ = (!\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|reg0|regs~161_combout\)) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|reg0|regs~184_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~161_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~184_combout\,
	datad => \pro0|e0|rb_out[1]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X25_Y16_N28
\pro0|e0|alu0|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~11_combout\ = (\pro0|e0|alu0|ShiftLeft0~10_combout\) # ((!\pro0|e0|rb_out[1]~2_combout\ & (\pro0|e0|reg0|regs~156_combout\ & \pro0|e0|rb_out[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~10_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X26_Y17_N22
\pro0|e0|alu0|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~47_combout\ = (\pro0|e0|alu0|ShiftLeft0~11_combout\ & (!\pro0|e0|rb_out[2]~5_combout\ & ((\pro0|c0|c_l|Mux19~0_combout\) # (!\pro0|e0|reg0|regs~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~189_combout\,
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~11_combout\,
	datad => \pro0|e0|rb_out[2]~5_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X20_Y9_N16
\pro0|e0|alu0|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~2_combout\ = (\pro0|e0|alu0|Mux12~9_combout\ & (((\pro0|e0|alu0|Mux12~8_combout\ & \pro0|e0|alu0|ShiftLeft0~47_combout\)))) # (!\pro0|e0|alu0|Mux12~9_combout\ & ((\pro0|e0|alu0|Mux13~1_combout\) # ((!\pro0|e0|alu0|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~1_combout\,
	datab => \pro0|e0|alu0|Mux12~9_combout\,
	datac => \pro0|e0|alu0|Mux12~8_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~47_combout\,
	combout => \pro0|e0|alu0|Mux13~2_combout\);

-- Location: LCCOMB_X21_Y9_N14
\pro0|e0|alu0|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~3_combout\ = (\pro0|e0|alu0|Mux12~4_combout\ & ((\pro0|e0|alu0|Mux13~2_combout\ & ((\pro0|e0|alu0|ShiftRight0~10_combout\))) # (!\pro0|e0|alu0|Mux13~2_combout\ & (\pro0|e0|reg0|regs~215_combout\)))) # (!\pro0|e0|alu0|Mux12~4_combout\ & 
-- (((\pro0|e0|alu0|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~4_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~10_combout\,
	datad => \pro0|e0|alu0|Mux13~2_combout\,
	combout => \pro0|e0|alu0|Mux13~3_combout\);

-- Location: LCCOMB_X21_Y9_N0
\pro0|e0|alu0|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~4_combout\ = (\pro0|e0|alu0|Mux13~3_combout\ & !\pro0|c0|c_l|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Mux13~3_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux13~4_combout\);

-- Location: LCCOMB_X15_Y14_N22
\pro0|e0|alu0|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~13_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & (((\pro0|e0|alu0|Mux12~13_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|reg0|regs~184_combout\) # (!\pro0|e0|alu0|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~184_combout\,
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|Mux12~13_combout\,
	combout => \pro0|e0|alu0|Mux13~13_combout\);

-- Location: LCCOMB_X26_Y17_N20
\pro0|e0|alu0|o[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|o\(2) = (\pro0|e0|reg0|regs~184_combout\) # ((\pro0|e0|rb_out[2]~5_combout\) # ((\pro0|e0|reg0|regs~189_combout\ & !\pro0|c0|c_l|Mux19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~189_combout\,
	datab => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|reg0|regs~184_combout\,
	datad => \pro0|e0|rb_out[2]~5_combout\,
	combout => \pro0|e0|alu0|o\(2));

-- Location: LCCOMB_X16_Y12_N24
\pro0|e0|alu0|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~11_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (((\pro0|c0|c_l|Mux18~6_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|reg0|regs~184_combout\ $ (((\pro0|e0|rb_out[2]~6_combout\) # (!\pro0|c0|c_l|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|reg0|regs~184_combout\,
	datac => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|rb_out[2]~6_combout\,
	combout => \pro0|e0|alu0|Mux13~11_combout\);

-- Location: LCCOMB_X15_Y12_N16
\pro0|e0|alu0|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~12_combout\ = (\pro0|e0|alu0|Mux13~11_combout\ & (((\pro0|e0|alu0|suma[2]~4_combout\) # (!\pro0|c0|c_l|Mux17~3_combout\)))) # (!\pro0|e0|alu0|Mux13~11_combout\ & (\pro0|e0|alu0|sub[2]~4_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|sub[2]~4_combout\,
	datab => \pro0|e0|alu0|Mux13~11_combout\,
	datac => \pro0|e0|alu0|suma[2]~4_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|e0|alu0|Mux13~12_combout\);

-- Location: LCCOMB_X15_Y14_N24
\pro0|e0|alu0|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~14_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & ((\pro0|e0|alu0|Mux13~13_combout\ & (\pro0|e0|alu0|o\(2))) # (!\pro0|e0|alu0|Mux13~13_combout\ & ((\pro0|e0|alu0|Mux13~12_combout\))))) # (!\pro0|e0|alu0|Mux12~12_combout\ & 
-- (\pro0|e0|alu0|Mux13~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~12_combout\,
	datab => \pro0|e0|alu0|Mux13~13_combout\,
	datac => \pro0|e0|alu0|o\(2),
	datad => \pro0|e0|alu0|Mux13~12_combout\,
	combout => \pro0|e0|alu0|Mux13~14_combout\);

-- Location: LCCOMB_X20_Y14_N16
\pro0|e0|alu0|Mux12~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~31_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & (\pro0|c0|c_l|Mux14~0_combout\ & ((!\pro0|c0|ir\(12))))) # (!\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|c0|c_l|Mux16~4_combout\) # ((\pro0|c0|c_l|Mux14~0_combout\ & !\pro0|c0|ir\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|c0|c_l|Mux14~0_combout\,
	datac => \pro0|c0|c_l|Mux16~4_combout\,
	datad => \pro0|c0|ir\(12),
	combout => \pro0|e0|alu0|Mux12~31_combout\);

-- Location: LCCOMB_X15_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\);

-- Location: LCCOMB_X15_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\);

-- Location: LCCOMB_X14_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\);

-- Location: LCCOMB_X19_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\);

-- Location: LCCOMB_X16_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\);

-- Location: LCCOMB_X19_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\);

-- Location: LCCOMB_X14_Y11_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\);

-- Location: LCCOMB_X16_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\);

-- Location: LCCOMB_X16_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\);

-- Location: LCCOMB_X16_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\);

-- Location: LCCOMB_X19_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|reg0|regs~174_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|reg0|regs~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datab => \pro0|e0|reg0|regs~174_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\);

-- Location: LCCOMB_X18_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ $ (\pro0|e0|rb_out[2]~6_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # 
-- (!\pro0|e0|rb_out[2]~6_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ & (!\pro0|e0|rb_out[2]~6_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datab => \pro0|e0|rb_out[2]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X18_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # (!\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X18_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X18_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X18_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\pro0|e0|rb_out[8]~19_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\pro0|e0|rb_out[8]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # (!\pro0|e0|rb_out[8]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X18_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\pro0|e0|rb_out[9]~20_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\))) # (!\pro0|e0|rb_out[9]~20_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[9]~20_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X18_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ $ (\pro0|e0|rb_out[10]~21_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\) # 
-- (!\pro0|e0|rb_out[10]~21_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ & (!\pro0|e0|rb_out[10]~21_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datab => \pro0|e0|rb_out[10]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X18_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\pro0|e0|rb_out[11]~22_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\))) # (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[11]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X18_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\pro0|e0|rb_out[12]~27_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\pro0|e0|rb_out[12]~27_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # (!\pro0|e0|rb_out[12]~27_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X18_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X18_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\);

-- Location: LCCOMB_X19_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\);

-- Location: LCCOMB_X13_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ = (\pro0|e0|alu0|Equal3~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Equal3~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal3~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\);

-- Location: LCCOMB_X14_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\);

-- Location: LCCOMB_X19_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\);

-- Location: LCCOMB_X19_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\);

-- Location: LCCOMB_X19_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\);

-- Location: LCCOMB_X18_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\);

-- Location: LCCOMB_X19_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\);

-- Location: LCCOMB_X21_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ = (!\pro0|e0|rb_out[15]~24_combout\ & (!\pro0|e0|rb_out[14]~25_combout\ & !\pro0|e0|rb_out[13]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|rb_out[14]~25_combout\,
	datad => \pro0|e0|rb_out[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\);

-- Location: LCCOMB_X16_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\);

-- Location: LCCOMB_X21_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\);

-- Location: LCCOMB_X21_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\);

-- Location: LCCOMB_X19_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\);

-- Location: LCCOMB_X16_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\);

-- Location: LCCOMB_X21_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\);

-- Location: LCCOMB_X21_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|reg0|regs~179_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\ & (((\pro0|e0|reg0|regs~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~17_combout\,
	datac => \pro0|e0|reg0|regs~179_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\);

-- Location: LCCOMB_X20_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\pro0|e0|reg0|regs~184_combout\ & ((GND) # (!\pro0|e0|rb_out[0]~4_combout\))) # (!\pro0|e0|reg0|regs~184_combout\ & (\pro0|e0|rb_out[0]~4_combout\ $ (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\pro0|e0|reg0|regs~184_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~184_combout\,
	datab => \pro0|e0|rb_out[0]~4_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X20_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|rb_out[3]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X20_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\pro0|e0|rb_out[4]~10_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\pro0|e0|rb_out[4]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) # (!\pro0|e0|rb_out[4]~10_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[4]~10_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X20_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X20_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\pro0|e0|rb_out[6]~14_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)) # (!\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X20_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X20_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|rb_out[9]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\pro0|e0|rb_out[9]~20_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\))) # (!\pro0|e0|rb_out[9]~20_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[9]~20_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X20_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\pro0|e0|rb_out[10]~21_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\pro0|e0|rb_out[10]~21_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)) # (!\pro0|e0|rb_out[10]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X20_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\pro0|e0|rb_out[11]~22_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\))) # (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[11]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X20_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\pro0|e0|rb_out[12]~27_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\pro0|e0|rb_out[12]~27_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # (!\pro0|e0|rb_out[12]~27_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X20_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (GND))))) # (!\pro0|e0|rb_out[13]~26_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\pro0|e0|rb_out[13]~26_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\))) # (!\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X20_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X19_Y14_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(221) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(221));

-- Location: LCCOMB_X19_Y14_N6
\pro0|e0|alu0|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~6_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Mux13~5_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Mux13~5_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Mux13~6_combout\);

-- Location: LCCOMB_X19_Y14_N0
\pro0|e0|alu0|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~8_combout\ = (\pro0|e0|alu0|Mux13~6_combout\) # ((\pro0|e0|alu0|Mux13~7_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~7_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\,
	datad => \pro0|e0|alu0|Mux13~6_combout\,
	combout => \pro0|e0|alu0|Mux13~8_combout\);

-- Location: LCCOMB_X19_Y14_N28
\pro0|e0|alu0|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~10_combout\ = (\pro0|e0|alu0|Mux13~9_combout\ & (((\pro0|e0|alu0|Mux13~8_combout\)) # (!\pro0|e0|alu0|Mux12~11_combout\))) # (!\pro0|e0|alu0|Mux13~9_combout\ & (\pro0|e0|alu0|Mux12~11_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(221))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~9_combout\,
	datab => \pro0|e0|alu0|Mux12~11_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(221),
	datad => \pro0|e0|alu0|Mux13~8_combout\,
	combout => \pro0|e0|alu0|Mux13~10_combout\);

-- Location: LCCOMB_X19_Y14_N30
\pro0|e0|alu0|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~15_combout\ = (\pro0|e0|alu0|Mux12~32_combout\ & ((\pro0|e0|alu0|Mux12~31_combout\ & ((\pro0|e0|alu0|Mux13~10_combout\))) # (!\pro0|e0|alu0|Mux12~31_combout\ & (\pro0|e0|alu0|Mux13~14_combout\)))) # (!\pro0|e0|alu0|Mux12~32_combout\ & 
-- (((!\pro0|e0|alu0|Mux12~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~32_combout\,
	datab => \pro0|e0|alu0|Mux13~14_combout\,
	datac => \pro0|e0|alu0|Mux12~31_combout\,
	datad => \pro0|e0|alu0|Mux13~10_combout\,
	combout => \pro0|e0|alu0|Mux13~15_combout\);

-- Location: LCCOMB_X19_Y14_N12
\pro0|e0|alu0|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~16_combout\ = (\pro0|e0|alu0|Mux12~10_combout\ & ((\pro0|e0|alu0|Mux13~15_combout\ & ((\pro0|e0|alu0|Mux13~4_combout\))) # (!\pro0|e0|alu0|Mux13~15_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT2\)))) # 
-- (!\pro0|e0|alu0|Mux12~10_combout\ & (((\pro0|e0|alu0|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~10_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datac => \pro0|e0|alu0|Mux13~4_combout\,
	datad => \pro0|e0|alu0|Mux13~15_combout\,
	combout => \pro0|e0|alu0|Mux13~16_combout\);

-- Location: LCCOMB_X19_Y14_N22
\pro0|e0|alu0|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~17_combout\ = (\pro0|e0|alu0|Mux12~14_combout\ & (\pro0|e0|reg0|regs~184_combout\)) # (!\pro0|e0|alu0|Mux12~14_combout\ & ((\pro0|e0|alu0|Mux13~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~184_combout\,
	datac => \pro0|e0|alu0|Mux12~14_combout\,
	datad => \pro0|e0|alu0|Mux13~16_combout\,
	combout => \pro0|e0|alu0|Mux13~17_combout\);

-- Location: LCCOMB_X19_Y14_N14
\pro0|e0|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux13~2_combout\ = (\pro0|e0|Mux13~0_combout\) # ((\pro0|e0|Mux13~1_combout\) # ((\pro0|e0|Mux2~1_combout\ & \pro0|e0|alu0|Mux13~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux13~0_combout\,
	datab => \pro0|e0|Mux2~1_combout\,
	datac => \pro0|e0|Mux13~1_combout\,
	datad => \pro0|e0|alu0|Mux13~17_combout\,
	combout => \pro0|e0|Mux13~2_combout\);

-- Location: LCFF_X16_Y14_N29
\pro0|e0|reg0|regs~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux13~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~70_regout\);

-- Location: LCFF_X21_Y14_N11
\pro0|e0|reg0|regs~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux13~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~38_regout\);

-- Location: LCCOMB_X21_Y14_N10
\pro0|e0|reg0|regs~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~182_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|e0|reg0|regs~38_regout\) # (\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & (\pro0|e0|reg0|regs~22_regout\ & ((!\pro0|c0|c_l|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~22_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~38_regout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~182_combout\);

-- Location: LCCOMB_X16_Y14_N2
\pro0|e0|reg0|regs~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~183_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~182_combout\ & ((\pro0|e0|reg0|regs~70_regout\))) # (!\pro0|e0|reg0|regs~182_combout\ & (\pro0|e0|reg0|regs~54_regout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~54_regout\,
	datab => \pro0|e0|reg0|regs~70_regout\,
	datac => \pro0|c0|c_l|Mux21~0_combout\,
	datad => \pro0|e0|reg0|regs~182_combout\,
	combout => \pro0|e0|reg0|regs~183_combout\);

-- Location: LCCOMB_X23_Y16_N6
\pro0|e0|reg0|regs~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~184_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~181_combout\)) # (!\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~183_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~181_combout\,
	datac => \pro0|c0|c_l|Mux20~0_combout\,
	datad => \pro0|e0|reg0|regs~183_combout\,
	combout => \pro0|e0|reg0|regs~184_combout\);

-- Location: LCCOMB_X25_Y11_N18
\pro0|e0|alu0|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~11_combout\ = (!\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT1\ & \pro0|c0|c_l|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux14~11_combout\);

-- Location: LCCOMB_X16_Y16_N18
\pro0|e0|alu0|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~45_combout\ = (\pro0|e0|alu0|ShiftLeft0~44_combout\ & ((\pro0|e0|rb_out[0]~4_combout\ & ((\pro0|e0|reg0|regs~161_combout\))) # (!\pro0|e0|rb_out[0]~4_combout\ & (\pro0|e0|reg0|regs~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datac => \pro0|e0|reg0|regs~161_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~44_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X20_Y9_N6
\pro0|e0|alu0|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~15_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Mux14~14_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & (((\pro0|e0|alu0|ShiftLeft0~45_combout\ & 
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux14~14_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~45_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~13_combout\,
	combout => \pro0|e0|alu0|Mux14~15_combout\);

-- Location: LCCOMB_X25_Y11_N4
\pro0|e0|alu0|Mux14~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~27_combout\ = (\pro0|c0|c_l|Mux17~3_combout\ & (\pro0|e0|alu0|Mux14~11_combout\ & ((\pro0|c0|c_l|Mux16~4_combout\)))) # (!\pro0|c0|c_l|Mux17~3_combout\ & (!\pro0|c0|c_l|Mux16~4_combout\ & ((\pro0|e0|alu0|Mux14~11_combout\) # 
-- (\pro0|e0|alu0|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|e0|alu0|Mux14~11_combout\,
	datac => \pro0|e0|alu0|Mux14~15_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Mux14~27_combout\);

-- Location: LCCOMB_X25_Y11_N8
\pro0|e0|alu0|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~17_combout\ = (\pro0|c0|c_l|Mux14~1_combout\ & ((\pro0|e0|alu0|Mux14~26_combout\) # ((\pro0|c0|c_l|Mux15~3_combout\)))) # (!\pro0|c0|c_l|Mux14~1_combout\ & (((\pro0|e0|alu0|Mux14~27_combout\ & !\pro0|c0|c_l|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux14~26_combout\,
	datab => \pro0|e0|alu0|Mux14~27_combout\,
	datac => \pro0|c0|c_l|Mux14~1_combout\,
	datad => \pro0|c0|c_l|Mux15~3_combout\,
	combout => \pro0|e0|alu0|Mux14~17_combout\);

-- Location: LCCOMB_X27_Y13_N28
\pro0|e0|alu0|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~18_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT17\)) # (!\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT17\,
	combout => \pro0|e0|alu0|Mux14~18_combout\);

-- Location: LCCOMB_X27_Y13_N18
\pro0|e0|alu0|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~19_combout\ = (\pro0|e0|reg0|regs~156_combout\ & ((\pro0|e0|alu0|Mux8~6_combout\) # ((\pro0|e0|alu0|Mux4~8_combout\ & \pro0|e0|alu0|Mux14~18_combout\)))) # (!\pro0|e0|reg0|regs~156_combout\ & (\pro0|e0|alu0|Mux4~8_combout\ & 
-- ((\pro0|e0|alu0|Mux14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~156_combout\,
	datab => \pro0|e0|alu0|Mux4~8_combout\,
	datac => \pro0|e0|alu0|Mux8~6_combout\,
	datad => \pro0|e0|alu0|Mux14~18_combout\,
	combout => \pro0|e0|alu0|Mux14~19_combout\);

-- Location: LCCOMB_X19_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\);

-- Location: LCCOMB_X20_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\);

-- Location: LCCOMB_X19_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\);

-- Location: LCCOMB_X19_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\);

-- Location: LCCOMB_X21_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\);

-- Location: LCCOMB_X19_Y12_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\);

-- Location: LCCOMB_X21_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\);

-- Location: LCCOMB_X21_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\);

-- Location: LCCOMB_X21_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\);

-- Location: LCCOMB_X21_Y11_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|reg0|regs~184_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (\pro0|e0|reg0|regs~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~184_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\);

-- Location: LCCOMB_X20_Y11_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|rb_out[1]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\pro0|e0|rb_out[1]~2_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\))) # (!\pro0|e0|rb_out[1]~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[1]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X20_Y11_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\pro0|e0|rb_out[2]~6_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X20_Y11_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|rb_out[5]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\pro0|e0|rb_out[5]~12_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\))) # (!\pro0|e0|rb_out[5]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[5]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X20_Y11_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & ((\pro0|e0|rb_out[7]~17_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\pro0|e0|rb_out[7]~17_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & ((\pro0|e0|rb_out[7]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (GND))) # (!\pro0|e0|rb_out[7]~17_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & (\pro0|e0|rb_out[7]~17_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & ((\pro0|e0|rb_out[7]~17_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datab => \pro0|e0|rb_out[7]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X20_Y11_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\pro0|e0|rb_out[8]~19_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\pro0|e0|rb_out[8]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)) # (!\pro0|e0|rb_out[8]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X20_Y11_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\pro0|e0|rb_out[10]~21_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\pro0|e0|rb_out[10]~21_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)) # (!\pro0|e0|rb_out[10]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[10]~21_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X20_Y11_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|rb_out[11]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\pro0|e0|rb_out[11]~22_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\))) # (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[11]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X20_Y11_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\pro0|e0|rb_out[12]~27_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\pro0|e0|rb_out[12]~27_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)) # (!\pro0|e0|rb_out[12]~27_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X20_Y11_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\pro0|e0|rb_out[14]~25_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\pro0|e0|rb_out[14]~25_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)) # (!\pro0|e0|rb_out[14]~25_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[14]~25_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X20_Y11_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X20_Y13_N2
\pro0|e0|alu0|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~20_combout\ = (!\pro0|e0|rb_out[15]~24_combout\ & (!\pro0|c0|c_l|Mux18~6_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Mux14~20_combout\);

-- Location: LCCOMB_X21_Y16_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\ & ((\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|rb_out[15]~24_combout\ & 
-- \pro0|e0|rb_out[14]~25_combout\)) # (!\pro0|e0|rb_out[13]~26_combout\ & (\pro0|e0|rb_out[15]~24_combout\ & !\pro0|e0|rb_out[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|rb_out[14]~25_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\);

-- Location: LCCOMB_X20_Y13_N24
\pro0|e0|alu0|Mux14~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~21_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Mux14~21_combout\);

-- Location: LCCOMB_X20_Y13_N22
\pro0|e0|alu0|Mux14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~22_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & ((\pro0|e0|alu0|Mux14~21_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datac => \pro0|e0|alu0|Mux14~21_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\,
	combout => \pro0|e0|alu0|Mux14~22_combout\);

-- Location: LCCOMB_X20_Y13_N28
\pro0|e0|alu0|Mux14~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~23_combout\ = (\pro0|e0|alu0|Mux14~19_combout\) # ((\pro0|e0|alu0|Mux1~6_combout\ & ((\pro0|e0|alu0|Mux14~20_combout\) # (\pro0|e0|alu0|Mux14~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~6_combout\,
	datab => \pro0|e0|alu0|Mux14~19_combout\,
	datac => \pro0|e0|alu0|Mux14~20_combout\,
	datad => \pro0|e0|alu0|Mux14~22_combout\,
	combout => \pro0|e0|alu0|Mux14~23_combout\);

-- Location: LCCOMB_X20_Y13_N10
\pro0|e0|alu0|Mux14~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~24_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|e0|alu0|Mux14~17_combout\ & ((\pro0|e0|alu0|Mux14~23_combout\))) # (!\pro0|e0|alu0|Mux14~17_combout\ & (\pro0|e0|alu0|Mux14~10_combout\)))) # (!\pro0|c0|c_l|Mux15~3_combout\ & 
-- (((\pro0|e0|alu0|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|e0|alu0|Mux14~10_combout\,
	datac => \pro0|e0|alu0|Mux14~17_combout\,
	datad => \pro0|e0|alu0|Mux14~23_combout\,
	combout => \pro0|e0|alu0|Mux14~24_combout\);

-- Location: LCCOMB_X20_Y13_N18
\pro0|e0|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux14~0_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[1]~0_combout\)) # (!\pro0|c0|c_l|Mux41~0_combout\ & ((\pro0|e0|alu0|Mux14~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \pro0|c0|c_l|Mux41~0_combout\,
	datac => \pro0|e0|new_pc[1]~0_combout\,
	datad => \pro0|e0|alu0|Mux14~24_combout\,
	combout => \pro0|e0|Mux14~0_combout\);

-- Location: LCCOMB_X20_Y13_N14
\pro0|e0|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux14~2_combout\ = (\pro0|e0|Mux14~1_combout\) # (\pro0|e0|Mux14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|Mux14~1_combout\,
	datad => \pro0|e0|Mux14~0_combout\,
	combout => \pro0|e0|Mux14~2_combout\);

-- Location: LCFF_X22_Y13_N21
\pro0|e0|reg0|regs~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux14~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~101_regout\);

-- Location: LCCOMB_X21_Y11_N26
\pro0|e0|reg0|regs~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~152_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & (((\pro0|c0|c_l|Mux21~0_combout\)))) # (!\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|c0|c_l|Mux21~0_combout\ & (\pro0|e0|reg0|regs~117_regout\)) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- ((\pro0|e0|reg0|regs~85_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~117_regout\,
	datab => \pro0|e0|reg0|regs~85_regout\,
	datac => \pro0|c0|c_l|Mux22~0_combout\,
	datad => \pro0|c0|c_l|Mux21~0_combout\,
	combout => \pro0|e0|reg0|regs~152_combout\);

-- Location: LCCOMB_X22_Y13_N20
\pro0|e0|reg0|regs~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~153_combout\ = (\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~152_combout\ & (\pro0|e0|reg0|regs~133_regout\)) # (!\pro0|e0|reg0|regs~152_combout\ & ((\pro0|e0|reg0|regs~101_regout\))))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (((\pro0|e0|reg0|regs~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~133_regout\,
	datab => \pro0|c0|c_l|Mux22~0_combout\,
	datac => \pro0|e0|reg0|regs~101_regout\,
	datad => \pro0|e0|reg0|regs~152_combout\,
	combout => \pro0|e0|reg0|regs~153_combout\);

-- Location: LCFF_X22_Y13_N27
\pro0|e0|reg0|regs~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux14~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~69_regout\);

-- Location: LCCOMB_X21_Y13_N24
\pro0|e0|reg0|regs~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~154_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & (((\pro0|c0|c_l|Mux22~0_combout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|c0|c_l|Mux22~0_combout\ & ((\pro0|e0|reg0|regs~37_regout\))) # (!\pro0|c0|c_l|Mux22~0_combout\ & 
-- (\pro0|e0|reg0|regs~21_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~21_regout\,
	datab => \pro0|e0|reg0|regs~37_regout\,
	datac => \pro0|c0|c_l|Mux21~0_combout\,
	datad => \pro0|c0|c_l|Mux22~0_combout\,
	combout => \pro0|e0|reg0|regs~154_combout\);

-- Location: LCCOMB_X22_Y13_N26
\pro0|e0|reg0|regs~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~155_combout\ = (\pro0|c0|c_l|Mux21~0_combout\ & ((\pro0|e0|reg0|regs~154_combout\ & ((\pro0|e0|reg0|regs~69_regout\))) # (!\pro0|e0|reg0|regs~154_combout\ & (\pro0|e0|reg0|regs~53_regout\)))) # (!\pro0|c0|c_l|Mux21~0_combout\ & 
-- (((\pro0|e0|reg0|regs~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~53_regout\,
	datab => \pro0|c0|c_l|Mux21~0_combout\,
	datac => \pro0|e0|reg0|regs~69_regout\,
	datad => \pro0|e0|reg0|regs~154_combout\,
	combout => \pro0|e0|reg0|regs~155_combout\);

-- Location: LCCOMB_X22_Y13_N28
\pro0|e0|reg0|regs~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~156_combout\ = (\pro0|c0|c_l|Mux20~0_combout\ & (\pro0|e0|reg0|regs~153_combout\)) # (!\pro0|c0|c_l|Mux20~0_combout\ & ((\pro0|e0|reg0|regs~155_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux20~0_combout\,
	datac => \pro0|e0|reg0|regs~153_combout\,
	datad => \pro0|e0|reg0|regs~155_combout\,
	combout => \pro0|e0|reg0|regs~156_combout\);

-- Location: LCCOMB_X15_Y14_N8
\pro0|e0|alu0|Mux12~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~27_combout\ = (\pro0|e0|alu0|Mux12~26_combout\ & ((\pro0|e0|rb_out[3]~8_combout\) # ((\pro0|e0|reg0|regs~179_combout\) # (!\pro0|e0|alu0|Mux12~13_combout\)))) # (!\pro0|e0|alu0|Mux12~26_combout\ & (\pro0|e0|rb_out[3]~8_combout\ & 
-- (\pro0|e0|reg0|regs~179_combout\ & \pro0|e0|alu0|Mux12~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~26_combout\,
	datab => \pro0|e0|rb_out[3]~8_combout\,
	datac => \pro0|e0|reg0|regs~179_combout\,
	datad => \pro0|e0|alu0|Mux12~13_combout\,
	combout => \pro0|e0|alu0|Mux12~27_combout\);

-- Location: LCCOMB_X21_Y16_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(204) = (\pro0|e0|rb_out[14]~25_combout\) # ((\pro0|e0|rb_out[13]~26_combout\) # ((\pro0|e0|rb_out[15]~24_combout\) # 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[14]~25_combout\,
	datab => \pro0|e0|rb_out[13]~26_combout\,
	datac => \pro0|e0|rb_out[15]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(204));

-- Location: LCCOMB_X21_Y16_N26
\pro0|e0|alu0|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~20_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & \pro0|e0|alu0|Mux13~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Mux13~5_combout\,
	combout => \pro0|e0|alu0|Mux12~20_combout\);

-- Location: LCCOMB_X21_Y16_N12
\pro0|e0|alu0|Mux12~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~21_combout\ = (\pro0|e0|alu0|Mux12~20_combout\) # ((\pro0|e0|alu0|Mux13~7_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~7_combout\,
	datab => \pro0|e0|alu0|Mux12~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\,
	combout => \pro0|e0|alu0|Mux12~21_combout\);

-- Location: LCCOMB_X21_Y16_N30
\pro0|e0|alu0|Mux12~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~23_combout\ = (\pro0|e0|alu0|Mux12~22_combout\ & (((\pro0|e0|alu0|Mux12~21_combout\) # (!\pro0|e0|alu0|Mux12~11_combout\)))) # (!\pro0|e0|alu0|Mux12~22_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(204) & 
-- (\pro0|e0|alu0|Mux12~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(204),
	datac => \pro0|e0|alu0|Mux12~11_combout\,
	datad => \pro0|e0|alu0|Mux12~21_combout\,
	combout => \pro0|e0|alu0|Mux12~23_combout\);

-- Location: LCCOMB_X20_Y16_N6
\pro0|e0|alu0|Mux12~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~28_combout\ = (\pro0|e0|alu0|Mux12~32_combout\ & ((\pro0|e0|alu0|Mux12~31_combout\ & ((\pro0|e0|alu0|Mux12~23_combout\))) # (!\pro0|e0|alu0|Mux12~31_combout\ & (\pro0|e0|alu0|Mux12~27_combout\)))) # (!\pro0|e0|alu0|Mux12~32_combout\ & 
-- (((!\pro0|e0|alu0|Mux12~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~32_combout\,
	datab => \pro0|e0|alu0|Mux12~27_combout\,
	datac => \pro0|e0|alu0|Mux12~31_combout\,
	datad => \pro0|e0|alu0|Mux12~23_combout\,
	combout => \pro0|e0|alu0|Mux12~28_combout\);

-- Location: LCCOMB_X19_Y16_N18
\pro0|e0|alu0|Mux12~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~29_combout\ = (\pro0|e0|alu0|Mux12~10_combout\ & ((\pro0|e0|alu0|Mux12~28_combout\ & (\pro0|e0|alu0|Mux12~19_combout\)) # (!\pro0|e0|alu0|Mux12~28_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT3\))))) # 
-- (!\pro0|e0|alu0|Mux12~10_combout\ & (((\pro0|e0|alu0|Mux12~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~10_combout\,
	datab => \pro0|e0|alu0|Mux12~19_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => \pro0|e0|alu0|Mux12~28_combout\,
	combout => \pro0|e0|alu0|Mux12~29_combout\);

-- Location: LCCOMB_X19_Y16_N28
\pro0|e0|alu0|Mux12~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~30_combout\ = (\pro0|e0|alu0|Mux12~14_combout\ & (\pro0|e0|reg0|regs~179_combout\)) # (!\pro0|e0|alu0|Mux12~14_combout\ & ((\pro0|e0|alu0|Mux12~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux12~14_combout\,
	datac => \pro0|e0|reg0|regs~179_combout\,
	datad => \pro0|e0|alu0|Mux12~29_combout\,
	combout => \pro0|e0|alu0|Mux12~30_combout\);

-- Location: LCCOMB_X19_Y16_N2
\pro0|e0|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux12~2_combout\ = (\pro0|e0|Mux12~0_combout\) # ((\pro0|e0|Mux12~1_combout\) # ((\pro0|e0|Mux2~1_combout\ & \pro0|e0|alu0|Mux12~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Mux12~0_combout\,
	datab => \pro0|e0|Mux2~1_combout\,
	datac => \pro0|e0|Mux12~1_combout\,
	datad => \pro0|e0|alu0|Mux12~30_combout\,
	combout => \pro0|e0|Mux12~2_combout\);

-- Location: LCFF_X25_Y17_N5
\pro0|e0|reg0|regs~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux12~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~55_regout\);

-- Location: LCCOMB_X25_Y17_N22
\pro0|e0|reg0|regs~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~212_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~39_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~23_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~39_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~23_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~212_combout\);

-- Location: LCCOMB_X25_Y17_N4
\pro0|e0|reg0|regs~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~213_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~212_combout\ & (\pro0|e0|reg0|regs~71_regout\)) # (!\pro0|e0|reg0|regs~212_combout\ & ((\pro0|e0|reg0|regs~55_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~71_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~55_regout\,
	datad => \pro0|e0|reg0|regs~212_combout\,
	combout => \pro0|e0|reg0|regs~213_combout\);

-- Location: LCCOMB_X19_Y16_N24
\pro0|e0|reg0|regs~119feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~119feeder_combout\ = \pro0|e0|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux12~2_combout\,
	combout => \pro0|e0|reg0|regs~119feeder_combout\);

-- Location: LCFF_X19_Y16_N25
\pro0|e0|reg0|regs~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~119feeder_combout\,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~119_regout\);

-- Location: LCFF_X23_Y13_N13
\pro0|e0|reg0|regs~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux12~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~87_regout\);

-- Location: LCCOMB_X23_Y13_N12
\pro0|e0|reg0|regs~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~210_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~119_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~87_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~119_regout\,
	datac => \pro0|e0|reg0|regs~87_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~210_combout\);

-- Location: LCCOMB_X23_Y13_N24
\pro0|e0|reg0|regs~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~211_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~210_combout\ & ((\pro0|e0|reg0|regs~135_regout\))) # (!\pro0|e0|reg0|regs~210_combout\ & (\pro0|e0|reg0|regs~103_regout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~103_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~135_regout\,
	datad => \pro0|e0|reg0|regs~210_combout\,
	combout => \pro0|e0|reg0|regs~211_combout\);

-- Location: LCCOMB_X25_Y17_N2
\pro0|e0|reg0|regs~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~214_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~211_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~213_combout\,
	datad => \pro0|e0|reg0|regs~211_combout\,
	combout => \pro0|e0|reg0|regs~214_combout\);

-- Location: LCCOMB_X25_Y17_N24
\pro0|e0|rb_out[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[3]~8_combout\ = (\pro0|e0|rb_out[3]~7_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & \pro0|e0|reg0|regs~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datac => \pro0|e0|rb_out[3]~7_combout\,
	datad => \pro0|e0|reg0|regs~214_combout\,
	combout => \pro0|e0|rb_out[3]~8_combout\);

-- Location: LCCOMB_X24_Y16_N12
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ = \pro0|e0|rb_out[15]~24_combout\ $ (\pro0|e0|rb_out[3]~8_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|rb_out[3]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\);

-- Location: LCCOMB_X22_Y18_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\) # 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0));

-- Location: LCCOMB_X22_Y18_N20
\pro0|e0|alu0|Mux0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~24_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0) & (\pro0|e0|alu0|Mux1~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0),
	datac => \pro0|e0|alu0|Mux1~16_combout\,
	datad => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|Mux0~24_combout\);

-- Location: LCCOMB_X20_Y13_N16
\pro0|e0|alu0|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~15_combout\ = (\pro0|e0|alu0|Mux1~6_combout\ & (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|rb_out[15]~24_combout\ $ (\pro0|e0|reg0|regs~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|alu0|Mux1~6_combout\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux1~15_combout\);

-- Location: LCCOMB_X22_Y18_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\) # (!\pro0|e0|rb_out[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	datac => \pro0|e0|rb_out[0]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\);

-- Location: LCCOMB_X22_Y14_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\) # (!\pro0|e0|rb_out[0]~4_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & 
-- (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\)) # (!\pro0|e0|rb_out[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\);

-- Location: LCCOMB_X19_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\);

-- Location: LCCOMB_X19_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\);

-- Location: LCCOMB_X18_Y15_N28
\pro0|e0|alu0|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~20_combout\ = (\pro0|e0|alu0|Mux0~19_combout\) # ((\pro0|e0|alu0|Mux0~24_combout\) # ((\pro0|e0|alu0|Mux1~15_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux0~19_combout\,
	datab => \pro0|e0|alu0|Mux0~24_combout\,
	datac => \pro0|e0|alu0|Mux1~15_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\,
	combout => \pro0|e0|alu0|Mux0~20_combout\);

-- Location: LCCOMB_X18_Y15_N10
\pro0|e0|alu0|Mux0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~21_combout\ = (\pro0|e0|alu0|Mux0~15_combout\ & (((\pro0|e0|alu0|Mux0~20_combout\)) # (!\pro0|c0|c_l|Mux14~1_combout\))) # (!\pro0|e0|alu0|Mux0~15_combout\ & (\pro0|c0|c_l|Mux14~1_combout\ & (\pro0|e0|alu0|Mux0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux0~15_combout\,
	datab => \pro0|c0|c_l|Mux14~1_combout\,
	datac => \pro0|e0|alu0|Mux0~22_combout\,
	datad => \pro0|e0|alu0|Mux0~20_combout\,
	combout => \pro0|e0|alu0|Mux0~21_combout\);

-- Location: LCCOMB_X18_Y15_N14
\pro0|e0|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux0~1_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[15]~28_combout\)) # (!\pro0|c0|c_l|Mux41~0_combout\ & ((\pro0|e0|alu0|Mux0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[15]~28_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|c0|c_l|Mux41~0_combout\,
	datad => \pro0|e0|alu0|Mux0~21_combout\,
	combout => \pro0|e0|Mux0~1_combout\);

-- Location: LCCOMB_X19_Y13_N2
\pro0|e0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux0~0_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux0~2_combout\ & ((\SRAM_DQ[7]~7\))) # (!\mem0|sram_c|Mux0~2_combout\ & (\SRAM_DQ[15]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[15]~15\,
	datab => \SRAM_DQ[7]~7\,
	datac => \pro0|c0|c_l|Mux42~0_combout\,
	datad => \mem0|sram_c|Mux0~2_combout\,
	combout => \pro0|e0|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y15_N16
\pro0|e0|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux0~2_combout\ = (\pro0|e0|Mux0~1_combout\) # (\pro0|e0|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|Mux0~1_combout\,
	datad => \pro0|e0|Mux0~0_combout\,
	combout => \pro0|e0|Mux0~2_combout\);

-- Location: LCCOMB_X21_Y12_N12
\pro0|e0|reg0|regs~115feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~115feeder_combout\ = \pro0|e0|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux0~2_combout\,
	combout => \pro0|e0|reg0|regs~115feeder_combout\);

-- Location: LCFF_X21_Y12_N13
\pro0|e0|reg0|regs~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~115feeder_combout\,
	ena => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~115_regout\);

-- Location: LCCOMB_X24_Y12_N10
\pro0|e0|reg0|regs~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~284_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~131_regout\) # ((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|e0|reg0|regs~99_regout\ & !\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~131_regout\,
	datab => \pro0|e0|reg0|regs~99_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~284_combout\);

-- Location: LCCOMB_X24_Y17_N30
\pro0|e0|reg0|regs~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~285_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~284_combout\ & (\pro0|e0|reg0|regs~147_regout\)) # (!\pro0|e0|reg0|regs~284_combout\ & ((\pro0|e0|reg0|regs~115_regout\))))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (((\pro0|e0|reg0|regs~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~147_regout\,
	datab => \pro0|e0|reg0|regs~115_regout\,
	datac => \pro0|c0|c_l|Mux25~1_combout\,
	datad => \pro0|e0|reg0|regs~284_combout\,
	combout => \pro0|e0|reg0|regs~285_combout\);

-- Location: LCFF_X21_Y14_N3
\pro0|e0|reg0|regs~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux0~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~35_regout\);

-- Location: LCCOMB_X21_Y14_N2
\pro0|e0|reg0|regs~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~282_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~51_regout\) # ((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|e0|reg0|regs~35_regout\ & !\pro0|c0|c_l|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~51_regout\,
	datab => \pro0|c0|c_l|Mux25~1_combout\,
	datac => \pro0|e0|reg0|regs~35_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~282_combout\);

-- Location: LCCOMB_X25_Y17_N6
\pro0|e0|reg0|regs~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~283_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~282_combout\ & (\pro0|e0|reg0|regs~83_regout\)) # (!\pro0|e0|reg0|regs~282_combout\ & ((\pro0|e0|reg0|regs~67_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~83_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~67_regout\,
	datad => \pro0|e0|reg0|regs~282_combout\,
	combout => \pro0|e0|reg0|regs~283_combout\);

-- Location: LCCOMB_X25_Y17_N12
\pro0|e0|rb_out[15]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[15]~23_combout\ = (\pro0|e0|rb_out[15]~18_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & (!\pro0|c0|c_l|Mux23~0_combout\ & \pro0|e0|reg0|regs~283_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|e0|rb_out[15]~18_combout\,
	datac => \pro0|c0|c_l|Mux23~0_combout\,
	datad => \pro0|e0|reg0|regs~283_combout\,
	combout => \pro0|e0|rb_out[15]~23_combout\);

-- Location: LCCOMB_X25_Y17_N18
\pro0|e0|rb_out[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|rb_out[15]~24_combout\ = (\pro0|e0|rb_out[15]~23_combout\) # ((!\pro0|c0|c_l|Mux19~0_combout\ & (\pro0|c0|c_l|Mux23~0_combout\ & \pro0|e0|reg0|regs~285_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~285_combout\,
	datad => \pro0|e0|rb_out[15]~23_combout\,
	combout => \pro0|e0|rb_out[15]~24_combout\);

-- Location: LCCOMB_X21_Y12_N16
\pro0|e0|alu0|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~16_combout\ = (\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mux1~6_combout\ & (\pro0|e0|rb_out[15]~24_combout\ $ (!\pro0|e0|reg0|regs~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux18~6_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|e0|alu0|Mux1~6_combout\,
	combout => \pro0|e0|alu0|Mux1~16_combout\);

-- Location: LCCOMB_X18_Y15_N4
\pro0|e0|alu0|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~17_combout\ = (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17) & (\pro0|e0|alu0|Mux1~16_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	datab => \pro0|e0|alu0|Mux1~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	combout => \pro0|e0|alu0|Mux1~17_combout\);

-- Location: LCCOMB_X18_Y15_N2
\pro0|e0|alu0|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~20_combout\ = (\pro0|e0|alu0|Mux1~23_combout\) # ((\pro0|e0|alu0|Mux1~17_combout\) # ((\pro0|e0|alu0|Mux1~15_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~23_combout\,
	datab => \pro0|e0|alu0|Mux1~17_combout\,
	datac => \pro0|e0|alu0|Mux1~15_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\,
	combout => \pro0|e0|alu0|Mux1~20_combout\);

-- Location: LCCOMB_X18_Y15_N12
\pro0|e0|alu0|Mux1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~21_combout\ = (\pro0|c0|c_l|Mux15~3_combout\ & ((\pro0|e0|alu0|Mux1~14_combout\ & ((\pro0|e0|alu0|Mux1~20_combout\))) # (!\pro0|e0|alu0|Mux1~14_combout\ & (\pro0|e0|alu0|Mux1~8_combout\)))) # (!\pro0|c0|c_l|Mux15~3_combout\ & 
-- (((\pro0|e0|alu0|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~8_combout\,
	datab => \pro0|c0|c_l|Mux15~3_combout\,
	datac => \pro0|e0|alu0|Mux1~14_combout\,
	datad => \pro0|e0|alu0|Mux1~20_combout\,
	combout => \pro0|e0|alu0|Mux1~21_combout\);

-- Location: LCCOMB_X18_Y15_N26
\pro0|e0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux1~0_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|e0|new_pc[14]~26_combout\)) # (!\pro0|c0|c_l|Mux41~0_combout\ & ((\pro0|e0|alu0|Mux1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[14]~26_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \pro0|c0|c_l|Mux41~0_combout\,
	datad => \pro0|e0|alu0|Mux1~21_combout\,
	combout => \pro0|e0|Mux1~0_combout\);

-- Location: LCCOMB_X18_Y15_N0
\pro0|e0|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux1~1_combout\ = (\pro0|e0|Mux1~0_combout\) # ((\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|ir~12_combout\) # (\mem0|sram_c|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir~12_combout\,
	datab => \pro0|c0|c_l|Mux42~0_combout\,
	datac => \mem0|sram_c|Mux5~4_combout\,
	datad => \pro0|e0|Mux1~0_combout\,
	combout => \pro0|e0|Mux1~1_combout\);

-- Location: LCFF_X22_Y16_N5
\pro0|e0|reg0|regs~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux1~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~146_regout\);

-- Location: LCFF_X24_Y12_N23
\pro0|e0|reg0|regs~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux1~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~130_regout\);

-- Location: LCFF_X24_Y12_N17
\pro0|e0|reg0|regs~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux1~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~98_regout\);

-- Location: LCCOMB_X24_Y12_N16
\pro0|e0|reg0|regs~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~286_combout\ = (\pro0|c0|c_l|Mux25~1_combout\ & (((\pro0|c0|c_l|Mux24~0_combout\)))) # (!\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|c0|c_l|Mux24~0_combout\ & (\pro0|e0|reg0|regs~130_regout\)) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- ((\pro0|e0|reg0|regs~98_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux25~1_combout\,
	datab => \pro0|e0|reg0|regs~130_regout\,
	datac => \pro0|e0|reg0|regs~98_regout\,
	datad => \pro0|c0|c_l|Mux24~0_combout\,
	combout => \pro0|e0|reg0|regs~286_combout\);

-- Location: LCCOMB_X21_Y11_N14
\pro0|e0|reg0|regs~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~287_combout\ = (\pro0|e0|reg0|regs~286_combout\ & (((\pro0|e0|reg0|regs~146_regout\) # (!\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|e0|reg0|regs~286_combout\ & (\pro0|e0|reg0|regs~114_regout\ & ((\pro0|c0|c_l|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~114_regout\,
	datab => \pro0|e0|reg0|regs~146_regout\,
	datac => \pro0|e0|reg0|regs~286_combout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~287_combout\);

-- Location: LCFF_X21_Y13_N13
\pro0|e0|reg0|regs~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Mux1~1_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~34_regout\);

-- Location: LCCOMB_X21_Y13_N12
\pro0|e0|reg0|regs~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~288_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|c0|c_l|Mux25~1_combout\ & (\pro0|e0|reg0|regs~50_regout\)) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- ((\pro0|e0|reg0|regs~34_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~50_regout\,
	datab => \pro0|c0|c_l|Mux24~0_combout\,
	datac => \pro0|e0|reg0|regs~34_regout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~288_combout\);

-- Location: LCCOMB_X21_Y13_N22
\pro0|e0|reg0|regs~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~289_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~288_combout\ & (\pro0|e0|reg0|regs~82_regout\)) # (!\pro0|e0|reg0|regs~288_combout\ & ((\pro0|e0|reg0|regs~66_regout\))))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~82_regout\,
	datac => \pro0|e0|reg0|regs~66_regout\,
	datad => \pro0|e0|reg0|regs~288_combout\,
	combout => \pro0|e0|reg0|regs~289_combout\);

-- Location: LCCOMB_X21_Y11_N0
\mem0|sram_c|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux31~2_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~287_combout\)) # (!\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~289_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|c_l|Mux23~0_combout\,
	datac => \pro0|e0|reg0|regs~287_combout\,
	datad => \pro0|e0|reg0|regs~289_combout\,
	combout => \mem0|sram_c|Mux31~2_combout\);

-- Location: LCCOMB_X19_Y17_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ = (!\pro0|e0|rb_out[15]~18_combout\ & (!\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|c0|c_l|Mux19~0_combout\) # (!\mem0|sram_c|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux19~0_combout\,
	datab => \mem0|sram_c|Mux31~2_combout\,
	datac => \pro0|e0|rb_out[15]~18_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\);

-- Location: LCCOMB_X19_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\);

-- Location: LCCOMB_X19_Y11_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\);

-- Location: LCCOMB_X19_Y11_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\)))) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\);

-- Location: LCCOMB_X19_Y11_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\)))) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\);

-- Location: LCCOMB_X19_Y11_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\);

-- Location: LCCOMB_X18_Y11_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\);

-- Location: LCCOMB_X21_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\);

-- Location: LCCOMB_X18_Y11_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\))) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\);

-- Location: LCCOMB_X19_Y12_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|rb_out[15]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\))) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\);

-- Location: LCCOMB_X19_Y12_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\);

-- Location: LCCOMB_X19_Y12_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\ = (\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datab => \pro0|e0|rb_out[15]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\);

-- Location: LCCOMB_X19_Y12_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|rb_out[15]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\)) # (!\pro0|e0|rb_out[15]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datad => \pro0|e0|rb_out[15]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\);

-- Location: LCCOMB_X19_Y12_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\pro0|e0|reg0|regs~161_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~161_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X19_Y12_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\ & (\pro0|e0|rb_out[1]~2_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\ & ((\pro0|e0|rb_out[1]~2_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\,
	datab => \pro0|e0|rb_out[1]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X19_Y12_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\pro0|e0|rb_out[2]~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)) # (!\pro0|e0|rb_out[2]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[2]~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X19_Y12_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\pro0|e0|rb_out[3]~8_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\))) # (!\pro0|e0|rb_out[3]~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[3]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X19_Y12_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\ & 
-- ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\) # (!\pro0|e0|rb_out[4]~10_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\ & (!\pro0|e0|rb_out[4]~10_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\,
	datab => \pro0|e0|rb_out[4]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X19_Y12_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\ & (\pro0|e0|rb_out[5]~12_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\ & ((\pro0|e0|rb_out[5]~12_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\,
	datab => \pro0|e0|rb_out[5]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X19_Y12_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((\pro0|e0|rb_out[6]~14_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)) # (!\pro0|e0|rb_out[6]~14_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[6]~14_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X19_Y12_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\pro0|e0|rb_out[7]~17_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\))) # (!\pro0|e0|rb_out[7]~17_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[7]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X19_Y11_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((\pro0|e0|rb_out[8]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)) # (!\pro0|e0|rb_out[8]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[8]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X19_Y11_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\pro0|e0|rb_out[9]~20_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\))) # (!\pro0|e0|rb_out[9]~20_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[9]~20_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X19_Y11_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\ & 
-- ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\) # (!\pro0|e0|rb_out[10]~21_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\ & (!\pro0|e0|rb_out[10]~21_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datab => \pro0|e0|rb_out[10]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X19_Y11_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\pro0|e0|rb_out[11]~22_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\))) # (!\pro0|e0|rb_out[11]~22_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[11]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X19_Y11_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((\pro0|e0|rb_out[12]~27_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)) # (!\pro0|e0|rb_out[12]~27_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[12]~27_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X19_Y11_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\pro0|e0|rb_out[13]~26_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\))) # (!\pro0|e0|rb_out[13]~26_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[13]~26_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X19_Y11_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\ & 
-- ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\) # (!\pro0|e0|rb_out[14]~25_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\ & (!\pro0|e0|rb_out[14]~25_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datab => \pro0|e0|rb_out[14]~25_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X19_Y11_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\pro0|e0|rb_out[15]~24_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\))) # (!\pro0|e0|rb_out[15]~24_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[15]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X19_Y11_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X27_Y13_N12
\pro0|e0|alu0|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~11_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & ((\pro0|c0|c_l|Mux18~6_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT16\)) # (!\pro0|c0|c_l|Mux18~6_combout\ & 
-- ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT16\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \pro0|e0|alu0|Mux4~8_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT16\,
	datad => \pro0|c0|c_l|Mux18~6_combout\,
	combout => \pro0|e0|alu0|Mux15~11_combout\);

-- Location: LCCOMB_X19_Y11_N18
\pro0|e0|alu0|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~12_combout\ = (\pro0|e0|alu0|Mux15~11_combout\) # ((\pro0|e0|alu0|Mux1~6_combout\ & (!\pro0|c0|c_l|Mux18~6_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~6_combout\,
	datab => \pro0|c0|c_l|Mux18~6_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \pro0|e0|alu0|Mux15~11_combout\,
	combout => \pro0|e0|alu0|Mux15~12_combout\);

-- Location: LCCOMB_X20_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\);

-- Location: LCCOMB_X20_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\);

-- Location: LCCOMB_X20_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\);

-- Location: LCCOMB_X21_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\);

-- Location: LCCOMB_X21_Y17_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\);

-- Location: LCCOMB_X20_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\);

-- Location: LCCOMB_X21_Y16_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\);

-- Location: LCCOMB_X20_Y16_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\);

-- Location: LCCOMB_X20_Y16_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\);

-- Location: LCCOMB_X20_Y16_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\);

-- Location: LCCOMB_X20_Y16_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\);

-- Location: LCCOMB_X20_Y16_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\);

-- Location: LCCOMB_X20_Y16_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\pro0|e0|reg0|regs~161_combout\) # (!\pro0|e0|rb_out[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|rb_out[0]~4_combout\,
	datab => \pro0|e0|reg0|regs~161_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X20_Y16_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X20_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X20_Y16_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X20_Y16_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X20_Y16_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X20_Y16_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X20_Y16_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X20_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X20_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X20_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X20_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X20_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~7_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X20_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X20_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X20_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X20_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X19_Y13_N26
\pro0|e0|alu0|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~13_combout\ = (\pro0|e0|alu0|Mux8~6_combout\ & ((\pro0|e0|reg0|regs~161_combout\) # ((\pro0|e0|alu0|Mux1~15_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\)))) # (!\pro0|e0|alu0|Mux8~6_combout\ & 
-- (((\pro0|e0|alu0|Mux1~15_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~6_combout\,
	datab => \pro0|e0|reg0|regs~161_combout\,
	datac => \pro0|e0|alu0|Mux1~15_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\,
	combout => \pro0|e0|alu0|Mux15~13_combout\);

-- Location: LCCOMB_X19_Y13_N28
\pro0|e0|alu0|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~14_combout\ = (\pro0|e0|alu0|Mux15~12_combout\) # ((\pro0|e0|alu0|Mux15~13_combout\) # ((\pro0|e0|alu0|Mux1~16_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~16_combout\,
	datab => \pro0|e0|alu0|Mux15~12_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \pro0|e0|alu0|Mux15~13_combout\,
	combout => \pro0|e0|alu0|Mux15~14_combout\);

-- Location: LCCOMB_X19_Y13_N18
\pro0|e0|alu0|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~15_combout\ = (\pro0|e0|alu0|Mux15~10_combout\ & (((\pro0|e0|alu0|Mux15~14_combout\) # (!\pro0|c0|c_l|Mux15~3_combout\)))) # (!\pro0|e0|alu0|Mux15~10_combout\ & (\pro0|e0|alu0|Mux15~7_combout\ & (\pro0|c0|c_l|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux15~10_combout\,
	datab => \pro0|e0|alu0|Mux15~7_combout\,
	datac => \pro0|c0|c_l|Mux15~3_combout\,
	datad => \pro0|e0|alu0|Mux15~14_combout\,
	combout => \pro0|e0|alu0|Mux15~15_combout\);

-- Location: LCCOMB_X19_Y13_N20
\mem0|sram_c|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux5~2_combout\ = (\SRAM_DQ[15]~15\ & ((\pro0|c0|m|state~regout\ & ((\pro0|e0|alu0|Mux15~15_combout\))) # (!\pro0|c0|m|state~regout\ & (\pro0|c0|pc_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[15]~15\,
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|e0|alu0|Mux15~15_combout\,
	combout => \mem0|sram_c|Mux5~2_combout\);

-- Location: LCCOMB_X19_Y13_N12
\mem0|sram_c|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux5~4_combout\ = (\pro0|c0|c_l|Mux39~0_combout\ & (\pro0|c0|m|state~regout\ & ((\mem0|sram_c|Mux5~2_combout\) # (\mem0|sram_c|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux39~0_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \mem0|sram_c|Mux5~2_combout\,
	datad => \mem0|sram_c|Mux5~3_combout\,
	combout => \mem0|sram_c|Mux5~4_combout\);

-- Location: LCCOMB_X24_Y13_N16
\pro0|c0|ir~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~5_combout\ = (!\SW~combout\(9) & ((\pro0|e0|Mux2~0_combout\) # (\mem0|sram_c|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|Mux2~0_combout\,
	datac => \SW~combout\(9),
	datad => \mem0|sram_c|Mux5~4_combout\,
	combout => \pro0|c0|ir~5_combout\);

-- Location: LCFF_X24_Y13_N17
\pro0|c0|ir[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~5_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(13));

-- Location: LCCOMB_X22_Y12_N18
\pro0|c0|c_l|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux39~0_combout\ = (\pro0|c0|ir\(14) & (\pro0|c0|ir\(15) & (\pro0|c0|ir\(12) $ (\pro0|c0|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(14),
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|ir\(13),
	datad => \pro0|c0|ir\(15),
	combout => \pro0|c0|c_l|Mux39~0_combout\);

-- Location: LCCOMB_X18_Y9_N12
\pro0|e0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux3~0_combout\ = (\SRAM_DQ[12]~12\ & ((!\pro0|c0|c_l|Mux39~0_combout\) # (!\pro0|c0|m|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|m|state~regout\,
	datac => \SRAM_DQ[12]~12\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \pro0|e0|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y13_N30
\pro0|c0|ir~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|ir~2_combout\ = (!\SW~combout\(9) & ((\pro0|e0|Mux3~0_combout\) # (\mem0|sram_c|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(9),
	datac => \pro0|e0|Mux3~0_combout\,
	datad => \mem0|sram_c|Mux5~4_combout\,
	combout => \pro0|c0|ir~2_combout\);

-- Location: LCFF_X24_Y13_N31
\pro0|c0|ir[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|ir~2_combout\,
	ena => \pro0|c0|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|ir\(12));

-- Location: LCCOMB_X24_Y11_N2
\pro0|c0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|Equal0~3_combout\ = (!\pro0|c0|ir\(12) & (\pro0|c0|c_l|Mux14~0_combout\ & (\pro0|c0|c_l|Mux15~3_combout\ $ (!\pro0|c0|c_l|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux15~3_combout\,
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|c_l|Mux14~0_combout\,
	datad => \pro0|c0|c_l|Mux17~3_combout\,
	combout => \pro0|c0|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y11_N4
\pro0|c0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|Equal0~2_combout\ = (\pro0|c0|Equal0~3_combout\ & ((\pro0|c0|c_l|Mux17~3_combout\ & (!\pro0|e0|Mux16~0_combout\ & \pro0|c0|c_l|Mux16~4_combout\)) # (!\pro0|c0|c_l|Mux17~3_combout\ & ((!\pro0|c0|c_l|Mux16~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux17~3_combout\,
	datab => \pro0|c0|Equal0~3_combout\,
	datac => \pro0|e0|Mux16~0_combout\,
	datad => \pro0|c0|c_l|Mux16~4_combout\,
	combout => \pro0|c0|Equal0~2_combout\);

-- Location: LCCOMB_X15_Y13_N24
\pro0|c0|pc_s~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s~14_combout\ = (\pro0|c0|m|ldpc~0_combout\ & (((\pro0|c0|pc_s\(0))))) # (!\pro0|c0|m|ldpc~0_combout\ & ((\pro0|c0|Equal0~2_combout\ & ((\pro0|e0|alu0|Mux15~15_combout\))) # (!\pro0|c0|Equal0~2_combout\ & (\pro0|c0|pc_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|m|ldpc~0_combout\,
	datab => \pro0|c0|Equal0~2_combout\,
	datac => \pro0|c0|pc_s\(0),
	datad => \pro0|e0|alu0|Mux15~15_combout\,
	combout => \pro0|c0|pc_s~14_combout\);

-- Location: LCFF_X15_Y13_N25
\pro0|c0|pc_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s~14_combout\,
	sclr => \SW~combout\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(0));

-- Location: LCCOMB_X19_Y13_N4
\pro0|e0|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux15~0_combout\ = (!\pro0|c0|c_l|Mux42~0_combout\ & ((\pro0|c0|c_l|Mux41~0_combout\ & (\pro0|c0|pc_s\(0))) # (!\pro0|c0|c_l|Mux41~0_combout\ & ((\pro0|e0|alu0|Mux15~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux41~0_combout\,
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|c_l|Mux42~0_combout\,
	datad => \pro0|e0|alu0|Mux15~15_combout\,
	combout => \pro0|e0|Mux15~0_combout\);

-- Location: LCCOMB_X22_Y13_N12
\pro0|e0|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux15~1_combout\ = (\pro0|c0|c_l|Mux42~0_combout\ & ((\mem0|sram_c|Mux15~2_combout\ & ((\SRAM_DQ[8]~8\))) # (!\mem0|sram_c|Mux15~2_combout\ & (\SRAM_DQ[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux42~0_combout\,
	datab => \SRAM_DQ[0]~0\,
	datac => \SRAM_DQ[8]~8\,
	datad => \mem0|sram_c|Mux15~2_combout\,
	combout => \pro0|e0|Mux15~1_combout\);

-- Location: LCCOMB_X22_Y13_N30
\pro0|e0|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Mux15~2_combout\ = (\pro0|e0|Mux15~0_combout\) # (\pro0|e0|Mux15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|Mux15~0_combout\,
	datad => \pro0|e0|Mux15~1_combout\,
	combout => \pro0|e0|Mux15~2_combout\);

-- Location: LCCOMB_X21_Y13_N14
\pro0|e0|reg0|regs~52feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~52feeder_combout\ = \pro0|e0|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux15~2_combout\,
	combout => \pro0|e0|reg0|regs~52feeder_combout\);

-- Location: LCFF_X21_Y13_N15
\pro0|e0|reg0|regs~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~52feeder_combout\,
	ena => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~52_regout\);

-- Location: LCCOMB_X22_Y13_N0
\pro0|e0|reg0|regs~68feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~68feeder_combout\ = \pro0|e0|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Mux15~2_combout\,
	combout => \pro0|e0|reg0|regs~68feeder_combout\);

-- Location: LCFF_X22_Y13_N1
\pro0|e0|reg0|regs~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~68feeder_combout\,
	ena => \pro0|e0|reg0|regs~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~68_regout\);

-- Location: LCCOMB_X21_Y13_N6
\pro0|e0|reg0|regs~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~164_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & (((\pro0|c0|c_l|Mux25~1_combout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|c0|c_l|Mux25~1_combout\ & ((\pro0|e0|reg0|regs~36_regout\))) # (!\pro0|c0|c_l|Mux25~1_combout\ & 
-- (\pro0|e0|reg0|regs~20_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~20_regout\,
	datab => \pro0|e0|reg0|regs~36_regout\,
	datac => \pro0|c0|c_l|Mux24~0_combout\,
	datad => \pro0|c0|c_l|Mux25~1_combout\,
	combout => \pro0|e0|reg0|regs~164_combout\);

-- Location: LCCOMB_X21_Y13_N20
\pro0|e0|reg0|regs~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~165_combout\ = (\pro0|c0|c_l|Mux24~0_combout\ & ((\pro0|e0|reg0|regs~164_combout\ & ((\pro0|e0|reg0|regs~68_regout\))) # (!\pro0|e0|reg0|regs~164_combout\ & (\pro0|e0|reg0|regs~52_regout\)))) # (!\pro0|c0|c_l|Mux24~0_combout\ & 
-- (((\pro0|e0|reg0|regs~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux24~0_combout\,
	datab => \pro0|e0|reg0|regs~52_regout\,
	datac => \pro0|e0|reg0|regs~68_regout\,
	datad => \pro0|e0|reg0|regs~164_combout\,
	combout => \pro0|e0|reg0|regs~165_combout\);

-- Location: LCCOMB_X21_Y13_N16
\pro0|e0|reg0|regs~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~308_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~163_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~165_combout\,
	datab => \pro0|e0|reg0|regs~163_combout\,
	datad => \pro0|c0|c_l|Mux23~0_combout\,
	combout => \pro0|e0|reg0|regs~308_combout\);

-- Location: LCCOMB_X16_Y14_N26
\pro0|c0|c_l|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|c_l|Mux38~0_combout\ = (!\pro0|c0|ir\(12) & (\pro0|c0|ir\(14) & (\pro0|c0|ir\(15) $ (!\pro0|c0|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|ir\(15),
	datab => \pro0|c0|ir\(12),
	datac => \pro0|c0|ir\(14),
	datad => \pro0|c0|ir\(13),
	combout => \pro0|c0|c_l|Mux38~0_combout\);

-- Location: LCCOMB_X18_Y9_N20
\mem0|write_s~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|write_s~1_combout\ = (!\pro0|c0|m|state~regout\) # (!\pro0|c0|c_l|Mux38~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|c0|c_l|Mux38~0_combout\,
	datad => \pro0|c0|m|state~regout\,
	combout => \mem0|write_s~1_combout\);

-- Location: LCCOMB_X18_Y12_N24
\pro0|e0|new_pc[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[12]~22_combout\ = (\pro0|c0|pc_s\(12) & (!\pro0|e0|new_pc[11]~21\)) # (!\pro0|c0|pc_s\(12) & ((\pro0|e0|new_pc[11]~21\) # (GND)))
-- \pro0|e0|new_pc[12]~23\ = CARRY((!\pro0|e0|new_pc[11]~21\) # (!\pro0|c0|pc_s\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(12),
	datad => VCC,
	cin => \pro0|e0|new_pc[11]~21\,
	combout => \pro0|e0|new_pc[12]~22_combout\,
	cout => \pro0|e0|new_pc[12]~23\);

-- Location: LCCOMB_X16_Y11_N10
\pro0|c0|pc_s[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[12]~11_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[12]~22_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_des[12]~22_combout\,
	datab => \pro0|e0|new_pc[12]~22_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[12]~11_combout\);

-- Location: LCFF_X16_Y11_N11
\pro0|c0|pc_s[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[12]~11_combout\,
	sdata => \pro0|e0|alu0|Mux3~20_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(12));

-- Location: LCCOMB_X16_Y15_N20
\pro0|c0|pc_des[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[11]~20_combout\ = (\pro0|c0|pc_s\(11) & (\pro0|c0|pc_des[10]~19\ $ (GND))) # (!\pro0|c0|pc_s\(11) & (!\pro0|c0|pc_des[10]~19\ & VCC))
-- \pro0|c0|pc_des[11]~21\ = CARRY((\pro0|c0|pc_s\(11) & !\pro0|c0|pc_des[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(11),
	datad => VCC,
	cin => \pro0|c0|pc_des[10]~19\,
	combout => \pro0|c0|pc_des[11]~20_combout\,
	cout => \pro0|c0|pc_des[11]~21\);

-- Location: LCCOMB_X22_Y12_N6
\pro0|c0|pc_s[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[11]~10_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[11]~20_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|Equal1~1_combout\,
	datab => \pro0|c0|pc_des[11]~20_combout\,
	datad => \pro0|e0|new_pc[11]~20_combout\,
	combout => \pro0|c0|pc_s[11]~10_combout\);

-- Location: LCCOMB_X21_Y12_N30
\pro0|e0|alu0|Mux4~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~31_combout\ = (\pro0|e0|alu0|Mux4~32_combout\ & (\pro0|e0|reg0|regs~235_combout\)) # (!\pro0|e0|alu0|Mux4~32_combout\ & ((\pro0|e0|alu0|Mux4~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~235_combout\,
	datac => \pro0|e0|alu0|Mux4~32_combout\,
	datad => \pro0|e0|alu0|Mux4~30_combout\,
	combout => \pro0|e0|alu0|Mux4~31_combout\);

-- Location: LCFF_X22_Y12_N7
\pro0|c0|pc_s[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[11]~10_combout\,
	sdata => \pro0|e0|alu0|Mux4~31_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(11));

-- Location: LCCOMB_X16_Y15_N24
\pro0|c0|pc_des[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[13]~24_combout\ = (\pro0|c0|pc_s\(13) & (\pro0|c0|pc_des[12]~23\ $ (GND))) # (!\pro0|c0|pc_s\(13) & (!\pro0|c0|pc_des[12]~23\ & VCC))
-- \pro0|c0|pc_des[13]~25\ = CARRY((\pro0|c0|pc_s\(13) & !\pro0|c0|pc_des[12]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(13),
	datad => VCC,
	cin => \pro0|c0|pc_des[12]~23\,
	combout => \pro0|c0|pc_des[13]~24_combout\,
	cout => \pro0|c0|pc_des[13]~25\);

-- Location: LCCOMB_X18_Y12_N26
\pro0|e0|new_pc[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[13]~24_combout\ = (\pro0|c0|pc_s\(13) & (\pro0|e0|new_pc[12]~23\ $ (GND))) # (!\pro0|c0|pc_s\(13) & (!\pro0|e0|new_pc[12]~23\ & VCC))
-- \pro0|e0|new_pc[13]~25\ = CARRY((\pro0|c0|pc_s\(13) & !\pro0|e0|new_pc[12]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(13),
	datad => VCC,
	cin => \pro0|e0|new_pc[12]~23\,
	combout => \pro0|e0|new_pc[13]~24_combout\,
	cout => \pro0|e0|new_pc[13]~25\);

-- Location: LCCOMB_X16_Y13_N26
\pro0|c0|pc_s[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[13]~12_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[13]~24_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[13]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|Equal1~1_combout\,
	datab => \pro0|c0|pc_des[13]~24_combout\,
	datad => \pro0|e0|new_pc[13]~24_combout\,
	combout => \pro0|c0|pc_s[13]~12_combout\);

-- Location: LCFF_X16_Y13_N27
\pro0|c0|pc_s[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[13]~12_combout\,
	sdata => \pro0|e0|alu0|Mux2~29_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(13));

-- Location: LCCOMB_X16_Y15_N26
\pro0|c0|pc_des[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[14]~26_combout\ = (\pro0|c0|pc_s\(14) & (!\pro0|c0|pc_des[13]~25\)) # (!\pro0|c0|pc_s\(14) & ((\pro0|c0|pc_des[13]~25\) # (GND)))
-- \pro0|c0|pc_des[14]~27\ = CARRY((!\pro0|c0|pc_des[13]~25\) # (!\pro0|c0|pc_s\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(14),
	datad => VCC,
	cin => \pro0|c0|pc_des[13]~25\,
	combout => \pro0|c0|pc_des[14]~26_combout\,
	cout => \pro0|c0|pc_des[14]~27\);

-- Location: LCCOMB_X18_Y12_N28
\pro0|e0|new_pc[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[14]~26_combout\ = (\pro0|c0|pc_s\(14) & (!\pro0|e0|new_pc[13]~25\)) # (!\pro0|c0|pc_s\(14) & ((\pro0|e0|new_pc[13]~25\) # (GND)))
-- \pro0|e0|new_pc[14]~27\ = CARRY((!\pro0|e0|new_pc[13]~25\) # (!\pro0|c0|pc_s\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(14),
	datad => VCC,
	cin => \pro0|e0|new_pc[13]~25\,
	combout => \pro0|e0|new_pc[14]~26_combout\,
	cout => \pro0|e0|new_pc[14]~27\);

-- Location: LCCOMB_X15_Y15_N22
\pro0|c0|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|Add1~0_combout\ = (!\pro0|c0|Equal0~2_combout\ & ((\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[14]~26_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|Equal0~2_combout\,
	datab => \pro0|c0|pc_des[14]~26_combout\,
	datac => \pro0|e0|new_pc[14]~26_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|Add1~0_combout\);

-- Location: LCCOMB_X16_Y15_N30
\pro0|c0|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|Add1~1_combout\ = (\pro0|c0|Add1~0_combout\) # ((\pro0|c0|Equal0~2_combout\ & \pro0|e0|alu0|Mux1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|Equal0~2_combout\,
	datab => \pro0|c0|Add1~0_combout\,
	datad => \pro0|e0|alu0|Mux1~21_combout\,
	combout => \pro0|c0|Add1~1_combout\);

-- Location: LCFF_X16_Y15_N31
\pro0|c0|pc_s[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|Add1~1_combout\,
	sdata => VCC,
	sload => \SW~combout\(9),
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(14));

-- Location: LCCOMB_X16_Y15_N28
\pro0|c0|pc_des[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_des[15]~28_combout\ = \pro0|c0|pc_des[14]~27\ $ (!\pro0|c0|pc_s\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pro0|c0|pc_s\(15),
	cin => \pro0|c0|pc_des[14]~27\,
	combout => \pro0|c0|pc_des[15]~28_combout\);

-- Location: LCCOMB_X18_Y12_N30
\pro0|e0|new_pc[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|new_pc[15]~28_combout\ = \pro0|e0|new_pc[14]~27\ $ (!\pro0|c0|pc_s\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pro0|c0|pc_s\(15),
	cin => \pro0|e0|new_pc[14]~27\,
	combout => \pro0|e0|new_pc[15]~28_combout\);

-- Location: LCCOMB_X15_Y15_N0
\pro0|c0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|Add1~2_combout\ = (!\pro0|c0|Equal0~2_combout\ & ((\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[15]~28_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|Equal0~2_combout\,
	datab => \pro0|c0|pc_des[15]~28_combout\,
	datac => \pro0|e0|new_pc[15]~28_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|Add1~2_combout\);

-- Location: LCCOMB_X15_Y15_N8
\pro0|c0|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|Add1~3_combout\ = (\pro0|c0|Add1~2_combout\) # ((\pro0|c0|Equal0~2_combout\ & \pro0|e0|alu0|Mux0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|Equal0~2_combout\,
	datab => \pro0|c0|Add1~2_combout\,
	datad => \pro0|e0|alu0|Mux0~21_combout\,
	combout => \pro0|c0|Add1~3_combout\);

-- Location: LCFF_X15_Y15_N9
\pro0|c0|pc_s[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|Add1~3_combout\,
	sdata => VCC,
	sload => \SW~combout\(9),
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(15));

-- Location: LCCOMB_X18_Y15_N20
\pro0|e0|addr_m[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[15]~14_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|e0|alu0|Mux0~21_combout\))) # (!\pro0|c0|m|state~regout\ & (\pro0|c0|pc_s\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|c0|pc_s\(15),
	datad => \pro0|e0|alu0|Mux0~21_combout\,
	combout => \pro0|e0|addr_m[15]~14_combout\);

-- Location: LCCOMB_X18_Y15_N30
\pro0|e0|addr_m[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[14]~13_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|e0|alu0|Mux1~21_combout\))) # (!\pro0|c0|m|state~regout\ & (\pro0|c0|pc_s\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(14),
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|e0|alu0|Mux1~21_combout\,
	combout => \pro0|e0|addr_m[14]~13_combout\);

-- Location: LCCOMB_X18_Y9_N6
\mem0|sram_c|data_wr[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|data_wr[0]~4_combout\ = ((!\pro0|c0|c_l|Mux39~0_combout\) # (!\pro0|e0|alu0|Mux15~15_combout\)) # (!\pro0|c0|m|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|alu0|Mux15~15_combout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|data_wr[0]~4_combout\);

-- Location: LCCOMB_X18_Y9_N22
\mem0|sram_c|data_wr[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|data_wr[0]~2_combout\ = (!\mem0|write_s~1_combout\ & (\mem0|sram_c|data_wr[0]~4_combout\ & (\pro0|e0|addr_m[15]~14_combout\ $ (!\pro0|e0|addr_m[14]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|write_s~1_combout\,
	datab => \pro0|e0|addr_m[15]~14_combout\,
	datac => \pro0|e0|addr_m[14]~13_combout\,
	datad => \mem0|sram_c|data_wr[0]~4_combout\,
	combout => \mem0|sram_c|data_wr[0]~2_combout\);

-- Location: LCCOMB_X21_Y13_N4
\pro0|e0|reg0|regs~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~309_combout\ = (\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~149_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux23~0_combout\,
	datab => \pro0|e0|reg0|regs~151_combout\,
	datad => \pro0|e0|reg0|regs~149_combout\,
	combout => \pro0|e0|reg0|regs~309_combout\);

-- Location: LCCOMB_X18_Y9_N16
\mem0|sram_c|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux25~3_combout\ = (\pro0|c0|c_l|Mux39~0_combout\ & ((\pro0|c0|m|state~regout\ & ((\pro0|e0|reg0|regs~308_combout\))) # (!\pro0|c0|m|state~regout\ & (\mem0|sram_c|Mux25~2_combout\)))) # (!\pro0|c0|c_l|Mux39~0_combout\ & 
-- (\mem0|sram_c|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sram_c|Mux25~2_combout\,
	datab => \pro0|c0|c_l|Mux39~0_combout\,
	datac => \pro0|e0|reg0|regs~308_combout\,
	datad => \pro0|c0|m|state~regout\,
	combout => \mem0|sram_c|Mux25~3_combout\);

-- Location: LCCOMB_X18_Y9_N4
\mem0|sram_c|data_wr[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|data_wr[8]~3_combout\ = (!\mem0|write_s~1_combout\ & (!\mem0|sram_c|Mux0~2_combout\ & (\pro0|e0|addr_m[15]~14_combout\ $ (!\pro0|e0|addr_m[14]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|write_s~1_combout\,
	datab => \pro0|e0|addr_m[15]~14_combout\,
	datac => \pro0|e0|addr_m[14]~13_combout\,
	datad => \mem0|sram_c|Mux0~2_combout\,
	combout => \mem0|sram_c|data_wr[8]~3_combout\);

-- Location: LCCOMB_X18_Y9_N14
\mem0|sram_c|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux26~3_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|c0|c_l|Mux39~0_combout\ & ((\pro0|e0|reg0|regs~309_combout\))) # (!\pro0|c0|c_l|Mux39~0_combout\ & (\mem0|sram_c|Mux26~2_combout\)))) # (!\pro0|c0|m|state~regout\ & 
-- (\mem0|sram_c|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sram_c|Mux26~2_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|reg0|regs~309_combout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|Mux26~3_combout\);

-- Location: LCCOMB_X18_Y9_N28
\mem0|sram_c|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux27~3_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|c0|c_l|Mux39~0_combout\ & (\pro0|e0|reg0|regs~189_combout\)) # (!\pro0|c0|c_l|Mux39~0_combout\ & ((\mem0|sram_c|Mux27~2_combout\))))) # (!\pro0|c0|m|state~regout\ & 
-- (((\mem0|sram_c|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~189_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \mem0|sram_c|Mux27~2_combout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|Mux27~3_combout\);

-- Location: LCCOMB_X18_Y9_N30
\mem0|sram_c|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux28~3_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|c0|c_l|Mux39~0_combout\ & ((\pro0|e0|reg0|regs~214_combout\))) # (!\pro0|c0|c_l|Mux39~0_combout\ & (\mem0|sram_c|Mux28~2_combout\)))) # (!\pro0|c0|m|state~regout\ & 
-- (\mem0|sram_c|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sram_c|Mux28~2_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|reg0|regs~214_combout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|Mux28~3_combout\);

-- Location: LCCOMB_X18_Y9_N0
\mem0|sram_c|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux29~3_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|c0|c_l|Mux39~0_combout\ & (\pro0|e0|reg0|regs~250_combout\)) # (!\pro0|c0|c_l|Mux39~0_combout\ & ((\mem0|sram_c|Mux29~2_combout\))))) # (!\pro0|c0|m|state~regout\ & 
-- (((\mem0|sram_c|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~250_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \mem0|sram_c|Mux29~2_combout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|Mux29~3_combout\);

-- Location: LCCOMB_X18_Y9_N10
\mem0|sram_c|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux30~3_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|c0|c_l|Mux39~0_combout\ & ((\pro0|e0|reg0|regs~255_combout\))) # (!\pro0|c0|c_l|Mux39~0_combout\ & (\mem0|sram_c|Mux30~2_combout\)))) # (!\pro0|c0|m|state~regout\ & 
-- (\mem0|sram_c|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sram_c|Mux30~2_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|reg0|regs~255_combout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|Mux30~3_combout\);

-- Location: LCCOMB_X18_Y9_N8
\mem0|sram_c|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux31~3_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|c0|c_l|Mux39~0_combout\ & ((\pro0|e0|reg0|regs~260_combout\))) # (!\pro0|c0|c_l|Mux39~0_combout\ & (\mem0|sram_c|Mux31~2_combout\)))) # (!\pro0|c0|m|state~regout\ & 
-- (\mem0|sram_c|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sram_c|Mux31~2_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|reg0|regs~260_combout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|Mux31~3_combout\);

-- Location: LCCOMB_X24_Y17_N24
\mem0|sram_c|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux32~2_combout\ = (!\pro0|c0|m|word_byte~0_combout\ & ((\pro0|c0|c_l|Mux23~0_combout\ & ((\pro0|e0|reg0|regs~285_combout\))) # (!\pro0|c0|c_l|Mux23~0_combout\ & (\pro0|e0|reg0|regs~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~283_combout\,
	datab => \pro0|c0|m|word_byte~0_combout\,
	datac => \pro0|c0|c_l|Mux23~0_combout\,
	datad => \pro0|e0|reg0|regs~285_combout\,
	combout => \mem0|sram_c|Mux32~2_combout\);

-- Location: LCCOMB_X24_Y17_N10
\mem0|sram_c|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|Mux32~3_combout\ = (\mem0|sram_c|Mux32~2_combout\) # ((\pro0|c0|c_l|Mux39~0_combout\ & (\pro0|c0|m|state~regout\ & \pro0|e0|reg0|regs~265_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|c_l|Mux39~0_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \mem0|sram_c|Mux32~2_combout\,
	datad => \pro0|e0|reg0|regs~265_combout\,
	combout => \mem0|sram_c|Mux32~3_combout\);

-- Location: LCCOMB_X16_Y13_N20
\pro0|c0|pc_s[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[1]~0_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[1]~0_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|Equal1~1_combout\,
	datab => \pro0|c0|pc_des[1]~0_combout\,
	datad => \pro0|e0|new_pc[1]~0_combout\,
	combout => \pro0|c0|pc_s[1]~0_combout\);

-- Location: LCFF_X16_Y13_N21
\pro0|c0|pc_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[1]~0_combout\,
	sdata => \pro0|e0|alu0|Mux14~24_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(1));

-- Location: LCCOMB_X11_Y13_N16
\pro0|e0|addr_m[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[1]~0_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|e0|alu0|Mux14~24_combout\))) # (!\pro0|c0|m|state~regout\ & (\pro0|c0|pc_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|pc_s\(1),
	datac => \pro0|e0|alu0|Mux14~24_combout\,
	datad => \pro0|c0|m|state~regout\,
	combout => \pro0|e0|addr_m[1]~0_combout\);

-- Location: LCCOMB_X20_Y15_N22
\pro0|c0|pc_s[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[2]~1_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[2]~2_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_des[2]~2_combout\,
	datab => \pro0|e0|new_pc[2]~2_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[2]~1_combout\);

-- Location: LCFF_X20_Y15_N23
\pro0|c0|pc_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[2]~1_combout\,
	sdata => \pro0|e0|alu0|Mux13~17_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(2));

-- Location: LCCOMB_X10_Y16_N12
\pro0|e0|addr_m[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[2]~1_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux13~17_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~17_combout\,
	datab => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|pc_s\(2),
	combout => \pro0|e0|addr_m[2]~1_combout\);

-- Location: LCCOMB_X19_Y16_N8
\pro0|c0|pc_s[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[3]~2_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[3]~4_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_des[3]~4_combout\,
	datab => \pro0|e0|new_pc[3]~4_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[3]~2_combout\);

-- Location: LCFF_X19_Y16_N9
\pro0|c0|pc_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[3]~2_combout\,
	sdata => \pro0|e0|alu0|Mux12~30_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(3));

-- Location: LCCOMB_X10_Y16_N2
\pro0|e0|addr_m[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[3]~2_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux12~30_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|alu0|Mux12~30_combout\,
	datad => \pro0|c0|pc_s\(3),
	combout => \pro0|e0|addr_m[3]~2_combout\);

-- Location: LCCOMB_X19_Y16_N26
\pro0|c0|pc_s[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[4]~3_combout\ = (\pro0|c0|Equal1~1_combout\ & ((\pro0|e0|new_pc[4]~6_combout\))) # (!\pro0|c0|Equal1~1_combout\ & (\pro0|c0|pc_des[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_des[4]~6_combout\,
	datab => \pro0|e0|new_pc[4]~6_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[4]~3_combout\);

-- Location: LCFF_X19_Y16_N27
\pro0|c0|pc_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[4]~3_combout\,
	sdata => \pro0|e0|alu0|Mux11~24_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(4));

-- Location: LCCOMB_X10_Y16_N4
\pro0|e0|addr_m[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[4]~3_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux11~24_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|alu0|Mux11~24_combout\,
	datad => \pro0|c0|pc_s\(4),
	combout => \pro0|e0|addr_m[4]~3_combout\);

-- Location: LCCOMB_X18_Y11_N8
\pro0|e0|addr_m[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[5]~4_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux10~14_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux10~14_combout\,
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|pc_s\(5),
	combout => \pro0|e0|addr_m[5]~4_combout\);

-- Location: LCCOMB_X18_Y11_N22
\pro0|c0|pc_s[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[6]~5_combout\ = (\pro0|c0|Equal1~1_combout\ & (\pro0|e0|new_pc[6]~10_combout\)) # (!\pro0|c0|Equal1~1_combout\ & ((\pro0|c0|pc_des[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|Equal1~1_combout\,
	datab => \pro0|e0|new_pc[6]~10_combout\,
	datad => \pro0|c0|pc_des[6]~10_combout\,
	combout => \pro0|c0|pc_s[6]~5_combout\);

-- Location: LCFF_X18_Y11_N23
\pro0|c0|pc_s[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[6]~5_combout\,
	sdata => \pro0|e0|alu0|Mux9~14_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(6));

-- Location: LCCOMB_X18_Y11_N10
\pro0|e0|addr_m[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[6]~5_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux9~14_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux9~14_combout\,
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|pc_s\(6),
	combout => \pro0|e0|addr_m[6]~5_combout\);

-- Location: LCCOMB_X26_Y13_N16
\pro0|e0|addr_m[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[7]~6_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|e0|alu0|Mux8~26_combout\))) # (!\pro0|c0|m|state~regout\ & (\pro0|c0|pc_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|m|state~regout\,
	datab => \pro0|c0|pc_s\(7),
	datac => \pro0|e0|alu0|Mux8~26_combout\,
	combout => \pro0|e0|addr_m[7]~6_combout\);

-- Location: LCCOMB_X22_Y12_N28
\pro0|c0|pc_s[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|c0|pc_s[8]~7_combout\ = (\pro0|c0|Equal1~1_combout\ & (\pro0|e0|new_pc[8]~14_combout\)) # (!\pro0|c0|Equal1~1_combout\ & ((\pro0|c0|pc_des[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|new_pc[8]~14_combout\,
	datab => \pro0|c0|pc_des[8]~14_combout\,
	datad => \pro0|c0|Equal1~1_combout\,
	combout => \pro0|c0|pc_s[8]~7_combout\);

-- Location: LCFF_X22_Y12_N29
\pro0|c0|pc_s[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_counter[2]~clkctrl_outclk\,
	datain => \pro0|c0|pc_s[8]~7_combout\,
	sdata => \pro0|e0|alu0|Mux7~23_combout\,
	sclr => \SW~combout\(9),
	sload => \pro0|c0|Equal0~2_combout\,
	ena => \pro0|c0|pc_s[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|c0|pc_s\(8));

-- Location: LCCOMB_X22_Y12_N2
\pro0|e0|addr_m[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[8]~7_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux7~23_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~23_combout\,
	datab => \pro0|c0|pc_s\(8),
	datac => \pro0|c0|m|state~regout\,
	combout => \pro0|e0|addr_m[8]~7_combout\);

-- Location: LCCOMB_X18_Y11_N0
\pro0|e0|addr_m[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[9]~8_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|e0|alu0|Mux6~16_combout\))) # (!\pro0|c0|m|state~regout\ & (\pro0|c0|pc_s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(9),
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|alu0|Mux6~16_combout\,
	combout => \pro0|e0|addr_m[9]~8_combout\);

-- Location: LCCOMB_X16_Y11_N2
\pro0|e0|addr_m[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[10]~9_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|e0|alu0|Mux5~17_combout\))) # (!\pro0|c0|m|state~regout\ & (\pro0|c0|pc_s\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(10),
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|alu0|Mux5~17_combout\,
	combout => \pro0|e0|addr_m[10]~9_combout\);

-- Location: LCCOMB_X22_Y12_N4
\pro0|e0|addr_m[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[11]~10_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux4~31_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|alu0|Mux4~31_combout\,
	datad => \pro0|c0|pc_s\(11),
	combout => \pro0|e0|addr_m[11]~10_combout\);

-- Location: LCCOMB_X16_Y11_N20
\pro0|e0|addr_m[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[12]~11_combout\ = (\pro0|c0|m|state~regout\ & ((\pro0|e0|alu0|Mux3~20_combout\))) # (!\pro0|c0|m|state~regout\ & (\pro0|c0|pc_s\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(12),
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|e0|alu0|Mux3~20_combout\,
	combout => \pro0|e0|addr_m[12]~11_combout\);

-- Location: LCCOMB_X16_Y11_N18
\pro0|e0|addr_m[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[13]~12_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux2~29_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~29_combout\,
	datab => \pro0|c0|m|state~regout\,
	datac => \pro0|c0|pc_s\(13),
	combout => \pro0|e0|addr_m[13]~12_combout\);

-- Location: LCCOMB_X18_Y15_N22
\mem0|write_s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|write_s~0_combout\ = ((\pro0|e0|addr_m[15]~14_combout\ $ (\pro0|e0|addr_m[14]~13_combout\)) # (!\pro0|c0|c_l|Mux38~0_combout\)) # (!\pro0|c0|m|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|m|state~regout\,
	datab => \pro0|c0|c_l|Mux38~0_combout\,
	datac => \pro0|e0|addr_m[15]~14_combout\,
	datad => \pro0|e0|addr_m[14]~13_combout\,
	combout => \mem0|write_s~0_combout\);

-- Location: LCCOMB_X10_Y16_N22
\pro0|e0|addr_m[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[0]~15_combout\ = (\pro0|c0|m|state~regout\ & (\pro0|e0|alu0|Mux15~15_combout\)) # (!\pro0|c0|m|state~regout\ & ((\pro0|c0|pc_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux15~15_combout\,
	datab => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|pc_s\(0),
	combout => \pro0|e0|addr_m[0]~15_combout\);

-- Location: LCCOMB_X10_Y16_N26
\mem0|sram_c|SRAM_UB_N~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|SRAM_UB_N~2_combout\ = (\mem0|write_s~0_combout\) # ((\pro0|e0|addr_m[0]~15_combout\) # ((!\pro0|c0|c_l|Mux39~0_combout\) # (!\pro0|c0|m|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|write_s~0_combout\,
	datab => \pro0|e0|addr_m[0]~15_combout\,
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|SRAM_UB_N~2_combout\);

-- Location: LCCOMB_X10_Y16_N0
\mem0|sram_c|SRAM_LB_N~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|SRAM_LB_N~2_combout\ = (!\mem0|write_s~0_combout\ & (\pro0|e0|addr_m[0]~15_combout\ & (\pro0|c0|m|state~regout\ & \pro0|c0|c_l|Mux39~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|write_s~0_combout\,
	datab => \pro0|e0|addr_m[0]~15_combout\,
	datac => \pro0|c0|m|state~regout\,
	datad => \pro0|c0|c_l|Mux39~0_combout\,
	combout => \mem0|sram_c|SRAM_LB_N~2_combout\);

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y15_N6
\mem0|sram_c|state.WRITE_0~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|state.WRITE_0~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem0|sram_c|state.WRITE_0~feeder_combout\);

-- Location: LCFF_X18_Y15_N7
\mem0|sram_c|state.WRITE_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sram_c|state.WRITE_0~feeder_combout\,
	aclr => \mem0|write_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sram_c|state.WRITE_0~regout\);

-- Location: LCCOMB_X18_Y15_N24
\mem0|sram_c|state.WRITE_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sram_c|state.WRITE_1~0_combout\ = !\mem0|sram_c|state.WRITE_0~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sram_c|state.WRITE_0~regout\,
	combout => \mem0|sram_c|state.WRITE_1~0_combout\);

-- Location: LCFF_X18_Y15_N25
\mem0|sram_c|state.WRITE_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sram_c|state.WRITE_1~0_combout\,
	aclr => \mem0|write_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sram_c|state.WRITE_1~regout\);

-- Location: LCCOMB_X10_Y16_N16
\pro0|display|Visor0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor0|Mux6~0_combout\ = (\pro0|c0|pc_s\(2) & (!\pro0|c0|pc_s\(1) & ((\pro0|c0|pc_s\(3)) # (!\pro0|c0|pc_s\(0))))) # (!\pro0|c0|pc_s\(2) & (\pro0|c0|pc_s\(0) & (\pro0|c0|pc_s\(1) $ (!\pro0|c0|pc_s\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|pc_s\(1),
	datad => \pro0|c0|pc_s\(3),
	combout => \pro0|display|Visor0|Mux6~0_combout\);

-- Location: LCCOMB_X10_Y16_N6
\pro0|display|Visor0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor0|Mux5~0_combout\ = (\pro0|c0|pc_s\(1) & ((\pro0|c0|pc_s\(0) & ((\pro0|c0|pc_s\(3)))) # (!\pro0|c0|pc_s\(0) & (\pro0|c0|pc_s\(2))))) # (!\pro0|c0|pc_s\(1) & (\pro0|c0|pc_s\(2) & (\pro0|c0|pc_s\(0) $ (\pro0|c0|pc_s\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|pc_s\(1),
	datad => \pro0|c0|pc_s\(3),
	combout => \pro0|display|Visor0|Mux5~0_combout\);

-- Location: LCCOMB_X10_Y16_N28
\pro0|display|Visor0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor0|Mux4~0_combout\ = (\pro0|c0|pc_s\(2) & (\pro0|c0|pc_s\(3) & ((\pro0|c0|pc_s\(1)) # (!\pro0|c0|pc_s\(0))))) # (!\pro0|c0|pc_s\(2) & (!\pro0|c0|pc_s\(0) & (\pro0|c0|pc_s\(1) & !\pro0|c0|pc_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|pc_s\(1),
	datad => \pro0|c0|pc_s\(3),
	combout => \pro0|display|Visor0|Mux4~0_combout\);

-- Location: LCCOMB_X10_Y16_N18
\pro0|display|Visor0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor0|Mux3~0_combout\ = (\pro0|c0|pc_s\(1) & ((\pro0|c0|pc_s\(2) & (\pro0|c0|pc_s\(0))) # (!\pro0|c0|pc_s\(2) & (!\pro0|c0|pc_s\(0) & \pro0|c0|pc_s\(3))))) # (!\pro0|c0|pc_s\(1) & (!\pro0|c0|pc_s\(3) & (\pro0|c0|pc_s\(2) $ 
-- (\pro0|c0|pc_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|pc_s\(1),
	datad => \pro0|c0|pc_s\(3),
	combout => \pro0|display|Visor0|Mux3~0_combout\);

-- Location: LCCOMB_X10_Y16_N20
\pro0|display|Visor0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor0|Mux2~0_combout\ = (\pro0|c0|pc_s\(1) & (((\pro0|c0|pc_s\(0) & !\pro0|c0|pc_s\(3))))) # (!\pro0|c0|pc_s\(1) & ((\pro0|c0|pc_s\(2) & ((!\pro0|c0|pc_s\(3)))) # (!\pro0|c0|pc_s\(2) & (\pro0|c0|pc_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|pc_s\(1),
	datad => \pro0|c0|pc_s\(3),
	combout => \pro0|display|Visor0|Mux2~0_combout\);

-- Location: LCCOMB_X10_Y16_N10
\pro0|display|Visor0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor0|Mux1~0_combout\ = (\pro0|c0|pc_s\(2) & ((\pro0|c0|pc_s\(1) & (\pro0|c0|pc_s\(0) & !\pro0|c0|pc_s\(3))) # (!\pro0|c0|pc_s\(1) & ((\pro0|c0|pc_s\(3)))))) # (!\pro0|c0|pc_s\(2) & (!\pro0|c0|pc_s\(3) & ((\pro0|c0|pc_s\(0)) # 
-- (\pro0|c0|pc_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|pc_s\(1),
	datad => \pro0|c0|pc_s\(3),
	combout => \pro0|display|Visor0|Mux1~0_combout\);

-- Location: LCCOMB_X10_Y16_N24
\pro0|display|Visor0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor0|Mux0~0_combout\ = (\pro0|c0|pc_s\(3)) # ((\pro0|c0|pc_s\(2) & ((!\pro0|c0|pc_s\(1)) # (!\pro0|c0|pc_s\(0)))) # (!\pro0|c0|pc_s\(2) & ((\pro0|c0|pc_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(2),
	datab => \pro0|c0|pc_s\(0),
	datac => \pro0|c0|pc_s\(1),
	datad => \pro0|c0|pc_s\(3),
	combout => \pro0|display|Visor0|Mux0~0_combout\);

-- Location: LCCOMB_X8_Y15_N12
\pro0|display|Visor1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor1|Mux6~0_combout\ = (\pro0|c0|pc_s\(5) & (!\pro0|c0|pc_s\(6) & (\pro0|c0|pc_s\(7) & \pro0|c0|pc_s\(4)))) # (!\pro0|c0|pc_s\(5) & (\pro0|c0|pc_s\(6) $ (((!\pro0|c0|pc_s\(7) & \pro0|c0|pc_s\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(5),
	datab => \pro0|c0|pc_s\(6),
	datac => \pro0|c0|pc_s\(7),
	datad => \pro0|c0|pc_s\(4),
	combout => \pro0|display|Visor1|Mux6~0_combout\);

-- Location: LCCOMB_X8_Y15_N10
\pro0|display|Visor1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor1|Mux5~0_combout\ = (\pro0|c0|pc_s\(5) & ((\pro0|c0|pc_s\(4) & ((\pro0|c0|pc_s\(7)))) # (!\pro0|c0|pc_s\(4) & (\pro0|c0|pc_s\(6))))) # (!\pro0|c0|pc_s\(5) & (\pro0|c0|pc_s\(6) & (\pro0|c0|pc_s\(7) $ (\pro0|c0|pc_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(5),
	datab => \pro0|c0|pc_s\(6),
	datac => \pro0|c0|pc_s\(7),
	datad => \pro0|c0|pc_s\(4),
	combout => \pro0|display|Visor1|Mux5~0_combout\);

-- Location: LCCOMB_X8_Y15_N8
\pro0|display|Visor1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor1|Mux4~0_combout\ = (\pro0|c0|pc_s\(6) & (\pro0|c0|pc_s\(7) & ((\pro0|c0|pc_s\(5)) # (!\pro0|c0|pc_s\(4))))) # (!\pro0|c0|pc_s\(6) & (\pro0|c0|pc_s\(5) & (!\pro0|c0|pc_s\(7) & !\pro0|c0|pc_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(5),
	datab => \pro0|c0|pc_s\(6),
	datac => \pro0|c0|pc_s\(7),
	datad => \pro0|c0|pc_s\(4),
	combout => \pro0|display|Visor1|Mux4~0_combout\);

-- Location: LCCOMB_X8_Y15_N22
\pro0|display|Visor1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor1|Mux3~0_combout\ = (\pro0|c0|pc_s\(5) & ((\pro0|c0|pc_s\(6) & ((\pro0|c0|pc_s\(4)))) # (!\pro0|c0|pc_s\(6) & (\pro0|c0|pc_s\(7) & !\pro0|c0|pc_s\(4))))) # (!\pro0|c0|pc_s\(5) & (!\pro0|c0|pc_s\(7) & (\pro0|c0|pc_s\(6) $ 
-- (\pro0|c0|pc_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(5),
	datab => \pro0|c0|pc_s\(6),
	datac => \pro0|c0|pc_s\(7),
	datad => \pro0|c0|pc_s\(4),
	combout => \pro0|display|Visor1|Mux3~0_combout\);

-- Location: LCCOMB_X8_Y15_N0
\pro0|display|Visor1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor1|Mux2~0_combout\ = (\pro0|c0|pc_s\(5) & (((!\pro0|c0|pc_s\(7) & \pro0|c0|pc_s\(4))))) # (!\pro0|c0|pc_s\(5) & ((\pro0|c0|pc_s\(6) & (!\pro0|c0|pc_s\(7))) # (!\pro0|c0|pc_s\(6) & ((\pro0|c0|pc_s\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(5),
	datab => \pro0|c0|pc_s\(6),
	datac => \pro0|c0|pc_s\(7),
	datad => \pro0|c0|pc_s\(4),
	combout => \pro0|display|Visor1|Mux2~0_combout\);

-- Location: LCCOMB_X8_Y15_N2
\pro0|display|Visor1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor1|Mux1~0_combout\ = (\pro0|c0|pc_s\(5) & (!\pro0|c0|pc_s\(7) & ((\pro0|c0|pc_s\(4)) # (!\pro0|c0|pc_s\(6))))) # (!\pro0|c0|pc_s\(5) & ((\pro0|c0|pc_s\(6) & (\pro0|c0|pc_s\(7))) # (!\pro0|c0|pc_s\(6) & (!\pro0|c0|pc_s\(7) & 
-- \pro0|c0|pc_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(5),
	datab => \pro0|c0|pc_s\(6),
	datac => \pro0|c0|pc_s\(7),
	datad => \pro0|c0|pc_s\(4),
	combout => \pro0|display|Visor1|Mux1~0_combout\);

-- Location: LCCOMB_X8_Y15_N4
\pro0|display|Visor1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor1|Mux0~0_combout\ = (\pro0|c0|pc_s\(7)) # ((\pro0|c0|pc_s\(5) & ((!\pro0|c0|pc_s\(4)) # (!\pro0|c0|pc_s\(6)))) # (!\pro0|c0|pc_s\(5) & (\pro0|c0|pc_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(5),
	datab => \pro0|c0|pc_s\(6),
	datac => \pro0|c0|pc_s\(7),
	datad => \pro0|c0|pc_s\(4),
	combout => \pro0|display|Visor1|Mux0~0_combout\);

-- Location: LCCOMB_X16_Y11_N12
\pro0|display|Visor2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor2|Mux6~0_combout\ = (\pro0|c0|pc_s\(10) & (!\pro0|c0|pc_s\(9) & ((\pro0|c0|pc_s\(11)) # (!\pro0|c0|pc_s\(8))))) # (!\pro0|c0|pc_s\(10) & (\pro0|c0|pc_s\(8) & (\pro0|c0|pc_s\(11) $ (!\pro0|c0|pc_s\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(10),
	datab => \pro0|c0|pc_s\(11),
	datac => \pro0|c0|pc_s\(8),
	datad => \pro0|c0|pc_s\(9),
	combout => \pro0|display|Visor2|Mux6~0_combout\);

-- Location: LCCOMB_X16_Y11_N22
\pro0|display|Visor2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor2|Mux5~0_combout\ = (\pro0|c0|pc_s\(11) & ((\pro0|c0|pc_s\(8) & ((\pro0|c0|pc_s\(9)))) # (!\pro0|c0|pc_s\(8) & (\pro0|c0|pc_s\(10))))) # (!\pro0|c0|pc_s\(11) & (\pro0|c0|pc_s\(10) & (\pro0|c0|pc_s\(8) $ (\pro0|c0|pc_s\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(10),
	datab => \pro0|c0|pc_s\(11),
	datac => \pro0|c0|pc_s\(8),
	datad => \pro0|c0|pc_s\(9),
	combout => \pro0|display|Visor2|Mux5~0_combout\);

-- Location: LCCOMB_X16_Y11_N16
\pro0|display|Visor2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor2|Mux4~0_combout\ = (\pro0|c0|pc_s\(10) & (\pro0|c0|pc_s\(11) & ((\pro0|c0|pc_s\(9)) # (!\pro0|c0|pc_s\(8))))) # (!\pro0|c0|pc_s\(10) & (!\pro0|c0|pc_s\(11) & (!\pro0|c0|pc_s\(8) & \pro0|c0|pc_s\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(10),
	datab => \pro0|c0|pc_s\(11),
	datac => \pro0|c0|pc_s\(8),
	datad => \pro0|c0|pc_s\(9),
	combout => \pro0|display|Visor2|Mux4~0_combout\);

-- Location: LCCOMB_X16_Y11_N6
\pro0|display|Visor2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor2|Mux3~0_combout\ = (\pro0|c0|pc_s\(9) & ((\pro0|c0|pc_s\(10) & ((\pro0|c0|pc_s\(8)))) # (!\pro0|c0|pc_s\(10) & (\pro0|c0|pc_s\(11) & !\pro0|c0|pc_s\(8))))) # (!\pro0|c0|pc_s\(9) & (!\pro0|c0|pc_s\(11) & (\pro0|c0|pc_s\(10) $ 
-- (\pro0|c0|pc_s\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(10),
	datab => \pro0|c0|pc_s\(11),
	datac => \pro0|c0|pc_s\(8),
	datad => \pro0|c0|pc_s\(9),
	combout => \pro0|display|Visor2|Mux3~0_combout\);

-- Location: LCCOMB_X16_Y11_N0
\pro0|display|Visor2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor2|Mux2~0_combout\ = (\pro0|c0|pc_s\(9) & (((!\pro0|c0|pc_s\(11) & \pro0|c0|pc_s\(8))))) # (!\pro0|c0|pc_s\(9) & ((\pro0|c0|pc_s\(10) & (!\pro0|c0|pc_s\(11))) # (!\pro0|c0|pc_s\(10) & ((\pro0|c0|pc_s\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(10),
	datab => \pro0|c0|pc_s\(11),
	datac => \pro0|c0|pc_s\(8),
	datad => \pro0|c0|pc_s\(9),
	combout => \pro0|display|Visor2|Mux2~0_combout\);

-- Location: LCCOMB_X18_Y12_N0
\pro0|display|Visor2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor2|Mux1~0_combout\ = (\pro0|c0|pc_s\(9) & (!\pro0|c0|pc_s\(11) & ((\pro0|c0|pc_s\(8)) # (!\pro0|c0|pc_s\(10))))) # (!\pro0|c0|pc_s\(9) & ((\pro0|c0|pc_s\(10) & ((\pro0|c0|pc_s\(11)))) # (!\pro0|c0|pc_s\(10) & (\pro0|c0|pc_s\(8) & 
-- !\pro0|c0|pc_s\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(8),
	datab => \pro0|c0|pc_s\(9),
	datac => \pro0|c0|pc_s\(10),
	datad => \pro0|c0|pc_s\(11),
	combout => \pro0|display|Visor2|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y11_N26
\pro0|display|Visor2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor2|Mux0~0_combout\ = (\pro0|c0|pc_s\(11)) # ((\pro0|c0|pc_s\(10) & ((!\pro0|c0|pc_s\(9)) # (!\pro0|c0|pc_s\(8)))) # (!\pro0|c0|pc_s\(10) & ((\pro0|c0|pc_s\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(10),
	datab => \pro0|c0|pc_s\(11),
	datac => \pro0|c0|pc_s\(8),
	datad => \pro0|c0|pc_s\(9),
	combout => \pro0|display|Visor2|Mux0~0_combout\);

-- Location: LCCOMB_X12_Y18_N0
\pro0|display|Visor3|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor3|Mux6~0_combout\ = (\pro0|c0|pc_s\(13) & (\pro0|c0|pc_s\(12) & (\pro0|c0|pc_s\(15) & !\pro0|c0|pc_s\(14)))) # (!\pro0|c0|pc_s\(13) & (\pro0|c0|pc_s\(14) $ (((\pro0|c0|pc_s\(12) & !\pro0|c0|pc_s\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(13),
	datab => \pro0|c0|pc_s\(12),
	datac => \pro0|c0|pc_s\(15),
	datad => \pro0|c0|pc_s\(14),
	combout => \pro0|display|Visor3|Mux6~0_combout\);

-- Location: LCCOMB_X12_Y17_N0
\pro0|display|Visor3|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor3|Mux5~0_combout\ = (\pro0|c0|pc_s\(15) & ((\pro0|c0|pc_s\(12) & (\pro0|c0|pc_s\(13))) # (!\pro0|c0|pc_s\(12) & ((\pro0|c0|pc_s\(14)))))) # (!\pro0|c0|pc_s\(15) & (\pro0|c0|pc_s\(14) & (\pro0|c0|pc_s\(12) $ (\pro0|c0|pc_s\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(12),
	datab => \pro0|c0|pc_s\(15),
	datac => \pro0|c0|pc_s\(13),
	datad => \pro0|c0|pc_s\(14),
	combout => \pro0|display|Visor3|Mux5~0_combout\);

-- Location: LCCOMB_X12_Y18_N30
\pro0|display|Visor3|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor3|Mux4~0_combout\ = (\pro0|c0|pc_s\(15) & (\pro0|c0|pc_s\(14) & ((\pro0|c0|pc_s\(13)) # (!\pro0|c0|pc_s\(12))))) # (!\pro0|c0|pc_s\(15) & (\pro0|c0|pc_s\(13) & (!\pro0|c0|pc_s\(12) & !\pro0|c0|pc_s\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(13),
	datab => \pro0|c0|pc_s\(12),
	datac => \pro0|c0|pc_s\(15),
	datad => \pro0|c0|pc_s\(14),
	combout => \pro0|display|Visor3|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y18_N4
\pro0|display|Visor3|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor3|Mux3~0_combout\ = (\pro0|c0|pc_s\(13) & ((\pro0|c0|pc_s\(12) & ((\pro0|c0|pc_s\(14)))) # (!\pro0|c0|pc_s\(12) & (\pro0|c0|pc_s\(15) & !\pro0|c0|pc_s\(14))))) # (!\pro0|c0|pc_s\(13) & (!\pro0|c0|pc_s\(15) & (\pro0|c0|pc_s\(12) $ 
-- (\pro0|c0|pc_s\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(13),
	datab => \pro0|c0|pc_s\(12),
	datac => \pro0|c0|pc_s\(15),
	datad => \pro0|c0|pc_s\(14),
	combout => \pro0|display|Visor3|Mux3~0_combout\);

-- Location: LCCOMB_X12_Y18_N18
\pro0|display|Visor3|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor3|Mux2~0_combout\ = (\pro0|c0|pc_s\(13) & (\pro0|c0|pc_s\(12) & (!\pro0|c0|pc_s\(15)))) # (!\pro0|c0|pc_s\(13) & ((\pro0|c0|pc_s\(14) & ((!\pro0|c0|pc_s\(15)))) # (!\pro0|c0|pc_s\(14) & (\pro0|c0|pc_s\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(13),
	datab => \pro0|c0|pc_s\(12),
	datac => \pro0|c0|pc_s\(15),
	datad => \pro0|c0|pc_s\(14),
	combout => \pro0|display|Visor3|Mux2~0_combout\);

-- Location: LCCOMB_X12_Y18_N12
\pro0|display|Visor3|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor3|Mux1~0_combout\ = (\pro0|c0|pc_s\(13) & (!\pro0|c0|pc_s\(15) & ((\pro0|c0|pc_s\(12)) # (!\pro0|c0|pc_s\(14))))) # (!\pro0|c0|pc_s\(13) & ((\pro0|c0|pc_s\(15) & ((\pro0|c0|pc_s\(14)))) # (!\pro0|c0|pc_s\(15) & (\pro0|c0|pc_s\(12) & 
-- !\pro0|c0|pc_s\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(13),
	datab => \pro0|c0|pc_s\(12),
	datac => \pro0|c0|pc_s\(15),
	datad => \pro0|c0|pc_s\(14),
	combout => \pro0|display|Visor3|Mux1~0_combout\);

-- Location: LCCOMB_X12_Y18_N22
\pro0|display|Visor3|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|display|Visor3|Mux0~0_combout\ = (\pro0|c0|pc_s\(15)) # ((\pro0|c0|pc_s\(13) & ((!\pro0|c0|pc_s\(14)) # (!\pro0|c0|pc_s\(12)))) # (!\pro0|c0|pc_s\(13) & ((\pro0|c0|pc_s\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|c0|pc_s\(13),
	datab => \pro0|c0|pc_s\(12),
	datac => \pro0|c0|pc_s\(15),
	datad => \pro0|c0|pc_s\(14),
	combout => \pro0|display|Visor3|Mux0~0_combout\);

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(0));

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(1));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(2));

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(3));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(4));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(5));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(6));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[8]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(7));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(8));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(9));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[11]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(10));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[12]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(11));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(12));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(13));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[15]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(14));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(15));

-- Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(16));

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(17));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|ALT_INV_SRAM_UB_N~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N);

-- Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|SRAM_LB_N~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N);

-- Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N);

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N);

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sram_c|ALT_INV_state.WRITE_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N);

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor0|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor0|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor0|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor0|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor0|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor0|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor0|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor1|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor1|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor1|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor1|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor1|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor2|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor2|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor2|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor2|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor2|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor2|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor2|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor3|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor3|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor3|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor3|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor3|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor3|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|display|Visor3|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));
END structure;


