verilog xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/middle_memory/sim/middle_memory.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
