---
layout: risc_en
---
<script src="./rv32_basic_mmu_doc.js" type="module">
</script>	
<h2>(rv32) Basic mmu doc</h2>
<h3 style="padding-top: 0.5Em;">satp</h3>
Register satp points to the active external table
	(if the mode bit is one, that is).
<canvas id= "satp" width="1000" height="60" style="padding-top: 0.5Em;">
</canvas>
The external table must be page aligned.
<br/>
<h3 style="padding-top: 0.5Em;">Page Table Entry</h3>
<canvas id="pte" width="1000" height="150" style="padding-top: 0.5Em;">
</canvas>
The relation between the X, W, and R bits is
	somewhat non-trivial.
For our purpose it is enough to assume
	in the external table the three bits are zeros
		and in the internal table all the bits are ones.
(If in the external table not all the three bits are
		zeros then we are in the realm of 4MB pages.)
<h3 style="padding-top: 0.5Em;">Virtual Address</h3>
The virtual address is considered to have three	
	fields as follows.
<canvas id="va" width="1000" height="50" style="padding-top: 0.5Em;">
</canvas>
	

<h3 style="padding-top: 0.5Em;">References</h3>
The information here was compiled from the following
	document.
<ol>
<li>
<a href="https://riscv.org//wp-content/uploads/2017/05/riscv-privileged-v1.10.pdf">
The RISC-V Instruction Set Manual
Volume II: Privileged Architecture.
</a>
</li>
</ol>



