<!doctype html>
<html lang="en">
  <head>
    <title>US7259981B1 - Nonvolatile analog memory 
        - Google Patents</title>

    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="UTF-8">
    <meta name="referrer" content="origin-when-crossorigin">
    <link rel="canonical" href="https://patents.google.com/patent/US7259981B1/en">
    <meta name="description" content="
     A nonvolatile analog memory uses pairs of ferroelectric field effect transistors (FFETs). Each pair is defined by a first FFET and a second FFET. When an analog value is to be stored in one of the pairs, the first FFET has a saturation voltage applied thereto, and the second FFET has a storage voltage applied thereto that is indicative of the analog value. The saturation and storage voltages decay over time in accordance with a known decay function that is used to recover the original analog value when the pair of FFETs is read. 
   
   ">
    
    <meta name="DC.type" content="patent">
    
    <meta name="DC.title" content="Nonvolatile analog memory 
       ">
    
    <meta name="DC.date" content="2005-11-29" scheme="dateSubmitted">
    
    <meta name="DC.description" content="
     A nonvolatile analog memory uses pairs of ferroelectric field effect transistors (FFETs). Each pair is defined by a first FFET and a second FFET. When an analog value is to be stored in one of the pairs, the first FFET has a saturation voltage applied thereto, and the second FFET has a storage voltage applied thereto that is indicative of the analog value. The saturation and storage voltages decay over time in accordance with a known decay function that is used to recover the original analog value when the pair of FFETs is read. 
   
   ">
    
    <meta name="citation_patent_application_number" content="US:11/296,719">
    
    <meta name="citation_pdf_url" content="https://patentimages.storage.googleapis.com/05/5f/c6/ab4257fdd65757/US7259981B1.pdf">
    
    <meta name="citation_patent_number" content="US:7259981">
    
    <meta name="DC.date" content="2007-08-21" scheme="issue">
    
    <meta name="DC.contributor" content="Todd C. MacLeod" scheme="inventor">
    
    <meta name="DC.contributor" content="National Aeronautics and Space Administration (NASA)" scheme="assignee">
    
    <meta name="DC.relation" content="US:4161038" scheme="references">
    
    <meta name="DC.relation" content="US:5412596" scheme="references">
    
    <meta name="DC.relation" content="US:5689453" scheme="references">
    
    <meta name="DC.relation" content="US:5907501" scheme="references">
    
    <meta name="DC.relation" content="US:6208542" scheme="references">
    
    <meta name="DC.relation" content="US:6314016" scheme="references">
    
    <meta name="DC.relation" content="US:6323799" scheme="references">
    
    <meta name="DC.relation" content="US:6498742" scheme="references">
    
    <meta name="citation_reference" content="Hiroshi Ishiwara, &#34;Current Status of FET-Type Ferroelectric Memories&#34;, May 2000, Proc. 22nd International Conference on Microelectronic, vol. 2, SERBIA, IEEE." scheme="references">
    
    <meta name="citation_reference" content="Shun-ichiro Ohmi, &#34;Device Characterization of High-Electron-Mobility Transistors with Ferroelectric-Gate Structures&#34;, 1996, IEEE." scheme="references">
    
    <meta name="citation_reference" content="Sung-Ming Yoon, &#34;Adaptive-Learning Neuron Integrated Circuits Using Metal-Ferroelectric-Semiconductor (MFS) FET&#39;s&#34;, Oct. 1999, IEEE Electron Device Letters vol. 20, No. 10." scheme="references">
    
    <meta name="citation_reference" content="Sung-Ming Yoon, &#34;An Electrically Modifiable Synapse Array Composed of Metal-Ferroelectric-Semiconductor (MFS) FET&#39;s Using SrBi2Ta2O9 Thin Films&#34;, May 1999, IEEE electron Device Letters vol. 20, No. 5." scheme="references">
    
    <meta name="citation_reference" content="Todd C. MacLeod et al., &#34;Modeling of Metal-Ferroelectric-Semiconductor Field Effect Transistors,&#34; Integrated Ferroelectrics, vol. 21, pp. 127-143, 1998." scheme="references">
    
    <meta name="citation_reference" content="Von-Kyoung Kim, &#34;Fault Coverage Estimation for Early Stage of VLSI design&#34;, Mar. 1999, IEEE." scheme="references">
    
    <meta name="citation_reference" content="Wen Chen, &#34;On Simple Oversampled A/D Conversion in Shift-Invariant Spaces&#34;, Feb. 2005, IEEE Transactions on Information Theory vol. 51." scheme="references">
    
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:400,400italic,500,500italic,700">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Product+Sans">
    <style>
      body { transition: none; }
    </style>

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-27188110-4', 'auto');

      version = 'patent-search.search_20191120_RC00';

      function sendFeedback() {
        userfeedback.api.startFeedback({
          'productId': '713680',
          'bucket': 'patent-search-web',
          'productVersion': version,
        });
      }

      window.experiments = {};
      window.experiments.patentCountries = "ae,ag,al,am,ao,ap,ar,at,au,aw,az,ba,bb,bd,be,bf,bg,bh,bj,bn,bo,br,bw,bx,by,bz,ca,cf,cg,ch,ci,cl,cm,cn,co,cr,cs,cu,cy,cz,dd,de,dj,dk,dm,do,dz,ea,ec,ee,eg,em,ep,es,fi,fr,ga,gb,gc,gd,ge,gh,gm,gn,gq,gr,gt,gw,hk,hn,hr,hu,ib,id,ie,il,in,ir,is,it,jo,jp,ke,kg,kh,km,kn,kp,kr,kw,kz,la,lc,li,lk,lr,ls,lt,lu,lv,ly,ma,mc,md,me,mg,mk,ml,mn,mo,mr,mt,mw,mx,my,mz,na,ne,ng,ni,nl,no,nz,oa,om,pa,pe,pg,ph,pl,pt,py,qa,ro,rs,ru,rw,sa,sc,sd,se,sg,si,sk,sl,sm,sn,st,su,sv,sy,sz,td,tg,th,tj,tm,tn,tr,tt,tw,tz,ua,ug,us,uy,uz,vc,ve,vn,wo,yu,za,zm,zw";
      
      
      window.profilePicture = "";

      window.Polymer = {
        dom: 'shady',
        lazyRegister: true,
      };
    </script>

    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/webcomponentsjs/webcomponents-lite.min.js"></script>
    
    <link rel="import" href="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.html">
    
  </head>
  <body unresolved>
    
    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.js"></script>
    
    <search-app>
      
      

      <article class="result" itemscope itemtype="http://schema.org/ScholarlyArticle">
  <h1 itemprop="pageTitle">US7259981B1 - Nonvolatile analog memory 
        - Google Patents</h1>
  <span itemprop="title">Nonvolatile analog memory 
       </span>

  <meta itemprop="type" content="patent">
  <a href="https://patentimages.storage.googleapis.com/05/5f/c6/ab4257fdd65757/US7259981B1.pdf" itemprop="pdfLink">Download PDF</a>
  <h2>Info</h2>

  <dl>
    <dt>Publication number</dt>
    <dd itemprop="publicationNumber">US7259981B1</dd>
    <meta itemprop="numberWithoutCodes" content="7259981">
    <meta itemprop="kindCode" content="B1">
    <meta itemprop="publicationDescription" content="Patent ( no pre-grant publication)">
    
    <span>US7259981B1</span>
    
    <span>US11/296,719</span>
    
    <span>US29671905A</span>
    
    <span>US7259981B1</span>
    
    <span>US 7259981 B1</span>
    
    <span>US7259981 B1</span>
    
    <span>US 7259981B1</span>
    
    <span>  </span>
    
    <span> </span>
    
    <span> </span>
    
    <span>US 29671905 A</span>
    
    <span>US29671905 A</span>
    
    <span>US 29671905A</span>
    
    <span>US 7259981 B1</span>
    
    <span>US7259981 B1</span>
    
    <span>US 7259981B1</span>
    

    <dt>Authority</dt>
    <dd itemprop="countryCode">US</dd>
    <dd itemprop="countryName">United States</dd>

    <dt>Prior art keywords</dt>
    
    <dd itemprop="priorArtKeywords" repeat>voltage</dd>
    <dd itemprop="priorArtKeywords" repeat>ffet</dd>
    <dd itemprop="priorArtKeywords" repeat>pairs</dd>
    <dd itemprop="priorArtKeywords" repeat>analog</dd>
    <dd itemprop="priorArtKeywords" repeat>time</dd>

    <dt>Prior art date</dt>
    <dd><time itemprop="priorArtDate" datetime="2005-11-29">2005-11-29</time></dd>

    <dt>Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)</dt>
    <dd itemprop="legalStatusIfi" itemscope>
      <span itemprop="status">Expired - Fee Related</span>, expires <time itemprop="expiration" datetime="2025-12-14">2025-12-14</time>
    </dd>
  </dl>

  <dt>Application number</dt>
  <dd itemprop="applicationNumber">US11/296,719</dd>

  

  

  <dt>Inventor</dt>
  <dd itemprop="inventor" repeat>Todd C. MacLeod</dd>
  <dt>Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)</dt>
  <dd itemprop="assigneeCurrent" repeat>
    National Aeronautics and Space Administration (NASA)
  </dd>

  <dt>Original Assignee</dt>
  <dd itemprop="assigneeOriginal" repeat>National Aeronautics and Space Administration (NASA)</dd>

  <dt>Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)</dt>
  <dd><time itemprop="priorityDate" datetime="2005-11-29">2005-11-29</time></dd>

  <dt>Filing date</dt>
  <dd><time itemprop="filingDate" datetime="2005-11-29">2005-11-29</time></dd>

  <dt>Publication date</dt>
  <dd><time itemprop="publicationDate" datetime="2007-08-21">2007-08-21</time></dd>

  

  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2005-11-29">2005-11-29</time>
    <span itemprop="title">Application filed by National Aeronautics and Space Administration (NASA)</span>
    <span itemprop="type">filed</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    <span itemprop="assigneeSearch">National Aeronautics and Space Administration (NASA)</span>
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2005-11-29">2005-11-29</time>
    <span itemprop="title">Priority to US11/296,719</span>
    <span itemprop="type">priority</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US7259981B1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2005-11-29">2005-11-29</time>
    <span itemprop="title">Assigned to NATIONAL AERONAUTICS AND SPACE ADMINISTRATION, UNITED STATES OF AMERICA AS REPRESENTED BY THE ADMINISTRATOR OF THE</span>
    <span itemprop="type">reassignment</span>
    
    
    
    
    <span itemprop="assigneeSearch">NATIONAL AERONAUTICS AND SPACE ADMINISTRATION, UNITED STATES OF AMERICA AS REPRESENTED BY THE ADMINISTRATOR OF THE</span>
    
    
    <span itemprop="description" repeat>ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).</span>
    
    <span itemprop="description" repeat>Assignors: MACLEOD, TODD C.</span>
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2007-08-21">2007-08-21</time>
    <span itemprop="title">Application granted</span>
    <span itemprop="type">granted</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2007-08-21">2007-08-21</time>
    <span itemprop="title">Publication of US7259981B1</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US7259981B1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2019-11-26">2019-11-26</time>
    <span itemprop="title">Application status is Expired - Fee Related</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2025-12-14">2025-12-14</time>
    <span itemprop="title">Adjusted expiration</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  

  <h2>Links</h2>

  <ul>
    
          <li itemprop="links" itemscope repeat>
            <meta itemprop="id" content="usptoLink">
            <a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/srchnum.html&r=1&f=G&l=50&d=PALL&s1=7259981.PN." itemprop="url" target="_blank"><span itemprop="text">USPTO</span></a>
          </li>
        <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="usptoAssignmentLink">
          <a href="https://assignment.uspto.gov/patent/index.html#/patent/search/resultFilter?searchInput=7259981" itemprop="url" target="_blank"><span itemprop="text">USPTO Assignment</span></a>
        </li>

    <li itemprop="links" itemscope repeat>
        <meta itemprop="id" content="espacenetLink">
        <a href="http://worldwide.espacenet.com/publicationDetails/biblio?CC=US&amp;NR=7259981B1&amp;KC=B1&amp;FT=D" itemprop="url" target="_blank"><span itemprop="text">Espacenet</span></a>
      </li>
      

    

    
      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="globalDossierLink">
          <a href="http://globaldossier.uspto.gov/#/result/patent/US/7259981/1" itemprop="url" target="_blank"><span itemprop="text">Global Dossier</span></a>
        </li>
      

      

      

      

      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="stackexchangeLink">
          <a href="https://patents.stackexchange.com/questions/tagged/US7259981" itemprop="url"><span itemprop="text">Discuss</span></a>
        </li>
      
  </ul>

  
  <ul itemprop="concept" itemscope>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000015654</span>
      <span itemprop="name">memory</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="sections" repeat>title</span>
      
      <span itemprop="count">46</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000003860</span>
      <span itemprop="name">storage</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">51</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000694</span>
      <span itemprop="name">effects</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">7</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000875</span>
      <span itemprop="name">corresponding</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">6</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000006243</span>
      <span itemprop="name">chemical reaction</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000005516</span>
      <span itemprop="name">engineering processes</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000003068</span>
      <span itemprop="name">static</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000000034</span>
      <span itemprop="name">methods</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000004048</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000006011</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000004065</span>
      <span itemprop="name">semiconductor</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
  </ul>
  

  <section>
    <h2>Images</h2>
    <ul>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/thumbnails/US7259981B1/US07259981-20070821-D00000.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/US7259981B1/US07259981-20070821-D00000.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/thumbnails/US7259981B1/US07259981-20070821-D00001.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/US7259981B1/US07259981-20070821-D00001.png">
        <ul>
          
        </ul>
      </li>
      </ul>
  </section>

  <section>
    <h2>Classifications</h2>
    
    <ul>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G</span>&mdash;<span itemprop="Description">PHYSICS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11</span>&mdash;<span itemprop="Description">INFORMATION STORAGE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C</span>&mdash;<span itemprop="Description">STATIC STORES</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C11/00</span>&mdash;<span itemprop="Description">Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C11/21</span>&mdash;<span itemprop="Description">Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C11/22</span>&mdash;<span itemprop="Description">Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements</span>
            <meta itemprop="Leaf" content="true">
            
            <meta itemprop="FirstCode" content="true">
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G</span>&mdash;<span itemprop="Description">PHYSICS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11</span>&mdash;<span itemprop="Description">INFORMATION STORAGE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C</span>&mdash;<span itemprop="Description">STATIC STORES</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C27/00</span>&mdash;<span itemprop="Description">Electric analogue stores, e.g. for storing instantaneous values</span>
            <meta itemprop="Leaf" content="true">
            
            
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G</span>&mdash;<span itemprop="Description">PHYSICS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11</span>&mdash;<span itemprop="Description">INFORMATION STORAGE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C</span>&mdash;<span itemprop="Description">STATIC STORES</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C11/00</span>&mdash;<span itemprop="Description">Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C11/21</span>&mdash;<span itemprop="Description">Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C11/22</span>&mdash;<span itemprop="Description">Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C11/221</span>&mdash;<span itemprop="Description">Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements using ferroelectric capacitors</span>
            <meta itemprop="Leaf" content="true">
            <meta itemprop="Additional" content="true">
            
          </li>
          </ul>
      </li>
      </ul>
  </section>

  <section itemprop="abstract" itemscope>
    <h2>Abstract</h2>
    
    <div itemprop="content" html><abstract mxw-id="PA51191425" lang="EN" load-source="patent-office">
    <div num="p-0001" class="abstract">A nonvolatile analog memory uses pairs of ferroelectric field effect transistors (FFETs). Each pair is defined by a first FFET and a second FFET. When an analog value is to be stored in one of the pairs, the first FFET has a saturation voltage applied thereto, and the second FFET has a storage voltage applied thereto that is indicative of the analog value. The saturation and storage voltages decay over time in accordance with a known decay function that is used to recover the original analog value when the pair of FFETs is read.</div>
  </abstract>
  </div>
  </section>

  <section itemprop="description" itemscope>
    <h2>Description</h2>
    
    <div itemprop="content" html><div mxw-id="PDES16279065" lang="EN" load-source="patent-office" class="description">

  <heading>ORIGIN OF THE INVENTION</heading>
  <p num="p-0002">The invention was made by an employee of the United States Government and may be manufactured and used by or for the Government for governmental purposes without the payment of any royalties thereon or therefore.</p>
  <heading>BACKGROUND OF THE INVENTION</heading>
  <p num="p-0003">1. Field of the Invention</p>
  <p num="p-0004">This invention relates to nonvolatile memory devices. More specifically, the invention is a nonvolatile analog memory and method of using same to store and retrieve analog data.</p>
  <p num="p-0005">2. Description of the Related Art</p>
  <p num="p-0006">There is a continuing need to increase the density of memory storage devices. The number of bytes per square centimeter is of great importance to digital device manufacturers as is the ability to retain the stored data without power being applied thereto. Currently, data is stored in a digital fashion with digital data typically being stored in CMOS circuits, RAM circuits, FLASH memory circuits, or ferroelectric memory circuits.</p>
  <p num="p-0007">Standard CMOS digital memory is static and utilizes six transistors to store 1-bit of data. Dynamic RAM can store 1-bit using only three transistors, but these transistors must be refreshed every few milliseconds. Further, both static and dynamic RAM are volatile and cannot store data without power being applied thereto. For nonvolatile memory applications, FLASH memory is the most widely used technology as it can store 1-bit of data using a single transistor. However, FLASH memory is limited to use as an offline data storage device because the time it takes to write data thereto is considerably longer than the time required to write to other conventional memory devices. Furthermore, FLASH memory has a finite number of “write” cycles associated therewith thereby making FLASH memory an impractical choice for the dynamic storage of computer data. Ferroelectric memory is developing technology that currently is used to store 1-bit per cell.</p>
  <p num="p-0008">While analog storage circuits are known, storing data in analog fashion has not been generally accepted as a viable alternative to digital data storage since analog signals usually disappear whenever power is removed from an analog storage circuit. Although ferroelectric transistors have shown promise as a means to store an analog signal for a relatively long period of time, the voltage stored on current ferroelectric transistors (i.e., indicative of the analog signal) experiences some voltage decay over time thereby negating the value of ferroelectric transistors as a building block for nonvolatile memory.</p>
  <heading>SUMMARY OF THE INVENTION</heading>
  <p num="p-0009">Accordingly, it is an object of the present invention to provide nonvolatile memory.</p>
  <p num="p-0010">Another object of the present invention is to provide nonvolatile analog memory.</p>
  <p num="p-0011">Still another object of the present invention is to provide a method and system for storing analog data in a nonvolatile fashion and for recovering the analog data after extended periods of time.</p>
  <p num="p-0012">Other objects and advantages of the present invention will become more obvious hereinafter in the specification and drawings.</p>
  <p num="p-0013">In accordance with the present invention, a nonvolatile analog memory is based on pairs of ferroelectric field effect transistors (FFETs). Each pair is defined by a first FFET and a second FFET. At a first time when an analog value is to be stored in one of the pairs of FFETs, the first FFET of the pair is adapted to have a saturation voltage applied thereto, and the second FFET of the pair is adapted to have a storage voltage applied thereto that is indicative of the analog value. The saturation and storage voltages decay over time in accordance with a known decay function. Accordingly, at a second time after the first time, the saturation voltage decays to a first voltage and the storage voltage decays to a second voltage. The analog memory can be read by a processor that determines/recovers the analog value based on the first voltage, the second voltage, and the FFET&#39;s decay function.</p>


  <description-of-drawings>
    <heading>BRIEF DESCRIPTION OF THE DRAWING(S)</heading>
    <p num="p-0014">Other objects, features and advantages of the present invention will become apparent upon reference to the following description of the preferred embodiments and to the drawings, wherein corresponding reference characters indicate corresponding parts throughout the several views of the drawings and wherein:</p>
    <p num="p-0015">The sole FIGURE is a block diagram of a nonvolatile analog memory storage system in accordance with an embodiment of the present invention.</p>
  </description-of-drawings>


  <heading>DESCRIPTION OF THE PREFERRED EMBODIMENT(S)</heading>
  <p num="p-0016">Referring now to the sole FIGURE, a block diagram of a nonvolatile analog memory storage system in accordance with the present invention is shown and is referenced generally by numeral <b>10</b>. As will be explained further below, storage system <b>10</b> can be used to store data in an analog fashion although the data can originate as either digital or analog data without departing from the scope of the present invention.</p>
  <p num="p-0017">At the heart of storage system <b>10</b> is a novel analog memory <b>12</b> that encompasses a number of pairs <b>14</b> of conventional ferroelectric field effect transistors (FFETs) Since each pair <b>14</b> of FFETs is the same and will be used in the same way, the present description will be directed to a single pair <b>14</b>. Each pair <b>14</b> of FFETs is defined by a control FFET <b>16</b> and a storage FFET <b>18</b>. In general, storage FFET <b>18</b> stores analog data and control FFET <b>16</b> stores a reference voltage used when data is to be read/recovered from storage FFET <b>18</b> as will be explained further below.</p>
  <p num="p-0018">To write analog data, one pair <b>14</b> of FFETs is utilized. Since FFETs retain at least a portion of their prior condition, control FFET <b>16</b> and storage FFET <b>18</b> must be preconditioned to a known state. This can be achieved by applying a voltage to control FFET <b>16</b> and storage FFET <b>18</b> (e.g., to the gate terminal thereof) that will saturate the transistor thereby placing it in a known state. Typically, FFETs <b>16</b> and <b>18</b> will be constructed to have the same saturation voltage specifications. Note that the saturation voltage can be a positive or negative saturation voltage without departing from the scope of the present invention. However, as is known in the art, use of a negative saturation voltage permits the resistance of the FFET to be read without applying a voltage to the FFET&#39;s gate terminal.</p>
  <p num="p-0019">After such preconditioning, storage FFET <b>18</b> has a new voltage applied thereto (e.g., at its gate terminal) that is indicative of an analog signal that is to be stored. After these voltage applications to control FFET <b>16</b> and storage FFET <b>18</b> are completed, no further power need be applied to maintain the storage capability thereof within the known “decay life” of FFETs <b>16</b> and <b>18</b>. As is known in the art, a voltage stored on an FFET will decay over time absent a refreshing thereof. Accordingly, as used herein, the term “decay life” refers to the length of time that an FFET circuit will retain some measurable amount of voltage after its initial storage. Currently, the decay life of an FFET can be as long as ten years. A decay function indicative of an FFET&#39;s decay life is a determinable attribute of an FFET. See, for example, “Modeling of Metal-Ferroelectric-Semiconductor Field Effect Transistors,” Todd MacLeod et al., Integrated Ferroelectrics, Vol. 21, pp. 127-143, 1998, the contents of which are hereby incorporated by reference.</p>
  <p num="p-0020">To read the analog data stored in a pair <b>14</b> of FFETs, the electrical properties (e.g., voltage or current) of the pair&#39;s control FFET <b>16</b> and storage FFET <b>18</b> are measured. During the time between the writing and reading of FFETs <b>16</b> and <b>18</b>, there will be a certain amount of voltage decay that occurs. The amount of voltage decay is generally governed by the FFET&#39;s decay function. Accordingly, while the voltages remaining on FFETs <b>16</b> and <b>18</b> at the time of a “reading” will generally by less than what was placed on FFETs <b>16</b> and <b>18</b> at the time of a “writing”, the original storage voltage placed on storage FFET <b>18</b> can be recovered using the decay function and the current (decayed) voltages on FFETs <b>16</b> and <b>18</b>. A variety of recovery algorithms could be developed for use with analog memory <b>12</b> without departing from the scope of the present invention.</p>
  <p num="p-0021">Analog memory <b>12</b> can serve as the building block for a variety of memory storage systems such as storage system <b>10</b>. By way of illustrative example, storage system <b>10</b> is designed to handle incoming digital data, convert the digital data to analog data prior to the writing thereof in analog memory <b>12</b>, and provide the means to recover the analog data and re-convert same to digital data when analog memory <b>12</b> is read. To handle the selection of a pair <b>14</b> of FFETs <b>16</b> and <b>18</b>, an address select circuit <b>20</b> is coupled to analog memory <b>12</b>. As would be understood in the art, address select circuit <b>20</b> selects the appropriate addressable pair <b>14</b> based on a signal received on the ADDRESS LINES coupled thereto. A preconditioning voltage source <b>22</b> provides the saturation voltage to FFETs <b>16</b> and <b>18</b> of a selected pair. The incoming DIGITAL DATA is input to a digital-to-analog (D/A) converter <b>24</b> that assigns an analog value (i.e., a voltage level) to a piece of incoming digital data. The number of voltage levels coincides with the number of bits in a piece of digital data. For example, an 8-bit piece of digital data requires a D/converter that can produce 256 different voltage levels. The analog voltage level is then provided to the appropriate (i.e., addressed) storage FFET <b>18</b> that has just been preconditioned or saturated.</p>
  <p num="p-0022">When analog memory <b>12</b> is to be read, address select circuit <b>20</b> once again selects the appropriate addressable pair <b>14</b> based on the signal received via the ADDRESS LINES. A processor <b>30</b> coupled to analog memory <b>12</b> “reads” FFETs <b>16</b> and <b>18</b> from the selected pair <b>14</b>. By way of illustrative example, a “reading” of FFETs <b>16</b> and <b>18</b> from the selected pair <b>14</b> can involve measurement of the drain current at each of FFETs <b>16</b> and <b>18</b> as an indication of the FFET&#39;s voltages at the time of such a “reading”. Using the drain currents, the original analog voltage level written to storage FFET <b>18</b> can be recovered in accordance with the following
<br/>
<i>X=A</i>−(<i>B</i>*Log [10*((<i>A−I</i> <sub>16</sub>)/<i>B</i>)−10*((<i>A−I</i> <sub>18</sub>)/<i>B</i>)]
<br/>
where X is the analog voltage level originally written to storage FFET <b>18</b>, A is the drain current of control FFET <b>16</b> (or storage FFET <b>18</b> when FFETs <b>16</b> and <b>18</b> are identical) when the FFET is at saturation, B is the known or determinable decay coefficient of FFETs <b>16</b> and <b>18</b>, I<sub>16 </sub>is the drain current of FFET <b>16</b> at the time of a “reading”, and I<sub>18 </sub>is the drain current of storage FFET <b>18</b> at the time of a “reading”. Assuming that the goal is to recover the original digital data, processor <b>30</b> can include a conventional analog-to-digital conversion process to convert X to a corresponding digital value. The decay coefficient B of an FFET can be based on measured results using
<br/>
<i>X=A</i>−(<i>B</i>*Log(<i>t</i>))
<br/>
where t is the amount of time that has elapsed between saturation of the FFET and a selected measurement time.
</p>
  <p num="p-0023">The advantages of the present invention are numerous. The analog memory is nonvolatile and only uses two transistors to store multiple-bit pieces of digital data. Since FFETs are fast enough to directly store data generated by a computer&#39;s CPU, and since FFETs can be written to an unlimited number of times, the analog memory of the present invention represents a breakthrough in nonvolatile and dynamic computer memory. Furthermore, the analog memory can be used as a building block for a memory storage system that provides for the writing of data to the analog memory and for the reading/recovery of the originally stored data.</p>
  <p num="p-0024">Although the invention has been described relative to a specific embodiment thereof, there are numerous variations and modifications that will be readily apparent to those skilled in the art in light of the above teachings. For example, the data stored by analog memory <b>12</b> could originate as analog data. In such a case, an analog-to-analog conversion or scaling may be required to scale the range of incoming data voltages to the voltage range capabilities of the storage FFETs. It is therefore to be understood that, within the scope of the appended claims, the invention may be practiced other than as specifically described.</p>

</div>
  </div>
  </section>

  <section itemprop="claims" itemscope>
    <h2>Claims (<span itemprop="count">13</span>)</h2>
    
    <div itemprop="content" html><div mxw-id="PCLM9256521" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A nonvolatile analog memory comprising a plurality of pairs of ferroelectric field effect transistors (FFETs), each of said pairs being defined by a first FFET and a second FFET, wherein at a first time when an analog value is to be stored in one of said pairs, said first FFET of said one of said pairs is adapted to have a saturation voltage applied thereto, and only said second FFET of said one of said pairs is adapted to have a storage voltage applied thereto that is indicative of the analog value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. A nonvolatile analog memory as in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the saturation voltage and the storage voltage decay over time in accordance with a known decay function wherein, at a second time after said first time, the saturation voltage decays to a first voltage and the storage voltage decays to a second voltage, said nonvolatile analog memory further comprising a processor coupled to said pairs of FFETs for determining the analog value based on said first voltage, said second voltage, and said decay function.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. A nonvolatile analog memory as in <claim-ref idref="CLM-00002">claim 2</claim-ref> wherein said processor includes means for converting the analog value so-determined to a corresponding digital value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. A nonvolatile analog memory as in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the saturation voltage and the storage voltage decay over time in accordance with a known decay function wherein, at a second time after said first time, the saturation voltage decays to a first voltage and the storage voltage decays to a second voltage, said nonvolatile analog memory further comprising a processor coupled to said pairs of FFETs for determining a digital value indicative of the analog value based on a drain current of said first FFET indicative of said first voltage, a drain current of said second FFET indicative of said second voltage, and said decay function.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. A nonvolatile analog memory as in <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the saturation voltage is a negative saturation voltage.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. A nonvolatile analog memory storage system, comprising:
<div class="claim-text">a plurality of pairs of ferroelectric field effect transistors (FFETs), each of said pairs being addressable and being defined by a first FFET and a second FFET;</div>
<div class="claim-text">an address selection circuit coupled to said plurality of pairs of FFETs for selecting one of said pairs that is to be written to or read from;</div>
<div class="claim-text">a control voltage source coupled to said pairs of FFETs for applying a saturation voltage to said first FFET and said second FFET of said one of said pairs at a first time when an analog value is to be written to said one of said pairs, wherein only said second FFET of said one of said pairs is adapted to subsequently have a storage voltage applied thereto that is indicative of the analog value, and wherein the saturation voltage and the storage voltage decay over time in accordance with a known decay function such that, at a second time after said first time when said one of said pairs is to be read from, the saturation voltage decays to a first voltage and the storage voltage decays to a second voltage; and</div>
<div class="claim-text">a processor coupled to said pairs of FFETs for determining the analog value at said second time based on said first voltage, said second voltage, and said decay function.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. A nonvolatile analog memory storage system as in <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein said processor includes means for converting the analog value so-determined to a corresponding digital value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. A nonvolatile analog memory storage system as in <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein said processor utilizes a drain current of said first FFET as an indication of said first voltage and a drain current of said second FFET as an indication of said second voltage.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. A nonvolatile analog memory as in <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein the saturation voltage is a negative saturation voltage.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. A method of storing analog data, comprising the steps of:
<div class="claim-text">providing a plurality of addressable pairs of ferroelectric field effect transistors (FFETs), each of said addressable pairs being defined by a first FFET and a second FFET;</div>
<div class="claim-text">applying, at a first time when an analog value is to be stored in one of said addressable pairs, a saturation voltage to said first FFET and said second FFET; and</div>
<div class="claim-text">subsequently applying a storage voltage that is indicative of an analog value to only said second FFET of said one of said addressable pairs.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. A method according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the saturation voltage and the storage voltage decay over time in accordance with a known decay function wherein, at a second time after said first time, the saturation voltage decays to a first voltage and the storage voltage decays to a second voltage, said method further comprising the step of determining the analog value based on said first voltage, said second voltage, and said decay function.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. A method according to <claim-ref idref="CLM-00011">claim 11</claim-ref> further comprising the step of converting the analog value so-determined to a corresponding digital value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. A method according to <claim-ref idref="CLM-00010">claim 10</claim-ref> wherein said saturation voltage is a negative saturation voltage.</div>
  </div>
</div> </div>
  </div>
  </section>

  <section itemprop="application" itemscope>

    <section itemprop="metadata" itemscope>
        <span itemprop="applicationNumber">US11/296,719</span>
        <span itemprop="priorityDate">2005-11-29</span>
        <span itemprop="filingDate">2005-11-29</span>
        <span itemprop="title">Nonvolatile analog memory 
       </span>
        <span itemprop="ifiStatus">Expired - Fee Related</span>
        
        <a href="/patent/US7259981B1/en">
            <span itemprop="representativePublication">US7259981B1</span>
            (<span itemprop="primaryLanguage">en</span>)
        </a>
    </section>

    <h2>Priority Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US11/296,719</span>
                   
                   <a href="/patent/US7259981B1/en">
                        <span itemprop="representativePublication">US7259981B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2005-11-29</td>
                <td itemprop="filingDate">2005-11-29</td>
                <td itemprop="title">Nonvolatile analog memory 
       </td>
              </tr>
           </tbody>
       </table>

    <h2>Applications Claiming Priority (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="appsClaimingPriority" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US11/296,719</span>
                   <a href="/patent/US7259981B1/en">
                        <span itemprop="representativePublication">US7259981B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2005-11-29</td>
                <td itemprop="filingDate">2005-11-29</td>
                <td itemprop="title">Nonvolatile analog memory 
       </td>
              </tr>
           </tbody>
       </table>

    

    

    <h2>Publications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Publication Number</th>
                    <th>Publication Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">US7259981B1</span>
                   
                   <span itemprop="thisPatent">true</span>
                   <a href="/patent/US7259981B1/en">US7259981B1
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2007-08-21</td>
              </tr>
           </tbody>
        </table>

  </section>

  <section itemprop="family" itemscope>
    <h1>Family</h1>
    <h2>ID=38374027</h2>

    <h2>Family Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Title</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="applications" itemscope repeat>
                <td>
                    <span itemprop="applicationNumber">US11/296,719</span>
                    <span itemprop="ifiStatus">Expired - Fee Related</span>
                    
                    <a href="/patent/US7259981B1/en">
                        <span itemprop="representativePublication">US7259981B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                </td>
                <td itemprop="priorityDate">2005-11-29</td>
                <td itemprop="filingDate">2005-11-29</td>
                <td itemprop="title">Nonvolatile analog memory 
       </td>
              </tr>
           </tbody>
        </table>

    

    

    <h2>Country Status (1)</h2>
      <table>
        <thead>
          <tr>
            <th>Country</th>
            <th>Link</th>
          </tr>
        </thead>
        <tbody>
        <tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">US</span>
                (<span itemprop="num">1</span>)
              <meta itemprop="thisCountry" content="true">
            </td>
            <td>
              <a href="/patent/US7259981B1/en">
                <span itemprop="representativePublication">US7259981B1</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr>
      </tbody>
    </table>

    <h2>Cited By (1)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US10033383B1/en">
              <span itemprop="publicationNumber">US10033383B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2017-03-20</td>
          <td itemprop="publicationDate">2018-07-24</td>
          <td><span itemprop="assigneeOriginal">Globalfoundries Inc.</span></td>
          <td itemprop="title">Programmable logic elements and methods of operating the same 
       </td>
        </tr>
      </tbody>
    </table>

    

    <h2>Citations (8)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4161038A/en">
              <span itemprop="publicationNumber">US4161038A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1977-09-20</td>
          <td itemprop="publicationDate">1979-07-10</td>
          <td><span itemprop="assigneeOriginal">Westinghouse Electric Corp.</span></td>
          <td itemprop="title">Complementary metal-ferroelectric semiconductor transistor structure and a matrix of such transistor structure for performing a comparison 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5412596A/en">
              <span itemprop="publicationNumber">US5412596A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1991-10-25</td>
          <td itemprop="publicationDate">1995-05-02</td>
          <td><span itemprop="assigneeOriginal">Rohm Co., Ltd.</span></td>
          <td itemprop="title">Semiconductor storage device with a ferroelectric transistor storage cell 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5689453A/en">
              <span itemprop="publicationNumber">US5689453A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1994-06-24</td>
          <td itemprop="publicationDate">1997-11-18</td>
          <td><span itemprop="assigneeOriginal">Sanyo Electric Co., Ltd.</span></td>
          <td itemprop="title">Data storing apparatus having a memory capable of storing analog data 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5907501A/en">
              <span itemprop="publicationNumber">US5907501A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-11-20</td>
          <td itemprop="publicationDate">1999-05-25</td>
          <td><span itemprop="assigneeOriginal">Samsung Electronics, Co., Ltd.</span></td>
          <td itemprop="title">Data writing and reading apparatus and method for nonvolatile analog storage 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6208542B1/en">
              <span itemprop="publicationNumber">US6208542B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-06-30</td>
          <td itemprop="publicationDate">2001-03-27</td>
          <td><span itemprop="assigneeOriginal">Sandisk Corporation</span></td>
          <td itemprop="title">Techniques for storing digital data in an analog or multilevel memory 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6314016B1/en">
              <span itemprop="publicationNumber">US6314016B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-09-02</td>
          <td itemprop="publicationDate">2001-11-06</td>
          <td><span itemprop="assigneeOriginal">Rohm Co., Ltd.</span></td>
          <td itemprop="title">Sequential circuits using ferroelectrics and semiconductor devices using the same 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6323799B1/en">
              <span itemprop="publicationNumber">US6323799B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-10-20</td>
          <td itemprop="publicationDate">2001-11-27</td>
          <td><span itemprop="assigneeOriginal">Stmicroelectronics S.R.L.</span></td>
          <td itemprop="title">Device for reading non-volatile memory cells in particular analog flash memory cells 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6498742B2/en">
              <span itemprop="publicationNumber">US6498742B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2000-05-31</td>
          <td itemprop="publicationDate">2002-12-24</td>
          <td><span itemprop="assigneeOriginal">Seiko Epson Corporation</span></td>
          <td itemprop="title">Memory device 
       </td>
        </tr>
      </tbody>
    </table>

    

    
    <ul>
      
      <li itemprop="applicationsByYear" itemscope repeat>
        <span itemprop="year">2005</span>
        <ul>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2005-11-29</span>
            <span itemprop="countryCode">US</span>
            <span itemprop="applicationNumber">US11/296,719</span>
            <a href="/patent/US7259981B1/en"><span itemprop="documentId">patent/US7259981B1/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">Expired - Fee Related</span>
            
            <span itemprop="thisApp" content="true" bool></span>
            
          </li>
          
        </ul>
      </li>
      
    </ul>
    

    </section>

  <section>
    <h2>Patent Citations (8)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4161038A/en">
              <span itemprop="publicationNumber">US4161038A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1977-09-20</td>
          <td itemprop="publicationDate">1979-07-10</td>
          <td><span itemprop="assigneeOriginal">Westinghouse Electric Corp.</span></td>
          <td itemprop="title">Complementary metal-ferroelectric semiconductor transistor structure and a matrix of such transistor structure for performing a comparison 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5412596A/en">
              <span itemprop="publicationNumber">US5412596A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1991-10-25</td>
          <td itemprop="publicationDate">1995-05-02</td>
          <td><span itemprop="assigneeOriginal">Rohm Co., Ltd.</span></td>
          <td itemprop="title">Semiconductor storage device with a ferroelectric transistor storage cell 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5689453A/en">
              <span itemprop="publicationNumber">US5689453A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1994-06-24</td>
          <td itemprop="publicationDate">1997-11-18</td>
          <td><span itemprop="assigneeOriginal">Sanyo Electric Co., Ltd.</span></td>
          <td itemprop="title">Data storing apparatus having a memory capable of storing analog data 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5907501A/en">
              <span itemprop="publicationNumber">US5907501A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1996-11-20</td>
          <td itemprop="publicationDate">1999-05-25</td>
          <td><span itemprop="assigneeOriginal">Samsung Electronics, Co., Ltd.</span></td>
          <td itemprop="title">Data writing and reading apparatus and method for nonvolatile analog storage 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6208542B1/en">
              <span itemprop="publicationNumber">US6208542B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-06-30</td>
          <td itemprop="publicationDate">2001-03-27</td>
          <td><span itemprop="assigneeOriginal">Sandisk Corporation</span></td>
          <td itemprop="title">Techniques for storing digital data in an analog or multilevel memory 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6314016B1/en">
              <span itemprop="publicationNumber">US6314016B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-09-02</td>
          <td itemprop="publicationDate">2001-11-06</td>
          <td><span itemprop="assigneeOriginal">Rohm Co., Ltd.</span></td>
          <td itemprop="title">Sequential circuits using ferroelectrics and semiconductor devices using the same 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6323799B1/en">
              <span itemprop="publicationNumber">US6323799B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-10-20</td>
          <td itemprop="publicationDate">2001-11-27</td>
          <td><span itemprop="assigneeOriginal">Stmicroelectronics S.R.L.</span></td>
          <td itemprop="title">Device for reading non-volatile memory cells in particular analog flash memory cells 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6498742B2/en">
              <span itemprop="publicationNumber">US6498742B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2000-05-31</td>
          <td itemprop="publicationDate">2002-12-24</td>
          <td><span itemprop="assigneeOriginal">Seiko Epson Corporation</span></td>
          <td itemprop="title">Memory device 
       </td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Non-Patent Citations (7)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="detailedNonPatentLiterature" itemscope repeat>
          <td>
            <span itemprop="title">Hiroshi Ishiwara, "<a href='http://scholar.google.com/scholar?q="Current+Status+of+FET-Type+Ferroelectric+Memories"'>Current Status of FET-Type Ferroelectric Memories</a>", May 2000, Proc. 22nd International Conference on Microelectronic, vol. 2, SERBIA, IEEE.</span>
            <span itemprop="examinerCited">*</span>
            
          </td>
        </tr><tr itemprop="detailedNonPatentLiterature" itemscope repeat>
          <td>
            <span itemprop="title">Shun-ichiro Ohmi, "<a href='http://scholar.google.com/scholar?q="Device+Characterization+of+High-Electron-Mobility+Transistors+with+Ferroelectric-Gate+Structures"'>Device Characterization of High-Electron-Mobility Transistors with Ferroelectric-Gate Structures</a>", 1996, IEEE.</span>
            <span itemprop="examinerCited">*</span>
            
          </td>
        </tr><tr itemprop="detailedNonPatentLiterature" itemscope repeat>
          <td>
            <span itemprop="title">Sung-Ming Yoon, "<a href='http://scholar.google.com/scholar?q="Adaptive-Learning+Neuron+Integrated+Circuits+Using+Metal-Ferroelectric-Semiconductor+%28MFS%29+FET%27s"'>Adaptive-Learning Neuron Integrated Circuits Using Metal-Ferroelectric-Semiconductor (MFS) FET's</a>", Oct. 1999, IEEE Electron Device Letters vol. 20, No. 10.</span>
            <span itemprop="examinerCited">*</span>
            
          </td>
        </tr><tr itemprop="detailedNonPatentLiterature" itemscope repeat>
          <td>
            <span itemprop="title">Sung-Ming Yoon, "<a href='http://scholar.google.com/scholar?q="An+Electrically+Modifiable+Synapse+Array+Composed+of+Metal-Ferroelectric-Semiconductor+%28MFS%29+FET%27s+Using+SrBi2Ta2O9+Thin+Films"'>An Electrically Modifiable Synapse Array Composed of Metal-Ferroelectric-Semiconductor (MFS) FET's Using SrBi2Ta2O9 Thin Films</a>", May 1999, IEEE electron Device Letters vol. 20, No. 5.</span>
            <span itemprop="examinerCited">*</span>
            
          </td>
        </tr><tr itemprop="detailedNonPatentLiterature" itemscope repeat>
          <td>
            <span itemprop="title">Todd C. MacLeod et al., "<a href='http://scholar.google.com/scholar?q="Modeling+of+Metal-Ferroelectric-Semiconductor+Field+Effect+Transistors%2C"'>Modeling of Metal-Ferroelectric-Semiconductor Field Effect Transistors,</a>" Integrated Ferroelectrics, vol. 21, pp. 127-143, 1998.</span>
            
            
          </td>
        </tr><tr itemprop="detailedNonPatentLiterature" itemscope repeat>
          <td>
            <span itemprop="title">Von-Kyoung Kim, "<a href='http://scholar.google.com/scholar?q="Fault+Coverage+Estimation+for+Early+Stage+of+VLSI+design"'>Fault Coverage Estimation for Early Stage of VLSI design</a>", Mar. 1999, IEEE.</span>
            <span itemprop="examinerCited">*</span>
            
          </td>
        </tr><tr itemprop="detailedNonPatentLiterature" itemscope repeat>
          <td>
            <span itemprop="title">Wen Chen, "<a href='http://scholar.google.com/scholar?q="On+Simple+Oversampled+A%2FD+Conversion+in+Shift-Invariant+Spaces"'>On Simple Oversampled A/D Conversion in Shift-Invariant Spaces</a>", Feb. 2005, IEEE Transactions on Information Theory vol. 51.</span>
            <span itemprop="examinerCited">*</span>
            
          </td>
        </tr>
      </tbody>
    </table>
  </section>

  <h2>Cited By (1)</h2>
  <table>
    <caption>* Cited by examiner, † Cited by third party</caption>
    <thead>
      <tr>
        <th>Publication number</th>
        <th>Priority date</th>
        <th>Publication date</th>
        <th>Assignee</th>
        <th>Title</th>
      </tr>
    </thead>
    <tbody>
      <tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US10033383B1/en">
            <span itemprop="publicationNumber">US10033383B1</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          
          
        </td>
        <td itemprop="priorityDate">2017-03-20</td>
        <td itemprop="publicationDate">2018-07-24</td>
        <td><span itemprop="assigneeOriginal">Globalfoundries Inc.</span></td>
        <td itemprop="title">Programmable logic elements and methods of operating the same 
       </td>
      </tr>
    </tbody>
  </table>

  

  <section>
    <h2>Similar Documents</h2>
    <table>
      <thead>
        <tr>
          <th>Publication</th>
          <th>Publication Date</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7567461B2/en">
                <span itemprop="publicationNumber">US7567461B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-07-28">2009-07-28</time>
            
            
          </td>
          <td itemprop="title">Method and system for minimizing number of programming pulses used to program rows of non-volatile memory cells 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US4931997A/en">
                <span itemprop="publicationNumber">US4931997A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1990-06-05">1990-06-05</time>
            
            
          </td>
          <td itemprop="title">Semiconductor memory having storage buffer to save control data during bulk erase 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5677865A/en">
                <span itemprop="publicationNumber">US5677865A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1997-10-14">1997-10-14</time>
            
            
          </td>
          <td itemprop="title">Ferroelectric memory using reference charge circuit 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5351210A/en">
                <span itemprop="publicationNumber">US5351210A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1994-09-27">1994-09-27</time>
            
            
          </td>
          <td itemprop="title">Serially accessible semiconductor memory with multiple level storage cells 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR100256616B1/en">
                <span itemprop="publicationNumber">KR100256616B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2000-05-15">2000-05-15</time>
            
            
          </td>
          <td itemprop="title">Nonvolatile semiconductor memory device 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/CN1147866C/en">
                <span itemprop="publicationNumber">CN1147866C</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-04-28">2004-04-28</time>
            
            
          </td>
          <td itemprop="title">Reading circuit for flash memory with multilevel cells 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20040042262A1/en">
                <span itemprop="publicationNumber">US20040042262A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-03-04">2004-03-04</time>
            
            
          </td>
          <td itemprop="title">Memory device capable of calibration and calibration methods therefor 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20020064073A1/en">
                <span itemprop="publicationNumber">US20020064073A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2002-05-30">2002-05-30</time>
            
            
          </td>
          <td itemprop="title">Dram module and method of using sram to replace damaged dram cell 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20050018509A1/en">
                <span itemprop="publicationNumber">US20050018509A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2005-01-27">2005-01-27</time>
            
            
          </td>
          <td itemprop="title">Complementary bit resistance memory sensor and method of operation 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR101532819B1/en">
                <span itemprop="publicationNumber">KR101532819B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2015-06-30">2015-06-30</time>
            
            
          </td>
          <td itemprop="title">Methods, devices, and systems for dealing with threshold voltage change in memory devices 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20040085835A1/en">
                <span itemprop="publicationNumber">US20040085835A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-05-06">2004-05-06</time>
            
            
          </td>
          <td itemprop="title">Semiconductor memory device with reduced data access time 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5781472A/en">
                <span itemprop="publicationNumber">US5781472A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1998-07-14">1998-07-14</time>
            
            
          </td>
          <td itemprop="title">Bit map addressing schemes for flash/memory 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6914809B2/en">
                <span itemprop="publicationNumber">US6914809B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2005-07-05">2005-07-05</time>
            
            
          </td>
          <td itemprop="title">Memory cell strings 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6525978B2/en">
                <span itemprop="publicationNumber">US6525978B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2003-02-25">2003-02-25</time>
            
            
          </td>
          <td itemprop="title">Circuit configuration for evaluating the information content of a memory cell 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5111427A/en">
                <span itemprop="publicationNumber">US5111427A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1992-05-05">1992-05-05</time>
            
            
          </td>
          <td itemprop="title">Nonvolatile content-addressable memory and operating method therefor 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20040090852A1/en">
                <span itemprop="publicationNumber">US20040090852A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-05-13">2004-05-13</time>
            
            
          </td>
          <td itemprop="title">Power-saving reading of magnetic memory devices 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5539690A/en">
                <span itemprop="publicationNumber">US5539690A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1996-07-23">1996-07-23</time>
            
            
          </td>
          <td itemprop="title">Write verify schemes for flash memory with multilevel cells 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US4051460A/en">
                <span itemprop="publicationNumber">US4051460A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1977-09-27">1977-09-27</time>
            
            
          </td>
          <td itemprop="title">Apparatus for accessing an information storage device having defective memory cells 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR101622817B1/en">
                <span itemprop="publicationNumber">KR101622817B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2016-05-19">2016-05-19</time>
            
            
          </td>
          <td itemprop="title">Resistive memory sensing methods and devices 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR100271943B1/en">
                <span itemprop="publicationNumber">KR100271943B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2000-11-15">2000-11-15</time>
            
            
          </td>
          <td itemprop="title">Memory system 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US3623023A/en">
                <span itemprop="publicationNumber">US3623023A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1971-11-23">1971-11-23</time>
            
            
          </td>
          <td itemprop="title">Variable threshold transistor memory using pulse coincident writing 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0495572A2/en">
                <span itemprop="publicationNumber">EP0495572A2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1992-07-22">1992-07-22</time>
            
            
          </td>
          <td itemprop="title">Refreshing ferroelectric capacitors 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US8169825B1/en">
                <span itemprop="publicationNumber">US8169825B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2012-05-01">2012-05-01</time>
            
            
          </td>
          <td itemprop="title">Reliable data storage in analog memory cells subjected to long retention periods 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6678187B2/en">
                <span itemprop="publicationNumber">US6678187B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-01-13">2004-01-13</time>
            
            
          </td>
          <td itemprop="title">Semiconductor memory apparatus using tunnel magnetic resistance elements 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0209050B1/en">
                <span itemprop="publicationNumber">EP0209050B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1992-10-28">1992-10-28</time>
            
            
          </td>
          <td itemprop="title">Semiconductor memory capable of executing logical operation 
     </td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Legal Events</h2>
    <table>
      <thead>
        <tr>
          <th>Date</th>
          <th>Code</th>
          <th>Title</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2005-11-29">2005-11-29</time></td>
          <td itemprop="code">AS</td>
          <td itemprop="title">Assignment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Owner name</strong>:
              <span itemprop="value">NATIONAL AERONAUTICS AND SPACE ADMINISTRATION, UNI</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MACLEOD, TODD C.;REEL/FRAME:017348/0343</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Effective date</strong>:
              <span itemprop="value">20051118</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2011-02-01">2011-02-01</time></td>
          <td itemprop="code">FPAY</td>
          <td itemprop="title">Fee payment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Year of fee payment</strong>:
              <span itemprop="value">4</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2015-04-03">2015-04-03</time></td>
          <td itemprop="code">REMI</td>
          <td itemprop="title">Maintenance fee reminder mailed</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2015-08-21">2015-08-21</time></td>
          <td itemprop="code">LAPS</td>
          <td itemprop="title">Lapse for failure to pay maintenance fees</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2015-09-21">2015-09-21</time></td>
          <td itemprop="code">STCH</td>
          <td itemprop="title">Information on status: patent discontinuation</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2015-10-13">2015-10-13</time></td>
          <td itemprop="code">FP</td>
          <td itemprop="title">Expired due to failure to pay maintenance fee</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Effective date</strong>:
              <span itemprop="value">20150821</span>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </section>
</article>

    </search-app>
    <script type="text/javascript" src="//www.gstatic.com/feedback/api.js"></script>
    <script async="" defer="" src="//www.google.com/insights/consumersurveys/async_survey?site=cxkjf7ipxgbnnjy6k35ezcvbbe"></script>
  </body>
</html>
