###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:27:37 2025
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin UART_RX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_RX_ClkDiv/New_clk_reg/SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.459
- Setup                         0.050
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                10.384
- Arrival Time                  3.345
= Slack Time                    7.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.039 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.801 |   0.801 |    7.840 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.257 | 0.933 |   1.734 |    8.773 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.166 | 0.878 |   2.612 |    9.651 | 
     | FE_OFC5_M_Domain2_SYNC_RST            | A ^ -> Y ^ | BUFX5M    | 0.973 | 0.730 |   3.342 |   10.381 | 
     | UART_RX_ClkDiv/New_clk_reg            | SN ^       | SDFFSX1M  | 0.973 | 0.003 |   3.345 |   10.384 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.039 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.009 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -6.973 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -6.807 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -6.665 | 
     | UART_CLK_M__L2_I1          | A ^ -> Y ^ | BUFX8M     | 0.038 | 0.084 |   0.459 |   -6.580 | 
     | UART_RX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.038 | 0.000 |   0.459 |   -6.580 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegFile/\memory_reg[15][1] /CK 
Endpoint:   RegFile/\memory_reg[15][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.598
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.201
- Arrival Time                  4.128
= Slack Time                    7.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.073 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.004 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.941 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.711 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.376 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.134 | 
     | RegFile/\memory_reg[15][1]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.128 |   11.201 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.073 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.043 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.007 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.928 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.821 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.717 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.616 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.510 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.399 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.291 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.210 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.977 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.785 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.702 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.630 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.540 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.477 | 
     | RegFile/\memory_reg[15][1] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   1.598 |   -5.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegFile/\memory_reg[15][2] /CK 
Endpoint:   RegFile/\memory_reg[15][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.202
- Arrival Time                  4.128
= Slack Time                    7.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.074 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.004 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.942 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.712 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.377 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.135 | 
     | RegFile/\memory_reg[15][2]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.128 |   11.202 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.074 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.044 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.008 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.929 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.822 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.718 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.616 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.511 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.400 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.292 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.211 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.977 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.786 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.703 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.631 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.541 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.477 | 
     | RegFile/\memory_reg[15][2] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.599 |   -5.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegFile/\memory_reg[14][5] /CK 
Endpoint:   RegFile/\memory_reg[14][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.129
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.135 | 
     | RegFile/\memory_reg[14][5]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.129 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.008 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.617 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.978 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.703 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.541 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.478 | 
     | RegFile/\memory_reg[14][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -5.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegFile/\memory_reg[15][5] /CK 
Endpoint:   RegFile/\memory_reg[15][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.129
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.135 | 
     | RegFile/\memory_reg[15][5]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.129 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.008 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.617 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.978 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.703 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.541 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.478 | 
     | RegFile/\memory_reg[15][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -5.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegFile/\memory_reg[13][6] /CK 
Endpoint:   RegFile/\memory_reg[13][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.129
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.135 | 
     | RegFile/\memory_reg[13][6]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.129 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.008 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.617 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.978 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.703 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.541 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.478 | 
     | RegFile/\memory_reg[13][6] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -5.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegFile/\memory_reg[12][5] /CK 
Endpoint:   RegFile/\memory_reg[12][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.129
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.135 | 
     | RegFile/\memory_reg[12][5]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.129 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.008 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.617 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.978 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.703 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.542 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.478 | 
     | RegFile/\memory_reg[12][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -5.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegFile/\memory_reg[13][5] /CK 
Endpoint:   RegFile/\memory_reg[13][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.129
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.135 | 
     | RegFile/\memory_reg[13][5]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.129 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.008 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.617 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.978 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.703 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.542 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.478 | 
     | RegFile/\memory_reg[13][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -5.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegFile/\memory_reg[15][4] /CK 
Endpoint:   RegFile/\memory_reg[15][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.129
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.136 | 
     | RegFile/\memory_reg[15][4]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.129 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.009 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.618 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.978 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.704 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.542 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.478 | 
     | RegFile/\memory_reg[15][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -5.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegFile/\memory_reg[12][4] /CK 
Endpoint:   RegFile/\memory_reg[12][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.128
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.136 | 
     | RegFile/\memory_reg[12][4]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.128 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.009 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.618 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.979 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.704 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.542 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.479 | 
     | RegFile/\memory_reg[12][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -5.476 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegFile/\memory_reg[15][3] /CK 
Endpoint:   RegFile/\memory_reg[15][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.128
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.136 | 
     | RegFile/\memory_reg[15][3]            | RN ^       | SDFFRQX2M | 1.051 | 0.067 |   4.128 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.009 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.618 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.979 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.704 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.542 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.479 | 
     | RegFile/\memory_reg[15][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -5.476 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegFile/\memory_reg[13][4] /CK 
Endpoint:   RegFile/\memory_reg[13][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.128
= Slack Time                    7.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.075 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.943 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.136 | 
     | RegFile/\memory_reg[13][4]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.128 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.075 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.045 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.009 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.930 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.823 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.719 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.618 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.512 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.401 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.293 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.212 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.979 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.787 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.704 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.542 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.479 | 
     | RegFile/\memory_reg[13][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -5.476 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegFile/\memory_reg[14][4] /CK 
Endpoint:   RegFile/\memory_reg[14][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.128
= Slack Time                    7.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.076 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.944 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.714 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.379 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.136 | 
     | RegFile/\memory_reg[14][4]            | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   4.128 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.076 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.046 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.009 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.931 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.824 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.720 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.618 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.513 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.402 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.294 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.213 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.979 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.788 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.704 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.542 | 
     | REF_CLK_M__L5_I11          | A v -> Y ^ | CLKINVX40M | 0.054 | 0.064 |   1.597 |   -5.478 | 
     | RegFile/\memory_reg[14][4] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.600 |   -5.476 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegFile/\memory_reg[14][3] /CK 
Endpoint:   RegFile/\memory_reg[14][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.127
= Slack Time                    7.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.076 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.944 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.714 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.379 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.136 | 
     | RegFile/\memory_reg[14][3]            | RN ^       | SDFFRQX2M | 1.051 | 0.067 |   4.127 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.076 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.046 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.009 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.931 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.824 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.720 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.618 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.513 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.402 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.294 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.213 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.979 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.788 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.704 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.632 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.542 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.479 | 
     | RegFile/\memory_reg[14][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -5.477 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegFile/\memory_reg[12][3] /CK 
Endpoint:   RegFile/\memory_reg[12][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.127
= Slack Time                    7.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.076 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.007 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.944 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.714 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.379 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.137 | 
     | RegFile/\memory_reg[12][3]            | RN ^       | SDFFRQX2M | 1.051 | 0.066 |   4.127 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.076 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.047 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.010 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.932 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.824 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.720 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.619 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.514 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.403 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.295 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.213 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.980 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.788 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.705 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.633 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.543 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.480 | 
     | RegFile/\memory_reg[12][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -5.477 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegFile/\memory_reg[15][0] /CK 
Endpoint:   RegFile/\memory_reg[15][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.598
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.202
- Arrival Time                  4.125
= Slack Time                    7.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.077 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.007 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.945 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.715 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.380 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.137 | 
     | RegFile/\memory_reg[15][0]            | RN ^       | SDFFRQX2M | 1.051 | 0.064 |   4.125 |   11.202 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.077 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.047 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.010 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.932 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.825 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.721 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.619 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.514 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.403 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.295 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.214 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.980 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.789 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.705 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.633 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.543 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.063 |   1.596 |   -5.481 | 
     | RegFile/\memory_reg[15][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.598 |   -5.479 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\memory_reg[14][1] /CK 
Endpoint:   RegFile/\memory_reg[14][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.202
- Arrival Time                  4.124
= Slack Time                    7.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.078 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.009 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.946 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.716 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.381 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.139 | 
     | RegFile/\memory_reg[14][1]            | RN ^       | SDFFRQX2M | 1.051 | 0.064 |   4.124 |   11.202 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.078 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.048 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.012 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.933 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.826 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.722 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.621 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.515 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.404 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.296 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.215 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.982 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.790 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.707 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.635 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -5.545 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -5.482 | 
     | RegFile/\memory_reg[14][1] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.599 |   -5.479 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\memory_reg[13][3] /CK 
Endpoint:   RegFile/\memory_reg[13][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.126
= Slack Time                    7.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.078 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.009 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.946 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.716 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.381 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.139 | 
     | RegFile/\memory_reg[13][3]            | RN ^       | SDFFRQX2M | 1.051 | 0.065 |   4.126 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.078 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.049 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.012 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.934 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.826 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.722 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.621 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.516 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.405 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.297 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.215 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.982 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.790 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.707 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.635 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.542 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.481 | 
     | RegFile/\memory_reg[13][3] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.478 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\memory_reg[14][2] /CK 
Endpoint:   RegFile/\memory_reg[14][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.125
= Slack Time                    7.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.079 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.009 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.947 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.717 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.382 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.140 | 
     | RegFile/\memory_reg[14][2]            | RN ^       | SDFFRQX2M | 1.051 | 0.064 |   4.125 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.079 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.049 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.013 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.934 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.827 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.723 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.622 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.516 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.405 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.297 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.216 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.982 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.791 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.708 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.636 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.543 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.482 | 
     | RegFile/\memory_reg[14][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.479 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\memory_reg[5][7] /CK 
Endpoint:   RegFile/\memory_reg[5][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.124
= Slack Time                    7.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.079 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.010 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.947 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.717 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.382 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.140 | 
     | RegFile/\memory_reg[5][7]             | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   4.124 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.079 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.050 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.013 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.935 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.827 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.723 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.622 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.517 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.406 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.298 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.216 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.983 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.791 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.708 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.636 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.543 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -5.480 | 
     | RegFile/\memory_reg[5][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.599 |   -5.480 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\memory_reg[7][7] /CK 
Endpoint:   RegFile/\memory_reg[7][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.124
= Slack Time                    7.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.080 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.010 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.948 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.383 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.140 | 
     | RegFile/\memory_reg[7][7]             | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   4.124 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.080 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.050 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.013 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.935 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.828 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.724 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.622 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.517 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.406 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.298 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.217 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.983 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.792 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.708 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.636 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.544 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -5.481 | 
     | RegFile/\memory_reg[7][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.599 |   -5.480 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\memory_reg[6][7] /CK 
Endpoint:   RegFile/\memory_reg[6][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.124
= Slack Time                    7.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.080 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.010 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.948 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.383 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.140 | 
     | RegFile/\memory_reg[6][7]             | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   4.124 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.080 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.050 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.013 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.935 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.828 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.724 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.622 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.517 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.406 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.298 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.217 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.983 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.792 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.708 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.636 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.544 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.483 | 
     | RegFile/\memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.599 |   -5.480 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\memory_reg[12][1] /CK 
Endpoint:   RegFile/\memory_reg[12][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.123
= Slack Time                    7.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.080 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.011 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.948 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.141 | 
     | RegFile/\memory_reg[12][1]            | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   4.123 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.080 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.051 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.014 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.936 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.829 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.724 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.623 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.518 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.407 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.299 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.217 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.984 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.792 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.709 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.637 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.545 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.483 | 
     | RegFile/\memory_reg[12][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.481 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\memory_reg[7][6] /CK 
Endpoint:   RegFile/\memory_reg[7][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.123
= Slack Time                    7.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.080 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.011 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.948 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.141 | 
     | RegFile/\memory_reg[7][6]             | RN ^       | SDFFRQX2M | 1.051 | 0.062 |   4.123 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.080 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.051 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.014 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.936 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.828 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.724 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.623 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.518 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.407 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.299 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.217 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.097 |   -5.984 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.792 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.709 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.637 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.544 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.483 | 
     | RegFile/\memory_reg[7][6] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\memory_reg[13][2] /CK 
Endpoint:   RegFile/\memory_reg[13][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.123
= Slack Time                    7.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.080 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.011 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.948 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.141 | 
     | RegFile/\memory_reg[13][2]            | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   4.123 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.080 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.051 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.014 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.936 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.829 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.724 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.623 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.518 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.407 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.299 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.217 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.984 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.792 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.709 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.637 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.545 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.483 | 
     | RegFile/\memory_reg[13][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.481 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\memory_reg[7][5] /CK 
Endpoint:   RegFile/\memory_reg[7][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.123
= Slack Time                    7.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.081 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.011 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.949 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.719 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.142 | 
     | RegFile/\memory_reg[7][5]             | RN ^       | SDFFRQX2M | 1.051 | 0.062 |   4.123 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.081 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.051 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.015 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.936 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.829 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.725 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.623 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.518 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.407 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.299 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.218 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.984 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.793 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.710 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.638 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.545 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.484 | 
     | RegFile/\memory_reg[7][5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\memory_reg[12][2] /CK 
Endpoint:   RegFile/\memory_reg[12][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.123
= Slack Time                    7.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.081 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.012 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.949 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.719 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.142 | 
     | RegFile/\memory_reg[12][2]            | RN ^       | SDFFRQX2M | 1.051 | 0.062 |   4.123 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.081 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.051 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.015 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.936 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.829 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.725 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.624 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.519 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.407 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.299 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.218 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.985 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.793 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.710 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.638 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.545 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.484 | 
     | RegFile/\memory_reg[12][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.481 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\memory_reg[7][4] /CK 
Endpoint:   RegFile/\memory_reg[7][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.123
= Slack Time                    7.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.081 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.012 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.949 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.719 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.142 | 
     | RegFile/\memory_reg[7][4]             | RN ^       | SDFFRQX2M | 1.051 | 0.062 |   4.123 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.081 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.051 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.015 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.937 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.829 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.725 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.624 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.519 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.407 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.300 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.218 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.985 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.793 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.710 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.638 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.545 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.484 | 
     | RegFile/\memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\memory_reg[6][5] /CK 
Endpoint:   RegFile/\memory_reg[6][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.121
= Slack Time                    7.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.083 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.013 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.951 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.721 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.386 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.144 | 
     | RegFile/\memory_reg[6][5]             | RN ^       | SDFFRQX2M | 1.051 | 0.060 |   4.121 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.083 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.053 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.017 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.938 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.831 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.727 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.626 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.520 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.409 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.301 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.220 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.986 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.795 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.712 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.640 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.547 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.486 | 
     | RegFile/\memory_reg[6][5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.483 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\memory_reg[4][4] /CK 
Endpoint:   RegFile/\memory_reg[4][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.120
= Slack Time                    7.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.084 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.014 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.952 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.722 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.387 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.144 | 
     | RegFile/\memory_reg[4][4]             | RN ^       | SDFFRQX2M | 1.051 | 0.059 |   4.120 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.084 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.054 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.017 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.939 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.832 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.728 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.626 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.521 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.410 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.302 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.221 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.987 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.796 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.712 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.641 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.548 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.487 | 
     | RegFile/\memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\memory_reg[6][4] /CK 
Endpoint:   RegFile/\memory_reg[6][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.120
= Slack Time                    7.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.084 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.014 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.952 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.722 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.387 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.145 | 
     | RegFile/\memory_reg[6][4]             | RN ^       | SDFFRQX2M | 1.051 | 0.060 |   4.120 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.084 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.054 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.017 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.939 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.832 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.728 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.626 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.521 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.410 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.302 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.221 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.987 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.796 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.712 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.641 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.548 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.487 | 
     | RegFile/\memory_reg[6][4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\memory_reg[5][5] /CK 
Endpoint:   RegFile/\memory_reg[5][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.120
= Slack Time                    7.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.084 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.014 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.952 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.722 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.387 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.145 | 
     | RegFile/\memory_reg[5][5]             | RN ^       | SDFFRQX2M | 1.051 | 0.059 |   4.120 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.084 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.054 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.018 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.939 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.832 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.728 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.627 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.521 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.410 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.302 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.221 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.987 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.796 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.713 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.641 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.548 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.487 | 
     | RegFile/\memory_reg[5][5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\memory_reg[5][6] /CK 
Endpoint:   RegFile/\memory_reg[5][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.119
= Slack Time                    7.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.084 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.015 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.952 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.722 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.387 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.145 | 
     | RegFile/\memory_reg[5][6]             | RN ^       | SDFFRQX2M | 1.051 | 0.058 |   4.119 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.084 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.055 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.018 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.940 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.832 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.728 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.627 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.522 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.411 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.303 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.221 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.988 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.796 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.713 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.641 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.548 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.487 | 
     | RegFile/\memory_reg[5][6] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.599 |   -5.485 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\memory_reg[6][6] /CK 
Endpoint:   RegFile/\memory_reg[6][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.119
= Slack Time                    7.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.085 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.015 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.953 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.723 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.388 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.145 | 
     | RegFile/\memory_reg[6][6]             | RN ^       | SDFFRQX2M | 1.051 | 0.058 |   4.119 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.085 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.055 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.018 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.940 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.833 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.729 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.627 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.522 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.411 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.303 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.222 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.988 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.797 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.713 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.641 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.549 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.488 | 
     | RegFile/\memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.599 |   -5.485 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\memory_reg[4][6] /CK 
Endpoint:   RegFile/\memory_reg[4][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.119
= Slack Time                    7.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.085 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.016 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.953 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.723 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.388 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.146 | 
     | RegFile/\memory_reg[4][6]             | RN ^       | SDFFRQX2M | 1.051 | 0.058 |   4.119 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.085 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.055 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.019 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.940 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.833 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.729 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.628 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.523 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.411 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.303 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.222 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.989 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.797 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.714 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.642 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.549 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.488 | 
     | RegFile/\memory_reg[4][6] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.600 |   -5.485 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\memory_reg[5][4] /CK 
Endpoint:   RegFile/\memory_reg[5][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.206
- Arrival Time                  4.120
= Slack Time                    7.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.086 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.016 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.954 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.724 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.389 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.146 | 
     | RegFile/\memory_reg[5][4]             | RN ^       | SDFFRQX2M | 1.051 | 0.059 |   4.120 |   11.206 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.086 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.056 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.019 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.941 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.834 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.730 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.628 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.523 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.412 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.304 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.223 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.989 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.798 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.714 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.642 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.550 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.489 | 
     | RegFile/\memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -5.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\memory_reg[4][5] /CK 
Endpoint:   RegFile/\memory_reg[4][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.118
= Slack Time                    7.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.086 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.016 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.954 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.724 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.389 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.146 | 
     | RegFile/\memory_reg[4][5]             | RN ^       | SDFFRQX2M | 1.052 | 0.057 |   4.118 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.086 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.056 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.019 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.941 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.834 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.730 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.628 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.523 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.412 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.304 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.223 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.989 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.798 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.714 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.642 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.550 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -5.489 | 
     | RegFile/\memory_reg[4][5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -5.486 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\memory_reg[4][2] /CK 
Endpoint:   RegFile/\memory_reg[4][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  4.116
= Slack Time                    7.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.089 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.019 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.957 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.727 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.392 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.149 | 
     | RegFile/\memory_reg[4][2]             | RN ^       | SDFFRQX2M | 1.052 | 0.055 |   4.116 |   11.205 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.089 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.059 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.022 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.944 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.837 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.733 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.631 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.526 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.415 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.307 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.226 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.992 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.801 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.717 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.645 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.553 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.492 | 
     | RegFile/\memory_reg[4][2] | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.601 |   -5.488 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\memory_reg[4][7] /CK 
Endpoint:   RegFile/\memory_reg[4][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.114
= Slack Time                    7.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.089 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.020 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.957 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.727 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.392 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.150 | 
     | RegFile/\memory_reg[4][7]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.114 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.089 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.059 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.023 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.944 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.837 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.733 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.632 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.526 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.415 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.307 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.226 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.993 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.801 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.718 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.646 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.553 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.492 | 
     | RegFile/\memory_reg[4][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.599 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\memory_reg[7][0] /CK 
Endpoint:   RegFile/\memory_reg[7][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.598
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.202
- Arrival Time                  4.113
= Slack Time                    7.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.089 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.020 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.957 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.727 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.392 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.150 | 
     | RegFile/\memory_reg[7][0]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.113 |   11.202 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.089 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.059 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.023 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.944 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.837 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.733 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.632 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.526 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.415 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.307 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.226 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.993 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.801 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.718 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.646 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.553 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.492 | 
     | RegFile/\memory_reg[7][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.001 |   1.598 |   -5.491 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\memory_reg[3][0] /CK 
Endpoint:   RegFile/\memory_reg[3][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.113
= Slack Time                    7.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.089 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.020 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.957 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.727 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.392 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.150 | 
     | RegFile/\memory_reg[3][0]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.113 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.089 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.060 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.023 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.945 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.837 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.733 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.632 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.527 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.415 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.308 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.226 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.993 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.801 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.718 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.646 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.553 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.492 | 
     | RegFile/\memory_reg[3][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.599 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\memory_reg[7][1] /CK 
Endpoint:   RegFile/\memory_reg[7][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  4.114
= Slack Time                    7.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.090 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.020 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.958 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.728 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.393 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.150 | 
     | RegFile/\memory_reg[7][1]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.114 |   11.203 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.090 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.060 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.023 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.945 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.838 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.734 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.632 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.527 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.416 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.308 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.227 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.993 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.802 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.718 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.647 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.554 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -5.491 | 
     | RegFile/\memory_reg[7][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.599 |   -5.491 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\memory_reg[6][1] /CK 
Endpoint:   RegFile/\memory_reg[6][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.114
= Slack Time                    7.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.091 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.021 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.959 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.729 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.394 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.151 | 
     | RegFile/\memory_reg[6][1]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.114 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.091 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.061 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.024 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.946 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.839 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.735 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.633 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.528 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.417 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.309 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.228 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.994 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.803 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.719 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.648 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.555 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.494 | 
     | RegFile/\memory_reg[6][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.601 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\memory_reg[5][2] /CK 
Endpoint:   RegFile/\memory_reg[5][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  4.114
= Slack Time                    7.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.091 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.021 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.959 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.729 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.394 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.151 | 
     | RegFile/\memory_reg[5][2]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.114 |   11.205 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.091 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.061 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.024 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.946 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.839 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.735 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.633 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.528 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.417 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.309 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.228 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.994 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.803 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.719 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.648 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.555 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.494 | 
     | RegFile/\memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.601 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\memory_reg[6][0] /CK 
Endpoint:   RegFile/\memory_reg[6][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.113
= Slack Time                    7.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.091 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.021 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.959 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.729 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.394 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.152 | 
     | RegFile/\memory_reg[6][0]             | RN ^       | SDFFRQX2M | 1.052 | 0.052 |   4.113 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.091 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.061 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.024 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.946 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.839 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.735 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.633 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.528 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.417 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.309 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.228 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.994 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.803 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.719 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.648 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.555 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.494 | 
     | RegFile/\memory_reg[6][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.600 |   -5.491 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\memory_reg[2][1] /CK 
Endpoint:   RegFile/\memory_reg[2][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  4.113
= Slack Time                    7.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.092 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.022 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.960 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.730 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.395 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.153 | 
     | RegFile/\memory_reg[2][1]             | RN ^       | SDFFRQX2M | 1.052 | 0.052 |   4.113 |   11.205 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.092 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.062 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.025 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.947 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.840 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.736 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.634 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.529 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.418 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.310 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.229 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.995 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.804 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.720 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.649 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.556 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.494 | 
     | RegFile/\memory_reg[2][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.601 |   -5.491 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\memory_reg[7][3] /CK 
Endpoint:   RegFile/\memory_reg[7][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  4.114
= Slack Time                    7.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.092 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.022 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.960 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.730 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.395 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.153 | 
     | RegFile/\memory_reg[7][3]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.114 |   11.205 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.092 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.062 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.025 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.947 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.840 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.736 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.634 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.529 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.418 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.310 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.229 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.995 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.804 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.720 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.649 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.556 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.495 | 
     | RegFile/\memory_reg[7][3] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\memory_reg[5][3] /CK 
Endpoint:   RegFile/\memory_reg[5][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  4.114
= Slack Time                    7.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.092 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.022 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.960 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.730 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.395 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.153 | 
     | RegFile/\memory_reg[5][3]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.114 |   11.205 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.092 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.062 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.026 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.947 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.840 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.736 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.635 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.529 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.418 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.310 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.229 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.995 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.804 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.721 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.649 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.556 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.495 | 
     | RegFile/\memory_reg[5][3] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\memory_reg[5][0] /CK 
Endpoint:   RegFile/\memory_reg[5][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.206
- Arrival Time                  4.114
= Slack Time                    7.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.092 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.023 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.960 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.730 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.395 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.153 | 
     | RegFile/\memory_reg[5][0]             | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   4.114 |   11.206 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.092 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.062 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.026 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.947 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.840 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.736 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.635 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.529 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.418 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.310 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.229 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.996 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.804 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.721 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.649 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.556 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.495 | 
     | RegFile/\memory_reg[5][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\memory_reg[3][1] /CK 
Endpoint:   RegFile/\memory_reg[3][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  4.112
= Slack Time                    7.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    7.092 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.285 | 0.930 |   0.931 |    8.023 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.231 | 0.938 |   1.868 |    8.960 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.095 | 0.770 |   2.638 |    9.730 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   3.303 |   10.395 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.050 | 0.758 |   4.061 |   11.153 | 
     | RegFile/\memory_reg[3][1]             | RN ^       | SDFFRQX2M | 1.052 | 0.051 |   4.112 |   11.204 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.092 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -7.062 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -7.026 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -6.947 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -6.840 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -6.736 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -6.635 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -6.529 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -6.418 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -6.310 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -6.229 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -5.996 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -5.804 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -5.721 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -5.649 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -5.556 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -5.495 | 
     | RegFile/\memory_reg[3][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.600 |   -5.492 | 
     +------------------------------------------------------------------------------------------+ 

