// Copyright (C) 2026 ZylxEmu Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

using ZylxEmu.HLE;
using ZylxEmu.ShaderCompiler;

namespace ZylxEmu.Libs.Agc;

/// <summary>
/// AGC embedded vertex metadata. Locates
/// PtrVertexBufferTable / PtrVertexAttribDescTable and builds authoritative
/// attribute layouts that draw translation merges onto IR-discovered fetches.
/// </summary>
internal static class AgcVertexMetadata
{
    private const ushort IllegalDirectOffset = 0xFFFF;
    private const ulong ShaderUserDataOffset = 0x08;
    private const ulong ShaderInputSemanticsOffset = 0x30;
    private const ulong ShaderNumInputSemanticsOffset = 0x50;

    internal enum AgcDirectResourceType : uint
    {
        PtrVertexBufferTable = 8,
        PtrVertexAttribDescTable = 10,
        Last = PtrVertexAttribDescTable,
    }

    internal readonly record struct VertexTableRegisters(
        int VertexBufferReg,
        int VertexAttribReg,
        uint InputSemanticsCount,
        ulong InputSemanticsAddress);

    /// <summary>
    /// One AGC attrib-table resource.
    /// Representation: <see cref="SharpBase"/> is the V# base; attribute byte
    /// offset is applied as <see cref="OffsetBytes"/> (Vulkan bind offset),
    /// not folded into the base — avoids double-counting when the IR prolog
    /// already bumped the sharp address.
    /// </summary>
    internal readonly record struct MetadataVertexResource(
        uint Location,
        uint Semantic,
        uint HardwareMapping,
        uint SizeInElements,
        ulong SharpBase,
        uint Stride,
        uint OffsetBytes,
        uint DataFormat,
        uint NumberFormat,
        uint ComponentCount,
        bool PerInstance);

    /// <summary>
    /// Reads AGC user-data direct-resource offsets for the ES header mapped to
    /// <paramref name="shaderCodeAddress"/>. Returns false when the header is
    /// unknown or the tables are absent (attribute-less clears).
    /// </summary>
    internal static bool TryGetVertexTableRegisters(
        CpuContext ctx,
        ulong shaderCodeAddress,
        ulong shaderHeaderAddress,
        out VertexTableRegisters registers)
    {
        registers = new VertexTableRegisters(-1, -1, 0, 0);
        if (shaderHeaderAddress == 0 ||
            !TryReadUInt64(ctx, shaderHeaderAddress + ShaderUserDataOffset, out var userDataAddress) ||
            userDataAddress == 0)
        {
            return false;
        }

        // ShaderUserData layout:
        //   0x00: uint16_t* direct_resource_offset
        //   0x08: sharp_resource_offset[4]
        //   0x28: eud_size_dw, srt_size_dw
        //   0x2C: direct_resource_count
        if (!TryReadUInt64(ctx, userDataAddress, out var directResourceOffset) ||
            !TryReadUInt16(ctx, userDataAddress + 0x2C, out var directResourceCount))
        {
            return false;
        }

        var maxTypes = (uint)AgcDirectResourceType.Last + 1u;
        if (directResourceCount > maxTypes || directResourceOffset == 0)
        {
            return false;
        }

        var vertexBufferReg = -1;
        var vertexAttribReg = -1;
        for (uint type = 0; type < directResourceCount; type++)
        {
            if (!TryReadUInt16(
                    ctx,
                    directResourceOffset + (type * sizeof(ushort)),
                    out var reg) ||
                reg == IllegalDirectOffset)
            {
                continue;
            }

            switch ((AgcDirectResourceType)type)
            {
                case AgcDirectResourceType.PtrVertexBufferTable:
                    vertexBufferReg = reg;
                    break;
                case AgcDirectResourceType.PtrVertexAttribDescTable:
                    vertexAttribReg = reg;
                    break;
            }
        }

        if (vertexBufferReg < 0 || vertexAttribReg < 0)
        {
            return false;
        }

        if (!TryReadUInt64(
                ctx,
                shaderHeaderAddress + ShaderInputSemanticsOffset,
                out var inputSemanticsAddress) ||
            !TryReadUInt32(
                ctx,
                shaderHeaderAddress + ShaderNumInputSemanticsOffset,
                out var inputSemanticsCount) ||
            inputSemanticsCount == 0 ||
            inputSemanticsAddress == 0)
        {
            return false;
        }

        registers = new VertexTableRegisters(
            vertexBufferReg,
            vertexAttribReg,
            inputSemanticsCount,
            inputSemanticsAddress);
        return true;
    }

    /// <summary>
    /// Builds attrib resources from AGC input_semantics + tables.
    /// ShaderSemantic packing:
    ///   bits [7:0]   semantic          → attrib table index
    ///   bits [15:8]  hardware_mapping  → VGPR destination
    ///   bits [19:16] size_in_elements
    /// </summary>
    internal static bool TryBuildVertexResourcesFromMetadata(
        CpuContext ctx,
        IReadOnlyList<uint> scalarRegisters,
        VertexTableRegisters tables,
        out IReadOnlyList<MetadataVertexResource> resources)
    {
        resources = Array.Empty<MetadataVertexResource>();
        if (tables.VertexAttribReg < 0 ||
            tables.VertexBufferReg < 0 ||
            tables.VertexAttribReg + 1 >= scalarRegisters.Count ||
            tables.VertexBufferReg + 1 >= scalarRegisters.Count ||
            tables.InputSemanticsCount == 0)
        {
            return false;
        }

        var attribTable =
            ((ulong)scalarRegisters[tables.VertexAttribReg + 1] << 32) |
            scalarRegisters[tables.VertexAttribReg];
        var bufferTable =
            ((ulong)scalarRegisters[tables.VertexBufferReg + 1] << 32) |
            scalarRegisters[tables.VertexBufferReg];
        if (attribTable == 0 || bufferTable == 0)
        {
            return false;
        }

        var built = new List<MetadataVertexResource>((int)tables.InputSemanticsCount);
        for (uint i = 0; i < tables.InputSemanticsCount; i++)
        {
            if (!TryReadUInt32(
                    ctx,
                    tables.InputSemanticsAddress + (i * sizeof(uint)),
                    out var semanticWord))
            {
                return false;
            }

            // Attrib index is semantic bits [7:0], not hardware_mapping.
            var semantic = semanticWord & 0xFFu;
            var hardwareMapping = (semanticWord >> 8) & 0xFFu;
            var sizeInElements = (semanticWord >> 16) & 0xFu;
            if (!TryReadUInt32(ctx, attribTable + (semantic * sizeof(uint)), out var attribWord))
            {
                return false;
            }

            // Attrib dword: buffer index [4:0], format [13:5], offset [25:14], fetch [26].
            var bufferIndex = attribWord & 0x1Fu;
            var format = (attribWord >> 5) & 0x1FFu;
            var offset = (attribWord >> 14) & 0xFFFu;
            var fetchIndex = (attribWord >> 26) & 0x1u;
            var sharpAddress = bufferTable + (bufferIndex * 16u);
            if (!TryReadUInt32(ctx, sharpAddress, out var sharp0) ||
                !TryReadUInt32(ctx, sharpAddress + 4, out var sharp1))
            {
                return false;
            }

            var sharpBase = sharp0 | ((ulong)(sharp1 & 0xFFFFu) << 32);
            var stride = (sharp1 >> 16) & 0x3FFFu;
            if (sharpBase == 0 || stride == 0)
            {
                continue;
            }

            var fallbackComponents = sizeInElements != 0 ? sizeInElements : 4u;
            var (dataFormat, numberFormat, components) =
                MapAttribFormat(format, fallbackComponents);
            built.Add(new MetadataVertexResource(
                Location: i,
                Semantic: semantic,
                HardwareMapping: hardwareMapping,
                SizeInElements: sizeInElements,
                SharpBase: sharpBase,
                Stride: stride,
                OffsetBytes: offset,
                DataFormat: dataFormat,
                NumberFormat: numberFormat,
                ComponentCount: components,
                PerInstance: fetchIndex != 0));
        }

        if (built.Count == 0)
        {
            return false;
        }

        resources = built;
        return true;
    }

    /// <summary>
    /// Patch IR-discovered fetches from the attrib table onto the V# format/offset.
    /// Prefer 1:1 Location pairing when counts match on one interleaved stream
    /// (GTA UI glyphs). Otherwise match by stride + byte offset. Never rebases
    /// BaseAddress/Data/Location/Pc/PerInstance.
    /// </summary>
    internal static IReadOnlyList<Gen5VertexInputBinding> MergeVertexInputsFromMetadata(
        CpuContext ctx,
        IReadOnlyList<uint> scalarRegisters,
        VertexTableRegisters tables,
        IReadOnlyList<Gen5VertexInputBinding> discovered)
    {
        if (discovered.Count == 0 ||
            !TryBuildVertexResourcesFromMetadata(
                ctx,
                scalarRegisters,
                tables,
                out var resources))
        {
            return discovered;
        }

        if (TryMergeByLocationPairing(discovered, resources, out var paired))
        {
            return paired;
        }

        var merged = new List<Gen5VertexInputBinding>(discovered.Count);
        var usedResources = new bool[resources.Count];
        var changed = false;
        foreach (var input in discovered)
        {
            if (!TryMatchMetadataResource(input, resources, usedResources, out var resource, out var fillOffset))
            {
                merged.Add(input);
                continue;
            }

            var refined = ApplyMetadataFormat(input, resource, fillOffset);
            changed |= refined != input;
            merged.Add(refined);
        }

        return changed ? merged : discovered;
    }

    /// <summary>
    /// When discovery and metadata describe the same interleaved stream with
    /// equal attribute counts, pair by sorted Location (semantic order).
    /// Keeps each binding's Pc/Location for SPIR-V; overlays format + offset.
    /// </summary>
    private static bool TryMergeByLocationPairing(
        IReadOnlyList<Gen5VertexInputBinding> discovered,
        IReadOnlyList<MetadataVertexResource> resources,
        out IReadOnlyList<Gen5VertexInputBinding> merged)
    {
        merged = discovered;
        if (discovered.Count != resources.Count || discovered.Count == 0)
        {
            return false;
        }

        var orderedInputs = discovered.OrderBy(static input => input.Location).ToArray();
        var orderedResources = resources.OrderBy(static resource => resource.Location).ToArray();
        var streamBase = orderedResources[0].SharpBase;
        var streamStride = orderedResources[0].Stride;
        for (var index = 0; index < orderedResources.Length; index++)
        {
            var resource = orderedResources[index];
            var input = orderedInputs[index];
            if (resource.SharpBase != streamBase ||
                resource.Stride != streamStride ||
                (input.Stride != 0 && input.Stride != streamStride) ||
                !IsSameVertexStream(input, resource))
            {
                return false;
            }
        }

        var byPc = new Dictionary<uint, Gen5VertexInputBinding>(discovered.Count);
        var changed = false;
        for (var index = 0; index < orderedInputs.Length; index++)
        {
            var input = orderedInputs[index];
            var resource = orderedResources[index];
            var fillOffset = input.BaseAddress == resource.SharpBase ||
                             IsAddressInsideCapturedSpan(input, resource.SharpBase);
            var refined = ApplyMetadataFormat(input, resource, fillOffset);
            changed |= refined != input;
            byPc[input.Pc] = refined;
        }

        if (!changed)
        {
            return false;
        }

        var result = new Gen5VertexInputBinding[discovered.Count];
        for (var index = 0; index < discovered.Count; index++)
        {
            result[index] = byPc[discovered[index].Pc];
        }

        merged = result;
        return true;
    }

    private static Gen5VertexInputBinding ApplyMetadataFormat(
        Gen5VertexInputBinding input,
        MetadataVertexResource resource,
        bool fillOffsetBytes)
    {
        var components = input.ComponentCount != 0 &&
                         input.ComponentCount < resource.ComponentCount
            ? input.ComponentCount
            : resource.ComponentCount;

        return input with
        {
            DataFormat = resource.DataFormat,
            NumberFormat = resource.NumberFormat,
            ComponentCount = components,
            OffsetBytes = fillOffsetBytes ? resource.OffsetBytes : input.OffsetBytes,
        };
    }

    /// <summary>
    /// Legacy entry point — forwards to <see cref="MergeVertexInputsFromMetadata"/>.
    /// </summary>
    internal static IReadOnlyList<Gen5VertexInputBinding> RefineVertexInputs(
        CpuContext ctx,
        IReadOnlyList<uint> scalarRegisters,
        VertexTableRegisters tables,
        IReadOnlyList<Gen5VertexInputBinding> discovered) =>
        MergeVertexInputsFromMetadata(ctx, scalarRegisters, tables, discovered);

    /// <summary>
    /// Collects SBufferLoad / SLoad PCs that read the AGC attrib or buffer
    /// tables (embedded-fetch prolog). Those loads are executed on the
    /// CPU during scalar evaluation; once vertex inputs are bound they must
    /// not run again as live SSBOs on the GPU.
    /// </summary>
    internal static HashSet<uint> CollectFetchPrologPcs(
        Gen5ShaderProgram program,
        VertexTableRegisters tables)
    {
        var pcs = new HashSet<uint>();
        if (tables.VertexAttribReg < 0 || tables.VertexBufferReg < 0)
        {
            return pcs;
        }

        var tableRegs = new HashSet<uint>
        {
            (uint)tables.VertexAttribReg,
            (uint)tables.VertexAttribReg + 1u,
            (uint)tables.VertexBufferReg,
            (uint)tables.VertexBufferReg + 1u,
        };

        foreach (var instruction in program.Instructions)
        {
            var isScalarLoad =
                instruction.Opcode.StartsWith("SBufferLoad", StringComparison.Ordinal) ||
                instruction.Opcode.StartsWith("SLoad", StringComparison.Ordinal);
            if (!isScalarLoad)
            {
                continue;
            }

            // SMEM loads encode the scalar base pointer in Sources[0].
            if (instruction.Sources.Count > 0 &&
                instruction.Sources[0] is
                {
                    Kind: Gen5OperandKind.ScalarRegister,
                    Value: var scalarBase,
                } &&
                tableRegs.Contains(scalarBase))
            {
                pcs.Add(instruction.Pc);
                continue;
            }

            if (instruction.Control is Gen5BufferMemoryControl buffer &&
                tableRegs.Contains(buffer.ScalarResource))
            {
                pcs.Add(instruction.Pc);
            }
        }

        return pcs;
    }

    private static bool TryMatchMetadataResource(
        Gen5VertexInputBinding input,
        IReadOnlyList<MetadataVertexResource> resources,
        bool[] usedResources,
        out MetadataVertexResource resource,
        out bool fillOffsetBytes)
    {
        resource = default;
        fillOffsetBytes = false;
        var bestScore = int.MinValue;
        var bestIndex = -1;
        var bestFillOffset = false;
        for (var index = 0; index < resources.Count; index++)
        {
            if (usedResources[index])
            {
                continue;
            }

            var candidate = resources[index];
            if (candidate.Stride != 0 &&
                input.Stride != 0 &&
                candidate.Stride != input.Stride)
            {
                continue;
            }

            if (!IsSameVertexStream(input, candidate))
            {
                continue;
            }

            var attrAddress = candidate.SharpBase + candidate.OffsetBytes;
            var score = int.MinValue;
            var fillOffset = false;

            // Post-capture interleaved: shared BaseAddress, distinct OffsetBytes.
            if (input.OffsetBytes == candidate.OffsetBytes &&
                (input.BaseAddress == candidate.SharpBase ||
                 IsAddressInsideCapturedSpan(input, candidate.SharpBase)))
            {
                score = 400;
            }
            // IR prolog baked attrib offset into the V# base.
            else if (input.BaseAddress == attrAddress)
            {
                score = 350;
            }
            // Discovery never saw the attrib offset — only safe when this
            // resource's offset uniquely identifies it among unused entries.
            else if (input.BaseAddress == candidate.SharpBase &&
                     input.OffsetBytes == 0 &&
                     candidate.OffsetBytes != 0 &&
                     IsUniqueUnusedOffset(resources, usedResources, candidate.OffsetBytes, index))
            {
                score = 300;
                fillOffset = true;
            }
            else if (input.BaseAddress == candidate.SharpBase &&
                     input.OffsetBytes == 0 &&
                     candidate.OffsetBytes == 0)
            {
                score = 250;
            }

            if (score > bestScore)
            {
                bestScore = score;
                bestIndex = index;
                bestFillOffset = fillOffset;
            }
        }

        // Require an offset-aware match. Bare SharpBase ties (score 250) are
        // only accepted when a single unused resource remains for that stream.
        if (bestIndex < 0 || bestScore < 300)
        {
            if (bestIndex < 0 || bestScore < 250)
            {
                return false;
            }

            var unusedSameStream = 0;
            for (var index = 0; index < resources.Count; index++)
            {
                if (!usedResources[index] && IsSameVertexStream(input, resources[index]))
                {
                    unusedSameStream++;
                }
            }

            if (unusedSameStream != 1)
            {
                return false;
            }
        }

        usedResources[bestIndex] = true;
        resource = resources[bestIndex];
        fillOffsetBytes = bestFillOffset;
        return true;
    }

    private static bool IsSameVertexStream(
        Gen5VertexInputBinding input,
        MetadataVertexResource resource)
    {
        if (input.BaseAddress == resource.SharpBase ||
            input.BaseAddress == resource.SharpBase + resource.OffsetBytes)
        {
            return true;
        }

        return IsAddressInsideCapturedSpan(input, resource.SharpBase);
    }

    private static bool IsAddressInsideCapturedSpan(
        Gen5VertexInputBinding input,
        ulong address) =>
        input.DataLength > 0 &&
        address >= input.BaseAddress &&
        address < input.BaseAddress + (ulong)input.DataLength;

    private static bool IsUniqueUnusedOffset(
        IReadOnlyList<MetadataVertexResource> resources,
        bool[] usedResources,
        uint offsetBytes,
        int candidateIndex)
    {
        for (var index = 0; index < resources.Count; index++)
        {
            if (index == candidateIndex || usedResources[index])
            {
                continue;
            }

            if (resources[index].OffsetBytes == offsetBytes)
            {
                return false;
            }
        }

        return true;
    }

    /// <summary>
    /// Attrib-table format
    /// fields are VertexAttribFormat; V# / Vulkan paths need BufferFormat.
    /// Unknown values pass through (already BufferFormat).
    /// </summary>
    private static uint VertexAttribFormatToBufferFormat(uint format) =>
        format switch
        {
            0 => 0,     // Invalid
            4 => 1,     // k8UNorm
            8 => 2,     // k8SNorm
            12 => 3,    // k8UScaled
            16 => 4,    // k8SScaled
            20 => 5,    // k8UInt
            24 => 6,    // k8SInt
            28 => 7,    // k16UNorm
            32 => 8,    // k16SNorm
            36 => 9,    // k16UScaled
            40 => 10,   // k16SScaled
            44 => 11,   // k16UInt
            48 => 12,   // k16SInt
            52 => 13,   // k16Float
            57 => 14,   // k8_8UNorm
            61 => 15,   // k8_8SNorm
            65 => 16,   // k8_8UScaled
            69 => 17,   // k8_8SScaled
            73 => 18,   // k8_8UInt
            77 => 19,   // k8_8SInt
            80 => 20,   // k32UInt
            84 => 21,   // k32SInt
            88 => 22,   // k32Float
            93 => 23,   // k16_16UNorm
            97 => 24,   // k16_16SNorm
            101 => 25,  // k16_16UScaled
            105 => 26,  // k16_16SScaled
            109 => 27,  // k16_16UInt
            113 => 28,  // k16_16SInt
            117 => 29,  // k16_16Float
            122 => 30,  // k11_11_10UNorm
            126 => 31,
            130 => 32,
            134 => 33,
            138 => 34,
            142 => 35,
            146 => 36,
            150 => 37,  // k10_11_11UNorm
            154 => 38,
            158 => 39,
            162 => 40,
            166 => 41,
            170 => 42,
            174 => 43,
            179 => 44,  // k2_10_10_10UNorm
            183 => 45,
            187 => 46,
            191 => 47,
            195 => 48,
            199 => 49,
            203 => 50,  // k10_10_10_2UNorm
            207 => 51,
            211 => 52,
            215 => 53,
            219 => 54,
            223 => 55,
            227 => 56,  // k8_8_8_8UNorm
            231 => 57,
            235 => 58,
            239 => 59,
            243 => 60,
            247 => 61,
            249 => 62,  // k32_32UInt
            253 => 63,
            257 => 64,  // k32_32Float
            263 => 65,  // k16_16_16_16UNorm
            267 => 66,
            271 => 67,
            275 => 68,
            279 => 69,
            283 => 70,
            287 => 71,  // k16_16_16_16Float
            290 => 72,  // k32_32_32UInt
            294 => 73,
            298 => 74,
            303 => 75,  // k32_32_32_32UInt
            307 => 76,
            311 => 77,  // k32_32_32_32Float
            _ => format,
        };

    /// <summary>
    /// Maps Prospero attrib-table formats onto GNM (DataFormat, NumberFormat,
    /// Components) for <c>ToVkVertexFormat</c>. Accepts VertexAttribFormat
    /// or BufferFormat (pass-through). NumberFormat: 0 Unorm, 1 SNorm,
    /// 2 UScaled, 3 SScaled, 4 UInt, 5 SInt, 7 Float.
    /// </summary>
    private static (uint DataFormat, uint NumberFormat, uint Components) MapAttribFormat(
        uint attribFormat,
        uint fallbackComponents)
    {
        // Prospero VertexAttribFormat quirks before BufferFormat conversion.
        if (attribFormat == 113)
        {
            return (14, 7, 4); // R32G32B32A32_SFLOAT
        }

        if (attribFormat == 121)
        {
            return (5, 7, 2); // R16G16_SFLOAT
        }

        var bufferFormat = VertexAttribFormatToBufferFormat(attribFormat);

        // Prospero::BufferFormat numeric values (gpu_defs.h).
        return bufferFormat switch
        {
            1 => (1, 0, 1),   // k8UNorm
            2 => (1, 1, 1),   // k8SNorm
            3 => (1, 2, 1),   // k8UScaled
            4 => (1, 3, 1),   // k8SScaled
            5 => (1, 4, 1),   // k8UInt
            6 => (1, 5, 1),   // k8SInt
            7 => (2, 0, 1),   // k16UNorm
            8 => (2, 1, 1),   // k16SNorm
            9 => (2, 2, 1),   // k16UScaled
            10 => (2, 3, 1),  // k16SScaled
            11 => (2, 4, 1),  // k16UInt
            12 => (2, 5, 1),  // k16SInt
            13 => (2, 7, 1),  // k16Float
            14 => (3, 0, 2),  // k8_8UNorm
            15 => (3, 1, 2),  // k8_8SNorm
            16 => (3, 2, 2),  // k8_8UScaled
            17 => (3, 3, 2),  // k8_8SScaled
            18 => (3, 4, 2),  // k8_8UInt
            19 => (3, 5, 2),  // k8_8SInt
            20 => (4, 4, 1),  // k32UInt
            21 => (4, 5, 1),  // k32SInt
            22 => (4, 7, 1),  // k32Float
            23 => (5, 0, 2),  // k16_16UNorm
            24 => (5, 1, 2),  // k16_16SNorm
            25 => (5, 2, 2),  // k16_16UScaled
            26 => (5, 3, 2),  // k16_16SScaled
            27 => (5, 4, 2),  // k16_16UInt
            28 => (5, 5, 2),  // k16_16SInt
            29 => (5, 7, 2),  // k16_16Float
            50 => (9, 0, 4),  // k10_10_10_2UNorm
            51 => (9, 1, 4),  // k10_10_10_2SNorm
            56 => (10, 0, 4), // k8_8_8_8UNorm
            57 => (10, 1, 4), // k8_8_8_8SNorm
            58 => (10, 2, 4), // k8_8_8_8UScaled
            59 => (10, 3, 4), // k8_8_8_8SScaled
            60 => (10, 4, 4), // k8_8_8_8UInt
            61 => (10, 5, 4), // k8_8_8_8SInt
            62 => (11, 4, 2), // k32_32UInt
            63 => (11, 5, 2), // k32_32SInt
            64 => (11, 7, 2), // k32_32Float
            65 => (12, 0, 4), // k16_16_16_16UNorm
            66 => (12, 1, 4), // k16_16_16_16SNorm
            67 => (12, 2, 4), // k16_16_16_16UScaled
            68 => (12, 3, 4), // k16_16_16_16SScaled
            69 => (12, 4, 4), // k16_16_16_16UInt
            70 => (12, 5, 4), // k16_16_16_16SInt
            71 => (12, 7, 4), // k16_16_16_16Float
            72 => (13, 4, 3), // k32_32_32UInt
            73 => (13, 5, 3), // k32_32_32SInt
            74 => (13, 7, 3), // k32_32_32Float
            75 => (14, 4, 4), // k32_32_32_32UInt
            76 => (14, 5, 4), // k32_32_32_32SInt
            77 => (14, 7, 4), // k32_32_32_32Float
            _ => (14, 7, Math.Clamp(fallbackComponents, 1u, 4u)),
        };
    }

    private static bool TryReadUInt16(CpuContext ctx, ulong address, out ushort value)
    {
        Span<byte> buffer = stackalloc byte[2];
        if (!ctx.Memory.TryRead(address, buffer))
        {
            value = 0;
            return false;
        }

        value = System.Buffers.Binary.BinaryPrimitives.ReadUInt16LittleEndian(buffer);
        return true;
    }

    private static bool TryReadUInt32(CpuContext ctx, ulong address, out uint value)
    {
        Span<byte> buffer = stackalloc byte[4];
        if (!ctx.Memory.TryRead(address, buffer))
        {
            value = 0;
            return false;
        }

        value = System.Buffers.Binary.BinaryPrimitives.ReadUInt32LittleEndian(buffer);
        return true;
    }

    private static bool TryReadUInt64(CpuContext ctx, ulong address, out ulong value)
    {
        Span<byte> buffer = stackalloc byte[8];
        if (!ctx.Memory.TryRead(address, buffer))
        {
            value = 0;
            return false;
        }

        value = System.Buffers.Binary.BinaryPrimitives.ReadUInt64LittleEndian(buffer);
        return true;
    }
}
