#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 14 09:10:36 2022
# Process ID: 14992
# Current directory: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5392 C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.xpr
# Log file: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/vivado.log
# Journal file: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 656.570 ; gain = 67.629
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Jun 14 09:11:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/synth_1/runme.log
[Tue Jun 14 09:11:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/impl_1/runme.log
ipx::open_ipxact_file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
set_property core_revision 39 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi4stream_vip:1.1 - axi4stream_vip_0
Adding component instance block -- xilinx.com:ip:axi4stream_vip:1.1 - axi4stream_vip_1
Adding component instance block -- xilinx.com:user:AXI_FIFO:1.0 - AXI_FIFO_0
Successfully read diagram <design_1> from BD file <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.203 ; gain = 0.000
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
set_property core_revision 40 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 38 to revision 40
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_1 .
Exporting to file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_AXI_FIFO_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 design_1_AXI_FIFO_0_0_synth_1
[Tue Jun 14 09:21:52 2022] Launched design_1_AXI_FIFO_0_0_synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_AXI_FIFO_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files -ipstatic_source_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/modelsim} {questa=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/questa} {riviera=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/riviera} {activehdl=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Jun 14 09:23:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/synth_1/runme.log
set_property core_revision 41 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
set_property core_revision 42 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 40 to revision 42
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_1 .
Exporting to file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_AXI_FIFO_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 design_1_AXI_FIFO_0_0_synth_1
[Tue Jun 14 09:31:03 2022] Launched design_1_AXI_FIFO_0_0_synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_AXI_FIFO_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files -ipstatic_source_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/modelsim} {questa=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/questa} {riviera=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/riviera} {activehdl=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Jun 14 09:32:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ipshared/a368/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_AXI_FIFO_0_0/sim/design_1_AXI_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AXI_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1811.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/rd_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/ready_gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 100000ns
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
$finish called at time : 49600001 ps : File "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1838.332 ; gain = 27.070
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/design_1_wrapper/design_1_i/AXI_FIFO_0/inst}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
$finish called at time : 49600001 ps : File "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.332 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
$finish called at time : 49400001 ps : File "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1838.332 ; gain = 0.000
set_property core_revision 43 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
set_property core_revision 44 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_AXI_FIFO_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 42 to revision 44
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_1 .
Exporting to file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_AXI_FIFO_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 design_1_AXI_FIFO_0_0_synth_1
[Tue Jun 14 09:40:26 2022] Launched design_1_AXI_FIFO_0_0_synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_AXI_FIFO_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files -ipstatic_source_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/modelsim} {questa=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/questa} {riviera=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/riviera} {activehdl=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Jun 14 09:41:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/synth_1/runme.log
relaunch_sim
boost::filesystem::remove: Proces nie mo¿e uzyskaæ dostêpu do pliku, poniewa¿ jest on u¿ywany przez inny proces: "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: Proces nie mo¿e uzyskaæ dostêpu do pliku, poniewa¿ jest on u¿ywany przez inny proces: "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
boost::filesystem::remove: Proces nie mo¿e uzyskaæ dostêpu do pliku, poniewa¿ jest on u¿ywany przez inny proces: "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: Proces nie mo¿e uzyskaæ dostêpu do pliku, poniewa¿ jest on u¿ywany przez inny proces: "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ipshared/d759/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_AXI_FIFO_0_0/sim/design_1_AXI_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AXI_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
$finish called at time : 49400001 ps : File "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1838.332 ; gain = 0.000
set_property core_revision 45 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
set_property core_revision 46 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_AXI_FIFO_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 44 to revision 46
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_1 .
Exporting to file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_AXI_FIFO_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 design_1_AXI_FIFO_0_0_synth_1
[Tue Jun 14 09:51:01 2022] Launched design_1_AXI_FIFO_0_0_synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_AXI_FIFO_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files -ipstatic_source_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/modelsim} {questa=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/questa} {riviera=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/riviera} {activehdl=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ipshared/01cc/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_AXI_FIFO_0_0/sim/design_1_AXI_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AXI_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
$finish called at time : 49400001 ps : File "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1838.332 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/design_1_wrapper/design_1_i/AXI_FIFO_0/inst/FIFO_input_buff_nxt}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xelab -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9a4d0a8189074604875d62925afe5d67 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L xil_defaultlib -L axi4stream_vip_v1_1_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xil_defaultlib.AXI_FIFO
Compiling module xil_defaultlib.design_1_AXI_FIFO_0_0
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DATA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_0_0
Compiling module axi4stream_vip_v1_1_5.axi4stream_vip_v1_1_5_top(C_AXI4...
Compiling module xil_defaultlib.design_1_axi4stream_vip_1_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//AXI_FIFO_0/oAXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/design_1_wrapper/design_1_i//axi4stream_vip_1/S_AXIS
WARNING: [Wavedata 42-559] Protocol instance "/tb/design_1_wrapper/design_1_i//AXI_FIFO_0/iAXI" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb.design_1_wrapper.design_1_i.axi4stream_vip_1.inst
$finish called at time : 49400001 ps : File "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" Line 78
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1838.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Jun 14 09:55:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 09:56:55 2022...
