$date
	Sun Oct 23 09:25:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#917203
b10100 !
1"
#917206
b10100 &
b10100 %
1$
#917207
0"
#917210
b1010 &
b1010 %
#917214
b101 &
b101 %
#917218
b10000 &
b10000 %
#917222
b1000 &
b1000 %
#917226
b100 &
b100 %
#917230
b10 &
b10 %
#917234
b1 &
b1 %
1#
#917238
b0 &
0#
b0 %
0$
#1843527
b1110 !
1"
#1843530
b1110 &
b1110 %
1$
#1843531
0"
#1843534
b111 &
b111 %
#1843538
b10110 &
b10110 %
#1843542
b1011 &
b1011 %
#1843546
b100010 &
b100010 %
#1843550
b10001 &
b10001 %
#1843554
b110100 &
b110100 %
#1843558
b11010 &
b11010 %
#1843562
b1101 &
b1101 %
#1843566
b101000 &
b101000 %
#1843570
b10100 &
b10100 %
#1843574
b1010 &
b1010 %
#1843578
b101 &
b101 %
#1843582
b10000 &
b10000 %
#1843586
b1000 &
b1000 %
#1843590
b100 &
b100 %
#1843594
b10 &
b10 %
#1843598
b1 &
1#
b1 %
#1843602
b0 &
b0 %
0#
0$
#2863375
b11000 !
1"
#2863378
b11000 &
b11000 %
1$
#2863379
0"
#2863382
b1100 &
b1100 %
#2863386
b110 &
b110 %
#2863390
b11 &
b11 %
#2863394
b1010 &
b1010 %
#2863398
b101 &
b101 %
#2863402
b10000 &
b10000 %
#2863406
b1000 &
b1000 %
#2863410
b100 &
b100 %
#2863414
b10 &
b10 %
#2863418
b1 &
b1 %
1#
#2863422
b0 &
0#
b0 %
0$
#4500012
