// Seed: 4028411627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  genvar id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd45,
    parameter id_4 = 32'd58
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  logic [-1 : id_4] id_10;
  logic [-1 : id_3] id_11 = -1;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10,
      id_9,
      id_5,
      id_9,
      id_7,
      id_10
  );
endmodule
