INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task2/Exam2Debuggin_task2.srcs/sources_1/imports/4-bit-counter-II/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task2/Exam2Debuggin_task2.srcs/sim_1/imports/new/t1_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t1_sim
