
Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000961c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080097ec  080097ec  0000a7ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800989c  0800989c  0000b164  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800989c  0800989c  0000a89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098a4  080098a4  0000b164  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098a4  080098a4  0000a8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098a8  080098a8  0000a8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000164  20000000  080098ac  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f10  20000164  08009a10  0000b164  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002074  08009a10  0000c074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b164  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001896b  00000000  00000000  0000b194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b05  00000000  00000000  00023aff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001430  00000000  00000000  00027608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f8e  00000000  00000000  00028a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002874a  00000000  00000000  000299c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f0c  00000000  00000000  00052110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e06bc  00000000  00000000  0006c01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0014c6d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059b0  00000000  00000000  0014c760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00152110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000164 	.word	0x20000164
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080097d4 	.word	0x080097d4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000168 	.word	0x20000168
 800020c:	080097d4 	.word	0x080097d4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e0:	f000 fc9e 	bl	8000f20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e4:	f000 f836 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e8:	f000 f9b0 	bl	800094c <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 80005ec:	f000 f8b4 	bl	8000758 <_ZL12MX_ADC1_Initv>
  MX_I2C2_Init();
 80005f0:	f000 f90e 	bl	8000810 <_ZL12MX_I2C2_Initv>
  MX_SPI1_Init();
 80005f4:	f000 f940 	bl	8000878 <_ZL12MX_SPI1_Initv>
  MX_UART4_Init();
 80005f8:	f000 f97a 	bl	80008f0 <_ZL13MX_UART4_Initv>
  MX_USB_DEVICE_Init();
 80005fc:	f007 fe4a 	bl	8008294 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  usbTxBufferLen = snprintf((char*)usbTxBuffer, USB_BUF_LEN, "Hello from STM32!\r\n");
 8000600:	4a10      	ldr	r2, [pc, #64]	@ (8000644 <main+0x68>)
 8000602:	2180      	movs	r1, #128	@ 0x80
 8000604:	4810      	ldr	r0, [pc, #64]	@ (8000648 <main+0x6c>)
 8000606:	f008 fc31 	bl	8008e6c <sniprintf>
 800060a:	4603      	mov	r3, r0
 800060c:	b29a      	uxth	r2, r3
 800060e:	4b0f      	ldr	r3, [pc, #60]	@ (800064c <main+0x70>)
 8000610:	801a      	strh	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    usbTxBufferLen = snprintf((char*)usbTxBuffer, USB_BUF_LEN, "%lu\r\n", HAL_GetTick());
 8000612:	f000 fceb 	bl	8000fec <HAL_GetTick>
 8000616:	4603      	mov	r3, r0
 8000618:	4a0d      	ldr	r2, [pc, #52]	@ (8000650 <main+0x74>)
 800061a:	2180      	movs	r1, #128	@ 0x80
 800061c:	480a      	ldr	r0, [pc, #40]	@ (8000648 <main+0x6c>)
 800061e:	f008 fc25 	bl	8008e6c <sniprintf>
 8000622:	4603      	mov	r3, r0
 8000624:	b29a      	uxth	r2, r3
 8000626:	4b09      	ldr	r3, [pc, #36]	@ (800064c <main+0x70>)
 8000628:	801a      	strh	r2, [r3, #0]
    CDC_Transmit_FS(usbTxBuffer, usbTxBufferLen);
 800062a:	4b08      	ldr	r3, [pc, #32]	@ (800064c <main+0x70>)
 800062c:	881b      	ldrh	r3, [r3, #0]
 800062e:	4619      	mov	r1, r3
 8000630:	4805      	ldr	r0, [pc, #20]	@ (8000648 <main+0x6c>)
 8000632:	f007 ff3d 	bl	80084b0 <CDC_Transmit_FS>
    HAL_Delay(1000);
 8000636:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800063a:	f000 fce3 	bl	8001004 <HAL_Delay>
    usbTxBufferLen = snprintf((char*)usbTxBuffer, USB_BUF_LEN, "%lu\r\n", HAL_GetTick());
 800063e:	bf00      	nop
 8000640:	e7e7      	b.n	8000612 <main+0x36>
 8000642:	bf00      	nop
 8000644:	080097ec 	.word	0x080097ec
 8000648:	200002bc 	.word	0x200002bc
 800064c:	2000033c 	.word	0x2000033c
 8000650:	08009800 	.word	0x08009800

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	@ 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 031c 	add.w	r3, r7, #28
 800065e:	2234      	movs	r2, #52	@ 0x34
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f008 fc38 	bl	8008ed8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 0308 	add.w	r3, r7, #8
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b34      	ldr	r3, [pc, #208]	@ (8000750 <SystemClock_Config+0xfc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a33      	ldr	r2, [pc, #204]	@ (8000750 <SystemClock_Config+0xfc>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b31      	ldr	r3, [pc, #196]	@ (8000750 <SystemClock_Config+0xfc>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000694:	2300      	movs	r3, #0
 8000696:	603b      	str	r3, [r7, #0]
 8000698:	4b2e      	ldr	r3, [pc, #184]	@ (8000754 <SystemClock_Config+0x100>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a2d      	ldr	r2, [pc, #180]	@ (8000754 <SystemClock_Config+0x100>)
 800069e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b2b      	ldr	r3, [pc, #172]	@ (8000754 <SystemClock_Config+0x100>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006ac:	603b      	str	r3, [r7, #0]
 80006ae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b0:	2301      	movs	r3, #1
 80006b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006b8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ba:	2302      	movs	r3, #2
 80006bc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006c4:	2304      	movs	r3, #4
 80006c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80006c8:	23b4      	movs	r3, #180	@ 0xb4
 80006ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006cc:	2302      	movs	r3, #2
 80006ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80006d0:	2309      	movs	r3, #9
 80006d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006d4:	2302      	movs	r3, #2
 80006d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 031c 	add.w	r3, r7, #28
 80006dc:	4618      	mov	r0, r3
 80006de:	f003 fc8d 	bl	8003ffc <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	bf14      	ite	ne
 80006e8:	2301      	movne	r3, #1
 80006ea:	2300      	moveq	r3, #0
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80006f2:	f000 f9fd 	bl	8000af0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006f6:	f002 fdbd 	bl	8003274 <HAL_PWREx_EnableOverDrive>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	bf14      	ite	ne
 8000700:	2301      	movne	r3, #1
 8000702:	2300      	moveq	r3, #0
 8000704:	b2db      	uxtb	r3, r3
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800070a:	f000 f9f1 	bl	8000af0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070e:	230f      	movs	r3, #15
 8000710:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000712:	2302      	movs	r3, #2
 8000714:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000716:	2300      	movs	r3, #0
 8000718:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800071a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800071e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000720:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000724:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000726:	f107 0308 	add.w	r3, r7, #8
 800072a:	2105      	movs	r1, #5
 800072c:	4618      	mov	r0, r3
 800072e:	f002 fdf1 	bl	8003314 <HAL_RCC_ClockConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	bf14      	ite	ne
 8000738:	2301      	movne	r3, #1
 800073a:	2300      	moveq	r3, #0
 800073c:	b2db      	uxtb	r3, r3
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000742:	f000 f9d5 	bl	8000af0 <Error_Handler>
  }
}
 8000746:	bf00      	nop
 8000748:	3750      	adds	r7, #80	@ 0x50
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40023800 	.word	0x40023800
 8000754:	40007000 	.word	0x40007000

08000758 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800075e:	463b      	mov	r3, r7
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800076a:	4b26      	ldr	r3, [pc, #152]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 800076c:	4a26      	ldr	r2, [pc, #152]	@ (8000808 <_ZL12MX_ADC1_Initv+0xb0>)
 800076e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000770:	4b24      	ldr	r3, [pc, #144]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 8000772:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000776:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000778:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 800077a:	2200      	movs	r2, #0
 800077c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800077e:	4b21      	ldr	r3, [pc, #132]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000784:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 8000786:	2200      	movs	r2, #0
 8000788:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800078a:	4b1e      	ldr	r3, [pc, #120]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 800078c:	2200      	movs	r2, #0
 800078e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000792:	4b1c      	ldr	r3, [pc, #112]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 8000794:	2200      	movs	r2, #0
 8000796:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000798:	4b1a      	ldr	r3, [pc, #104]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 800079a:	4a1c      	ldr	r2, [pc, #112]	@ (800080c <_ZL12MX_ADC1_Initv+0xb4>)
 800079c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079e:	4b19      	ldr	r3, [pc, #100]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007a4:	4b17      	ldr	r3, [pc, #92]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 80007a6:	2201      	movs	r2, #1
 80007a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007aa:	4b16      	ldr	r3, [pc, #88]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007b2:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007b8:	4812      	ldr	r0, [pc, #72]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 80007ba:	f000 fc47 	bl	800104c <HAL_ADC_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	bf14      	ite	ne
 80007c4:	2301      	movne	r3, #1
 80007c6:	2300      	moveq	r3, #0
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 80007ce:	f000 f98f 	bl	8000af0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80007d2:	2303      	movs	r3, #3
 80007d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007d6:	2301      	movs	r3, #1
 80007d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007de:	463b      	mov	r3, r7
 80007e0:	4619      	mov	r1, r3
 80007e2:	4808      	ldr	r0, [pc, #32]	@ (8000804 <_ZL12MX_ADC1_Initv+0xac>)
 80007e4:	f000 fc76 	bl	80010d4 <HAL_ADC_ConfigChannel>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	bf14      	ite	ne
 80007ee:	2301      	movne	r3, #1
 80007f0:	2300      	moveq	r3, #0
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 80007f8:	f000 f97a 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	3710      	adds	r7, #16
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000180 	.word	0x20000180
 8000808:	40012000 	.word	0x40012000
 800080c:	0f000001 	.word	0x0f000001

08000810 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000814:	4b15      	ldr	r3, [pc, #84]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 8000816:	4a16      	ldr	r2, [pc, #88]	@ (8000870 <_ZL12MX_I2C2_Initv+0x60>)
 8000818:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800081a:	4b14      	ldr	r3, [pc, #80]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 800081c:	4a15      	ldr	r2, [pc, #84]	@ (8000874 <_ZL12MX_I2C2_Initv+0x64>)
 800081e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000820:	4b12      	ldr	r3, [pc, #72]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000826:	4b11      	ldr	r3, [pc, #68]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 8000828:	2200      	movs	r2, #0
 800082a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 800082e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000832:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000834:	4b0d      	ldr	r3, [pc, #52]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 8000836:	2200      	movs	r2, #0
 8000838:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800083a:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000840:	4b0a      	ldr	r3, [pc, #40]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 8000842:	2200      	movs	r2, #0
 8000844:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 8000848:	2200      	movs	r2, #0
 800084a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800084c:	4807      	ldr	r0, [pc, #28]	@ (800086c <_ZL12MX_I2C2_Initv+0x5c>)
 800084e:	f001 f92f 	bl	8001ab0 <HAL_I2C_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	bf14      	ite	ne
 8000858:	2301      	movne	r3, #1
 800085a:	2300      	moveq	r3, #0
 800085c:	b2db      	uxtb	r3, r3
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 8000862:	f000 f945 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	200001c8 	.word	0x200001c8
 8000870:	40005800 	.word	0x40005800
 8000874:	000186a0 	.word	0x000186a0

08000878 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800087c:	4b1a      	ldr	r3, [pc, #104]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 800087e:	4a1b      	ldr	r2, [pc, #108]	@ (80008ec <_ZL12MX_SPI1_Initv+0x74>)
 8000880:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000882:	4b19      	ldr	r3, [pc, #100]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 8000884:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000888:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800088a:	4b17      	ldr	r3, [pc, #92]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000890:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000896:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800089c:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 800089e:	2200      	movs	r2, #0
 80008a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008a2:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 80008a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008aa:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008b0:	4b0d      	ldr	r3, [pc, #52]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008b6:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008bc:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 80008be:	2200      	movs	r2, #0
 80008c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008c2:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 80008c4:	220a      	movs	r2, #10
 80008c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008c8:	4807      	ldr	r0, [pc, #28]	@ (80008e8 <_ZL12MX_SPI1_Initv+0x70>)
 80008ca:	f003 fe35 	bl	8004538 <HAL_SPI_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	bf14      	ite	ne
 80008d4:	2301      	movne	r3, #1
 80008d6:	2300      	moveq	r3, #0
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 80008de:	f000 f907 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	2000021c 	.word	0x2000021c
 80008ec:	40013000 	.word	0x40013000

080008f0 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80008f4:	4b13      	ldr	r3, [pc, #76]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 80008f6:	4a14      	ldr	r2, [pc, #80]	@ (8000948 <_ZL13MX_UART4_Initv+0x58>)
 80008f8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80008fa:	4b12      	ldr	r3, [pc, #72]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 80008fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000900:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000902:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000908:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800090e:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000914:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 8000916:	220c      	movs	r2, #12
 8000918:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091a:	4b0a      	ldr	r3, [pc, #40]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000920:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 8000922:	2200      	movs	r2, #0
 8000924:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000926:	4807      	ldr	r0, [pc, #28]	@ (8000944 <_ZL13MX_UART4_Initv+0x54>)
 8000928:	f003 fe8f 	bl	800464a <HAL_UART_Init>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	bf14      	ite	ne
 8000932:	2301      	movne	r3, #1
 8000934:	2300      	moveq	r3, #0
 8000936:	b2db      	uxtb	r3, r3
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 800093c:	f000 f8d8 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000940:	bf00      	nop
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000274 	.word	0x20000274
 8000948:	40004c00 	.word	0x40004c00

0800094c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08a      	sub	sp, #40	@ 0x28
 8000950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000952:	f107 0314 	add.w	r3, r7, #20
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
 8000960:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
 8000966:	4b5d      	ldr	r3, [pc, #372]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	4a5c      	ldr	r2, [pc, #368]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 800096c:	f043 0304 	orr.w	r3, r3, #4
 8000970:	6313      	str	r3, [r2, #48]	@ 0x30
 8000972:	4b5a      	ldr	r3, [pc, #360]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	f003 0304 	and.w	r3, r3, #4
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	4b56      	ldr	r3, [pc, #344]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	4a55      	ldr	r2, [pc, #340]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 8000988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800098c:	6313      	str	r3, [r2, #48]	@ 0x30
 800098e:	4b53      	ldr	r3, [pc, #332]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	4b4f      	ldr	r3, [pc, #316]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a4e      	ldr	r2, [pc, #312]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b4c      	ldr	r3, [pc, #304]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b48      	ldr	r3, [pc, #288]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	4a47      	ldr	r2, [pc, #284]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009c0:	f043 0302 	orr.w	r3, r3, #2
 80009c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c6:	4b45      	ldr	r3, [pc, #276]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b41      	ldr	r3, [pc, #260]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a40      	ldr	r2, [pc, #256]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009dc:	f043 0308 	orr.w	r3, r3, #8
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b3e      	ldr	r3, [pc, #248]	@ (8000adc <_ZL12MX_GPIO_Initv+0x190>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f003 0308 	and.w	r3, r3, #8
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 80009ee:	2200      	movs	r2, #0
 80009f0:	f246 018e 	movw	r1, #24718	@ 0x608e
 80009f4:	483a      	ldr	r0, [pc, #232]	@ (8000ae0 <_ZL12MX_GPIO_Initv+0x194>)
 80009f6:	f001 f841 	bl	8001a7c <HAL_GPIO_WritePin>
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 80009fa:	2200      	movs	r2, #0
 80009fc:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 8000a00:	4838      	ldr	r0, [pc, #224]	@ (8000ae4 <_ZL12MX_GPIO_Initv+0x198>)
 8000a02:	f001 f83b 	bl	8001a7c <HAL_GPIO_WritePin>
                          |FLASH_WP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI_CS1_Pin LORA_DIO0_Pin PYRO3_TRIGGER_Pin PRYO2_TRIGGER_Pin
                           PRYO1_TRIGGER_Pin LORA_RESET_Pin */
  GPIO_InitStruct.Pin = SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 8000a06:	f246 038e 	movw	r3, #24718	@ 0x608e
 8000a0a:	617b      	str	r3, [r7, #20]
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4830      	ldr	r0, [pc, #192]	@ (8000ae0 <_ZL12MX_GPIO_Initv+0x194>)
 8000a20:	f000 fe98 	bl	8001754 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8000a24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a2a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4829      	ldr	r0, [pc, #164]	@ (8000ae0 <_ZL12MX_GPIO_Initv+0x194>)
 8000a3c:	f000 fe8a 	bl	8001754 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO3_Pin SERVO2_Pin SERVO1_Pin */
  GPIO_InitStruct.Pin = SERVO3_Pin|SERVO2_Pin|SERVO1_Pin;
 8000a40:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a46:	2302      	movs	r3, #2
 8000a48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000a52:	2301      	movs	r3, #1
 8000a54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a56:	f107 0314 	add.w	r3, r7, #20
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4822      	ldr	r0, [pc, #136]	@ (8000ae8 <_ZL12MX_GPIO_Initv+0x19c>)
 8000a5e:	f000 fe79 	bl	8001754 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 8000a62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a68:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	4619      	mov	r1, r3
 8000a78:	481b      	ldr	r0, [pc, #108]	@ (8000ae8 <_ZL12MX_GPIO_Initv+0x19c>)
 8000a7a:	f000 fe6b 	bl	8001754 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT2_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin;
 8000a7e:	2304      	movs	r3, #4
 8000a80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a82:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	4619      	mov	r1, r3
 8000a92:	4816      	ldr	r0, [pc, #88]	@ (8000aec <_ZL12MX_GPIO_Initv+0x1a0>)
 8000a94:	f000 fe5e 	bl	8001754 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin BARO_CS_Pin FLASH_CS_Pin FLASH_RESET_Pin
                           FLASH_WP_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 8000a98:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 8000a9c:	617b      	str	r3, [r7, #20]
                          |FLASH_WP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aaa:	f107 0314 	add.w	r3, r7, #20
 8000aae:	4619      	mov	r1, r3
 8000ab0:	480c      	ldr	r0, [pc, #48]	@ (8000ae4 <_ZL12MX_GPIO_Initv+0x198>)
 8000ab2:	f000 fe4f 	bl	8001754 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_INT_Pin */
  GPIO_InitStruct.Pin = GPS_INT_Pin;
 8000ab6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000abc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	4619      	mov	r1, r3
 8000acc:	4805      	ldr	r0, [pc, #20]	@ (8000ae4 <_ZL12MX_GPIO_Initv+0x198>)
 8000ace:	f000 fe41 	bl	8001754 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3728      	adds	r7, #40	@ 0x28
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40020800 	.word	0x40020800
 8000ae4:	40020400 	.word	0x40020400
 8000ae8:	40020000 	.word	0x40020000
 8000aec:	40020c00 	.word	0x40020c00

08000af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af4:	b672      	cpsid	i
}
 8000af6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <Error_Handler+0x8>

08000afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	4b10      	ldr	r3, [pc, #64]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b12:	4b0d      	ldr	r3, [pc, #52]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	603b      	str	r3, [r7, #0]
 8000b22:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b26:	4a08      	ldr	r2, [pc, #32]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800

08000b4c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	@ 0x28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a17      	ldr	r2, [pc, #92]	@ (8000bc8 <HAL_ADC_MspInit+0x7c>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d127      	bne.n	8000bbe <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b76:	4a15      	ldr	r2, [pc, #84]	@ (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b7e:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b92:	4a0e      	ldr	r2, [pc, #56]	@ (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <HAL_ADC_MspInit+0x80>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = PYRO2_CONT_Pin|PYRO1_CONT_Pin|PYRO_ARMED_Pin|PYRO3_CONT_Pin;
 8000ba6:	230f      	movs	r3, #15
 8000ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000baa:	2303      	movs	r3, #3
 8000bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb2:	f107 0314 	add.w	r3, r7, #20
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4805      	ldr	r0, [pc, #20]	@ (8000bd0 <HAL_ADC_MspInit+0x84>)
 8000bba:	f000 fdcb 	bl	8001754 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000bbe:	bf00      	nop
 8000bc0:	3728      	adds	r7, #40	@ 0x28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40012000 	.word	0x40012000
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	40020000 	.word	0x40020000

08000bd4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	@ 0x28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a29      	ldr	r2, [pc, #164]	@ (8000c98 <HAL_I2C_MspInit+0xc4>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d14b      	bne.n	8000c8e <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
 8000bfa:	4b28      	ldr	r3, [pc, #160]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	4a27      	ldr	r2, [pc, #156]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c06:	4b25      	ldr	r3, [pc, #148]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	4a20      	ldr	r2, [pc, #128]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000c1c:	f043 0304 	orr.w	r3, r3, #4
 8000c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c22:	4b1e      	ldr	r3, [pc, #120]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	f003 0304 	and.w	r3, r3, #4
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c34:	2312      	movs	r3, #18
 8000c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c40:	2304      	movs	r3, #4
 8000c42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4815      	ldr	r0, [pc, #84]	@ (8000ca0 <HAL_I2C_MspInit+0xcc>)
 8000c4c:	f000 fd82 	bl	8001754 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c56:	2312      	movs	r3, #18
 8000c58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c62:	2304      	movs	r3, #4
 8000c64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c66:	f107 0314 	add.w	r3, r7, #20
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	480d      	ldr	r0, [pc, #52]	@ (8000ca4 <HAL_I2C_MspInit+0xd0>)
 8000c6e:	f000 fd71 	bl	8001754 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	60bb      	str	r3, [r7, #8]
 8000c76:	4b09      	ldr	r3, [pc, #36]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7a:	4a08      	ldr	r2, [pc, #32]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000c7c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c82:	4b06      	ldr	r3, [pc, #24]	@ (8000c9c <HAL_I2C_MspInit+0xc8>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c8a:	60bb      	str	r3, [r7, #8]
 8000c8c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000c8e:	bf00      	nop
 8000c90:	3728      	adds	r7, #40	@ 0x28
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40005800 	.word	0x40005800
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40020400 	.word	0x40020400
 8000ca4:	40020800 	.word	0x40020800

08000ca8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08a      	sub	sp, #40	@ 0x28
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
 8000cbc:	60da      	str	r2, [r3, #12]
 8000cbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a19      	ldr	r2, [pc, #100]	@ (8000d2c <HAL_SPI_MspInit+0x84>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d12b      	bne.n	8000d22 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	4b18      	ldr	r3, [pc, #96]	@ (8000d30 <HAL_SPI_MspInit+0x88>)
 8000cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd2:	4a17      	ldr	r2, [pc, #92]	@ (8000d30 <HAL_SPI_MspInit+0x88>)
 8000cd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cda:	4b15      	ldr	r3, [pc, #84]	@ (8000d30 <HAL_SPI_MspInit+0x88>)
 8000cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ce2:	613b      	str	r3, [r7, #16]
 8000ce4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	4b11      	ldr	r3, [pc, #68]	@ (8000d30 <HAL_SPI_MspInit+0x88>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cee:	4a10      	ldr	r2, [pc, #64]	@ (8000d30 <HAL_SPI_MspInit+0x88>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d30 <HAL_SPI_MspInit+0x88>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000d02:	23e0      	movs	r3, #224	@ 0xe0
 8000d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d06:	2302      	movs	r3, #2
 8000d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d12:	2305      	movs	r3, #5
 8000d14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d16:	f107 0314 	add.w	r3, r7, #20
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4805      	ldr	r0, [pc, #20]	@ (8000d34 <HAL_SPI_MspInit+0x8c>)
 8000d1e:	f000 fd19 	bl	8001754 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000d22:	bf00      	nop
 8000d24:	3728      	adds	r7, #40	@ 0x28
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40013000 	.word	0x40013000
 8000d30:	40023800 	.word	0x40023800
 8000d34:	40020000 	.word	0x40020000

08000d38 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08a      	sub	sp, #40	@ 0x28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a19      	ldr	r2, [pc, #100]	@ (8000dbc <HAL_UART_MspInit+0x84>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d12c      	bne.n	8000db4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	4b18      	ldr	r3, [pc, #96]	@ (8000dc0 <HAL_UART_MspInit+0x88>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d62:	4a17      	ldr	r2, [pc, #92]	@ (8000dc0 <HAL_UART_MspInit+0x88>)
 8000d64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d6a:	4b15      	ldr	r3, [pc, #84]	@ (8000dc0 <HAL_UART_MspInit+0x88>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	4b11      	ldr	r3, [pc, #68]	@ (8000dc0 <HAL_UART_MspInit+0x88>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	4a10      	ldr	r2, [pc, #64]	@ (8000dc0 <HAL_UART_MspInit+0x88>)
 8000d80:	f043 0304 	orr.w	r3, r3, #4
 8000d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d86:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc0 <HAL_UART_MspInit+0x88>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	f003 0304 	and.w	r3, r3, #4
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d92:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da0:	2303      	movs	r3, #3
 8000da2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000da4:	2308      	movs	r3, #8
 8000da6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4619      	mov	r1, r3
 8000dae:	4805      	ldr	r0, [pc, #20]	@ (8000dc4 <HAL_UART_MspInit+0x8c>)
 8000db0:	f000 fcd0 	bl	8001754 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8000db4:	bf00      	nop
 8000db6:	3728      	adds	r7, #40	@ 0x28
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40004c00 	.word	0x40004c00
 8000dc0:	40023800 	.word	0x40023800
 8000dc4:	40020800 	.word	0x40020800

08000dc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dcc:	bf00      	nop
 8000dce:	e7fd      	b.n	8000dcc <NMI_Handler+0x4>

08000dd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <HardFault_Handler+0x4>

08000dd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <MemManage_Handler+0x4>

08000de0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <BusFault_Handler+0x4>

08000de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <UsageFault_Handler+0x4>

08000df0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e02:	bf00      	nop
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e1e:	f000 f8d1 	bl	8000fc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000e2c:	4802      	ldr	r0, [pc, #8]	@ (8000e38 <OTG_FS_IRQHandler+0x10>)
 8000e2e:	f001 f8ce 	bl	8001fce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20001828 	.word	0x20001828

08000e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e44:	4a14      	ldr	r2, [pc, #80]	@ (8000e98 <_sbrk+0x5c>)
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <_sbrk+0x60>)
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e50:	4b13      	ldr	r3, [pc, #76]	@ (8000ea0 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d102      	bne.n	8000e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e58:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <_sbrk+0x64>)
 8000e5a:	4a12      	ldr	r2, [pc, #72]	@ (8000ea4 <_sbrk+0x68>)
 8000e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ea0 <_sbrk+0x64>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d207      	bcs.n	8000e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e6c:	f008 f83c 	bl	8008ee8 <__errno>
 8000e70:	4603      	mov	r3, r0
 8000e72:	220c      	movs	r2, #12
 8000e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e7a:	e009      	b.n	8000e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e82:	4b07      	ldr	r3, [pc, #28]	@ (8000ea0 <_sbrk+0x64>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4413      	add	r3, r2
 8000e8a:	4a05      	ldr	r2, [pc, #20]	@ (8000ea0 <_sbrk+0x64>)
 8000e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20020000 	.word	0x20020000
 8000e9c:	00000400 	.word	0x00000400
 8000ea0:	20000340 	.word	0x20000340
 8000ea4:	20002078 	.word	0x20002078

08000ea8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <SystemInit+0x20>)
 8000eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eb2:	4a05      	ldr	r2, [pc, #20]	@ (8000ec8 <SystemInit+0x20>)
 8000eb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ecc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f04 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ed0:	f7ff ffea 	bl	8000ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ed4:	480c      	ldr	r0, [pc, #48]	@ (8000f08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ed6:	490d      	ldr	r1, [pc, #52]	@ (8000f0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000edc:	e002      	b.n	8000ee4 <LoopCopyDataInit>

08000ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee2:	3304      	adds	r3, #4

08000ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee8:	d3f9      	bcc.n	8000ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eea:	4a0a      	ldr	r2, [pc, #40]	@ (8000f14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000eec:	4c0a      	ldr	r4, [pc, #40]	@ (8000f18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef0:	e001      	b.n	8000ef6 <LoopFillZerobss>

08000ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef4:	3204      	adds	r2, #4

08000ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef8:	d3fb      	bcc.n	8000ef2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000efa:	f007 fffb 	bl	8008ef4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000efe:	f7ff fb6d 	bl	80005dc <main>
  bx  lr    
 8000f02:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f0c:	20000164 	.word	0x20000164
  ldr r2, =_sidata
 8000f10:	080098ac 	.word	0x080098ac
  ldr r2, =_sbss
 8000f14:	20000164 	.word	0x20000164
  ldr r4, =_ebss
 8000f18:	20002074 	.word	0x20002074

08000f1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f1c:	e7fe      	b.n	8000f1c <ADC_IRQHandler>
	...

08000f20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f24:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <HAL_Init+0x40>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0d      	ldr	r2, [pc, #52]	@ (8000f60 <HAL_Init+0x40>)
 8000f2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f30:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <HAL_Init+0x40>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a0a      	ldr	r2, [pc, #40]	@ (8000f60 <HAL_Init+0x40>)
 8000f36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f3c:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <HAL_Init+0x40>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a07      	ldr	r2, [pc, #28]	@ (8000f60 <HAL_Init+0x40>)
 8000f42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f48:	2003      	movs	r0, #3
 8000f4a:	f000 fbc1 	bl	80016d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f4e:	200f      	movs	r0, #15
 8000f50:	f000 f808 	bl	8000f64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f54:	f7ff fdd2 	bl	8000afc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40023c00 	.word	0x40023c00

08000f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_InitTick+0x54>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <HAL_InitTick+0x58>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	4619      	mov	r1, r3
 8000f76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 fbd9 	bl	800173a <HAL_SYSTICK_Config>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e00e      	b.n	8000fb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b0f      	cmp	r3, #15
 8000f96:	d80a      	bhi.n	8000fae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	6879      	ldr	r1, [r7, #4]
 8000f9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fa0:	f000 fba1 	bl	80016e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fa4:	4a06      	ldr	r2, [pc, #24]	@ (8000fc0 <HAL_InitTick+0x5c>)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000faa:	2300      	movs	r3, #0
 8000fac:	e000      	b.n	8000fb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000000 	.word	0x20000000
 8000fbc:	20000008 	.word	0x20000008
 8000fc0:	20000004 	.word	0x20000004

08000fc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <HAL_IncTick+0x20>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <HAL_IncTick+0x24>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	4a04      	ldr	r2, [pc, #16]	@ (8000fe8 <HAL_IncTick+0x24>)
 8000fd6:	6013      	str	r3, [r2, #0]
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	20000008 	.word	0x20000008
 8000fe8:	20000344 	.word	0x20000344

08000fec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff0:	4b03      	ldr	r3, [pc, #12]	@ (8001000 <HAL_GetTick+0x14>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	20000344 	.word	0x20000344

08001004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800100c:	f7ff ffee 	bl	8000fec <HAL_GetTick>
 8001010:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800101c:	d005      	beq.n	800102a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800101e:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <HAL_Delay+0x44>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	461a      	mov	r2, r3
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4413      	add	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800102a:	bf00      	nop
 800102c:	f7ff ffde 	bl	8000fec <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	68fa      	ldr	r2, [r7, #12]
 8001038:	429a      	cmp	r2, r3
 800103a:	d8f7      	bhi.n	800102c <HAL_Delay+0x28>
  {
  }
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000008 	.word	0x20000008

0800104c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001054:	2300      	movs	r3, #0
 8001056:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e033      	b.n	80010ca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001066:	2b00      	cmp	r3, #0
 8001068:	d109      	bne.n	800107e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff fd6e 	bl	8000b4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2200      	movs	r2, #0
 800107a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001082:	f003 0310 	and.w	r3, r3, #16
 8001086:	2b00      	cmp	r3, #0
 8001088:	d118      	bne.n	80010bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800108e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001092:	f023 0302 	bic.w	r3, r3, #2
 8001096:	f043 0202 	orr.w	r2, r3, #2
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f000 f94a 	bl	8001338 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2200      	movs	r2, #0
 80010a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ae:	f023 0303 	bic.w	r3, r3, #3
 80010b2:	f043 0201 	orr.w	r2, r3, #1
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80010ba:	e001      	b.n	80010c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80010de:	2300      	movs	r3, #0
 80010e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d101      	bne.n	80010f0 <HAL_ADC_ConfigChannel+0x1c>
 80010ec:	2302      	movs	r3, #2
 80010ee:	e113      	b.n	8001318 <HAL_ADC_ConfigChannel+0x244>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2201      	movs	r2, #1
 80010f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b09      	cmp	r3, #9
 80010fe:	d925      	bls.n	800114c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	68d9      	ldr	r1, [r3, #12]
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	b29b      	uxth	r3, r3
 800110c:	461a      	mov	r2, r3
 800110e:	4613      	mov	r3, r2
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	4413      	add	r3, r2
 8001114:	3b1e      	subs	r3, #30
 8001116:	2207      	movs	r2, #7
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	43da      	mvns	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	400a      	ands	r2, r1
 8001124:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	68d9      	ldr	r1, [r3, #12]
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	689a      	ldr	r2, [r3, #8]
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	b29b      	uxth	r3, r3
 8001136:	4618      	mov	r0, r3
 8001138:	4603      	mov	r3, r0
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	4403      	add	r3, r0
 800113e:	3b1e      	subs	r3, #30
 8001140:	409a      	lsls	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	430a      	orrs	r2, r1
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	e022      	b.n	8001192 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	6919      	ldr	r1, [r3, #16]
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	b29b      	uxth	r3, r3
 8001158:	461a      	mov	r2, r3
 800115a:	4613      	mov	r3, r2
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	4413      	add	r3, r2
 8001160:	2207      	movs	r2, #7
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	43da      	mvns	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	400a      	ands	r2, r1
 800116e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	6919      	ldr	r1, [r3, #16]
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	b29b      	uxth	r3, r3
 8001180:	4618      	mov	r0, r3
 8001182:	4603      	mov	r3, r0
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	4403      	add	r3, r0
 8001188:	409a      	lsls	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	430a      	orrs	r2, r1
 8001190:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b06      	cmp	r3, #6
 8001198:	d824      	bhi.n	80011e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	4613      	mov	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	4413      	add	r3, r2
 80011aa:	3b05      	subs	r3, #5
 80011ac:	221f      	movs	r2, #31
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43da      	mvns	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	400a      	ands	r2, r1
 80011ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	4618      	mov	r0, r3
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685a      	ldr	r2, [r3, #4]
 80011ce:	4613      	mov	r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	4413      	add	r3, r2
 80011d4:	3b05      	subs	r3, #5
 80011d6:	fa00 f203 	lsl.w	r2, r0, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	430a      	orrs	r2, r1
 80011e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80011e2:	e04c      	b.n	800127e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	2b0c      	cmp	r3, #12
 80011ea:	d824      	bhi.n	8001236 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	4613      	mov	r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	4413      	add	r3, r2
 80011fc:	3b23      	subs	r3, #35	@ 0x23
 80011fe:	221f      	movs	r2, #31
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43da      	mvns	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	400a      	ands	r2, r1
 800120c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	b29b      	uxth	r3, r3
 800121a:	4618      	mov	r0, r3
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	4613      	mov	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	4413      	add	r3, r2
 8001226:	3b23      	subs	r3, #35	@ 0x23
 8001228:	fa00 f203 	lsl.w	r2, r0, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	430a      	orrs	r2, r1
 8001232:	631a      	str	r2, [r3, #48]	@ 0x30
 8001234:	e023      	b.n	800127e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685a      	ldr	r2, [r3, #4]
 8001240:	4613      	mov	r3, r2
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	4413      	add	r3, r2
 8001246:	3b41      	subs	r3, #65	@ 0x41
 8001248:	221f      	movs	r2, #31
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	43da      	mvns	r2, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	400a      	ands	r2, r1
 8001256:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	b29b      	uxth	r3, r3
 8001264:	4618      	mov	r0, r3
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685a      	ldr	r2, [r3, #4]
 800126a:	4613      	mov	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	4413      	add	r3, r2
 8001270:	3b41      	subs	r3, #65	@ 0x41
 8001272:	fa00 f203 	lsl.w	r2, r0, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	430a      	orrs	r2, r1
 800127c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800127e:	4b29      	ldr	r3, [pc, #164]	@ (8001324 <HAL_ADC_ConfigChannel+0x250>)
 8001280:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a28      	ldr	r2, [pc, #160]	@ (8001328 <HAL_ADC_ConfigChannel+0x254>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d10f      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x1d8>
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b12      	cmp	r3, #18
 8001292:	d10b      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001328 <HAL_ADC_ConfigChannel+0x254>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d12b      	bne.n	800130e <HAL_ADC_ConfigChannel+0x23a>
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a1c      	ldr	r2, [pc, #112]	@ (800132c <HAL_ADC_ConfigChannel+0x258>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d003      	beq.n	80012c8 <HAL_ADC_ConfigChannel+0x1f4>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b11      	cmp	r3, #17
 80012c6:	d122      	bne.n	800130e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a11      	ldr	r2, [pc, #68]	@ (800132c <HAL_ADC_ConfigChannel+0x258>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d111      	bne.n	800130e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012ea:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <HAL_ADC_ConfigChannel+0x25c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a11      	ldr	r2, [pc, #68]	@ (8001334 <HAL_ADC_ConfigChannel+0x260>)
 80012f0:	fba2 2303 	umull	r2, r3, r2, r3
 80012f4:	0c9a      	lsrs	r2, r3, #18
 80012f6:	4613      	mov	r3, r2
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	4413      	add	r3, r2
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001300:	e002      	b.n	8001308 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	3b01      	subs	r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d1f9      	bne.n	8001302 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2200      	movs	r2, #0
 8001312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001316:	2300      	movs	r3, #0
}
 8001318:	4618      	mov	r0, r3
 800131a:	3714      	adds	r7, #20
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	40012300 	.word	0x40012300
 8001328:	40012000 	.word	0x40012000
 800132c:	10000012 	.word	0x10000012
 8001330:	20000000 	.word	0x20000000
 8001334:	431bde83 	.word	0x431bde83

08001338 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001340:	4b79      	ldr	r3, [pc, #484]	@ (8001528 <ADC_Init+0x1f0>)
 8001342:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	685a      	ldr	r2, [r3, #4]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	431a      	orrs	r2, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	685a      	ldr	r2, [r3, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800136c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6859      	ldr	r1, [r3, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	021a      	lsls	r2, r3, #8
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	430a      	orrs	r2, r1
 8001380:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001390:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	6859      	ldr	r1, [r3, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689a      	ldr	r2, [r3, #8]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	430a      	orrs	r2, r1
 80013a2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	689a      	ldr	r2, [r3, #8]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80013b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6899      	ldr	r1, [r3, #8]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	68da      	ldr	r2, [r3, #12]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	430a      	orrs	r2, r1
 80013c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ca:	4a58      	ldr	r2, [pc, #352]	@ (800152c <ADC_Init+0x1f4>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d022      	beq.n	8001416 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80013de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6899      	ldr	r1, [r3, #8]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	430a      	orrs	r2, r1
 80013f0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	689a      	ldr	r2, [r3, #8]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001400:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6899      	ldr	r1, [r3, #8]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	430a      	orrs	r2, r1
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	e00f      	b.n	8001436 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	689a      	ldr	r2, [r3, #8]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001424:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001434:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	689a      	ldr	r2, [r3, #8]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f022 0202 	bic.w	r2, r2, #2
 8001444:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	6899      	ldr	r1, [r3, #8]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	7e1b      	ldrb	r3, [r3, #24]
 8001450:	005a      	lsls	r2, r3, #1
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	430a      	orrs	r2, r1
 8001458:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d01b      	beq.n	800149c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001472:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001482:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	6859      	ldr	r1, [r3, #4]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148e:	3b01      	subs	r3, #1
 8001490:	035a      	lsls	r2, r3, #13
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	430a      	orrs	r2, r1
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	e007      	b.n	80014ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80014aa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80014ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	051a      	lsls	r2, r3, #20
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	689a      	ldr	r2, [r3, #8]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80014e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	6899      	ldr	r1, [r3, #8]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80014ee:	025a      	lsls	r2, r3, #9
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	430a      	orrs	r2, r1
 80014f6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	689a      	ldr	r2, [r3, #8]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001506:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6899      	ldr	r1, [r3, #8]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	695b      	ldr	r3, [r3, #20]
 8001512:	029a      	lsls	r2, r3, #10
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	430a      	orrs	r2, r1
 800151a:	609a      	str	r2, [r3, #8]
}
 800151c:	bf00      	nop
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	40012300 	.word	0x40012300
 800152c:	0f000001 	.word	0x0f000001

08001530 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001540:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <__NVIC_SetPriorityGrouping+0x44>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001546:	68ba      	ldr	r2, [r7, #8]
 8001548:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800154c:	4013      	ands	r3, r2
 800154e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001558:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800155c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001562:	4a04      	ldr	r2, [pc, #16]	@ (8001574 <__NVIC_SetPriorityGrouping+0x44>)
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	60d3      	str	r3, [r2, #12]
}
 8001568:	bf00      	nop
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800157c:	4b04      	ldr	r3, [pc, #16]	@ (8001590 <__NVIC_GetPriorityGrouping+0x18>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	0a1b      	lsrs	r3, r3, #8
 8001582:	f003 0307 	and.w	r3, r3, #7
}
 8001586:	4618      	mov	r0, r3
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800159e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	db0b      	blt.n	80015be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	f003 021f 	and.w	r2, r3, #31
 80015ac:	4907      	ldr	r1, [pc, #28]	@ (80015cc <__NVIC_EnableIRQ+0x38>)
 80015ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b2:	095b      	lsrs	r3, r3, #5
 80015b4:	2001      	movs	r0, #1
 80015b6:	fa00 f202 	lsl.w	r2, r0, r2
 80015ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	e000e100 	.word	0xe000e100

080015d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	6039      	str	r1, [r7, #0]
 80015da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	db0a      	blt.n	80015fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	490c      	ldr	r1, [pc, #48]	@ (800161c <__NVIC_SetPriority+0x4c>)
 80015ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ee:	0112      	lsls	r2, r2, #4
 80015f0:	b2d2      	uxtb	r2, r2
 80015f2:	440b      	add	r3, r1
 80015f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f8:	e00a      	b.n	8001610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4908      	ldr	r1, [pc, #32]	@ (8001620 <__NVIC_SetPriority+0x50>)
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	3b04      	subs	r3, #4
 8001608:	0112      	lsls	r2, r2, #4
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	440b      	add	r3, r1
 800160e:	761a      	strb	r2, [r3, #24]
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000e100 	.word	0xe000e100
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001624:	b480      	push	{r7}
 8001626:	b089      	sub	sp, #36	@ 0x24
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f003 0307 	and.w	r3, r3, #7
 8001636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	f1c3 0307 	rsb	r3, r3, #7
 800163e:	2b04      	cmp	r3, #4
 8001640:	bf28      	it	cs
 8001642:	2304      	movcs	r3, #4
 8001644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3304      	adds	r3, #4
 800164a:	2b06      	cmp	r3, #6
 800164c:	d902      	bls.n	8001654 <NVIC_EncodePriority+0x30>
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	3b03      	subs	r3, #3
 8001652:	e000      	b.n	8001656 <NVIC_EncodePriority+0x32>
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001658:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	43da      	mvns	r2, r3
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	401a      	ands	r2, r3
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800166c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	fa01 f303 	lsl.w	r3, r1, r3
 8001676:	43d9      	mvns	r1, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800167c:	4313      	orrs	r3, r2
         );
}
 800167e:	4618      	mov	r0, r3
 8001680:	3724      	adds	r7, #36	@ 0x24
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
	...

0800168c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3b01      	subs	r3, #1
 8001698:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800169c:	d301      	bcc.n	80016a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800169e:	2301      	movs	r3, #1
 80016a0:	e00f      	b.n	80016c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a2:	4a0a      	ldr	r2, [pc, #40]	@ (80016cc <SysTick_Config+0x40>)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3b01      	subs	r3, #1
 80016a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016aa:	210f      	movs	r1, #15
 80016ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80016b0:	f7ff ff8e 	bl	80015d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b4:	4b05      	ldr	r3, [pc, #20]	@ (80016cc <SysTick_Config+0x40>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ba:	4b04      	ldr	r3, [pc, #16]	@ (80016cc <SysTick_Config+0x40>)
 80016bc:	2207      	movs	r2, #7
 80016be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	e000e010 	.word	0xe000e010

080016d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff ff29 	bl	8001530 <__NVIC_SetPriorityGrouping>
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b086      	sub	sp, #24
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	4603      	mov	r3, r0
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016f8:	f7ff ff3e 	bl	8001578 <__NVIC_GetPriorityGrouping>
 80016fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	68b9      	ldr	r1, [r7, #8]
 8001702:	6978      	ldr	r0, [r7, #20]
 8001704:	f7ff ff8e 	bl	8001624 <NVIC_EncodePriority>
 8001708:	4602      	mov	r2, r0
 800170a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800170e:	4611      	mov	r1, r2
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff ff5d 	bl	80015d0 <__NVIC_SetPriority>
}
 8001716:	bf00      	nop
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b082      	sub	sp, #8
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff ff31 	bl	8001594 <__NVIC_EnableIRQ>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff ffa2 	bl	800168c <SysTick_Config>
 8001748:	4603      	mov	r3, r0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001754:	b480      	push	{r7}
 8001756:	b089      	sub	sp, #36	@ 0x24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001762:	2300      	movs	r3, #0
 8001764:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001766:	2300      	movs	r3, #0
 8001768:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800176a:	2300      	movs	r3, #0
 800176c:	61fb      	str	r3, [r7, #28]
 800176e:	e165      	b.n	8001a3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001770:	2201      	movs	r2, #1
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	697a      	ldr	r2, [r7, #20]
 8001780:	4013      	ands	r3, r2
 8001782:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	429a      	cmp	r2, r3
 800178a:	f040 8154 	bne.w	8001a36 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	2b01      	cmp	r3, #1
 8001798:	d005      	beq.n	80017a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d130      	bne.n	8001808 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	2203      	movs	r2, #3
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	4013      	ands	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68da      	ldr	r2, [r3, #12]
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017dc:	2201      	movs	r2, #1
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	091b      	lsrs	r3, r3, #4
 80017f2:	f003 0201 	and.w	r2, r3, #1
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4313      	orrs	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 0303 	and.w	r3, r3, #3
 8001810:	2b03      	cmp	r3, #3
 8001812:	d017      	beq.n	8001844 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	2203      	movs	r2, #3
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4013      	ands	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f003 0303 	and.w	r3, r3, #3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d123      	bne.n	8001898 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	08da      	lsrs	r2, r3, #3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3208      	adds	r2, #8
 8001858:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800185c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	f003 0307 	and.w	r3, r3, #7
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	220f      	movs	r2, #15
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	43db      	mvns	r3, r3
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4013      	ands	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	691a      	ldr	r2, [r3, #16]
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4313      	orrs	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	08da      	lsrs	r2, r3, #3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	3208      	adds	r2, #8
 8001892:	69b9      	ldr	r1, [r7, #24]
 8001894:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	2203      	movs	r2, #3
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	4013      	ands	r3, r2
 80018ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 0203 	and.w	r2, r3, #3
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	f000 80ae 	beq.w	8001a36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b5d      	ldr	r3, [pc, #372]	@ (8001a54 <HAL_GPIO_Init+0x300>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e2:	4a5c      	ldr	r2, [pc, #368]	@ (8001a54 <HAL_GPIO_Init+0x300>)
 80018e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ea:	4b5a      	ldr	r3, [pc, #360]	@ (8001a54 <HAL_GPIO_Init+0x300>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018f6:	4a58      	ldr	r2, [pc, #352]	@ (8001a58 <HAL_GPIO_Init+0x304>)
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	089b      	lsrs	r3, r3, #2
 80018fc:	3302      	adds	r3, #2
 80018fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001902:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	f003 0303 	and.w	r3, r3, #3
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	220f      	movs	r2, #15
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43db      	mvns	r3, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4013      	ands	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a4f      	ldr	r2, [pc, #316]	@ (8001a5c <HAL_GPIO_Init+0x308>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d025      	beq.n	800196e <HAL_GPIO_Init+0x21a>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a4e      	ldr	r2, [pc, #312]	@ (8001a60 <HAL_GPIO_Init+0x30c>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d01f      	beq.n	800196a <HAL_GPIO_Init+0x216>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a4d      	ldr	r2, [pc, #308]	@ (8001a64 <HAL_GPIO_Init+0x310>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d019      	beq.n	8001966 <HAL_GPIO_Init+0x212>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a4c      	ldr	r2, [pc, #304]	@ (8001a68 <HAL_GPIO_Init+0x314>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d013      	beq.n	8001962 <HAL_GPIO_Init+0x20e>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a4b      	ldr	r2, [pc, #300]	@ (8001a6c <HAL_GPIO_Init+0x318>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d00d      	beq.n	800195e <HAL_GPIO_Init+0x20a>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a4a      	ldr	r2, [pc, #296]	@ (8001a70 <HAL_GPIO_Init+0x31c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d007      	beq.n	800195a <HAL_GPIO_Init+0x206>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a49      	ldr	r2, [pc, #292]	@ (8001a74 <HAL_GPIO_Init+0x320>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d101      	bne.n	8001956 <HAL_GPIO_Init+0x202>
 8001952:	2306      	movs	r3, #6
 8001954:	e00c      	b.n	8001970 <HAL_GPIO_Init+0x21c>
 8001956:	2307      	movs	r3, #7
 8001958:	e00a      	b.n	8001970 <HAL_GPIO_Init+0x21c>
 800195a:	2305      	movs	r3, #5
 800195c:	e008      	b.n	8001970 <HAL_GPIO_Init+0x21c>
 800195e:	2304      	movs	r3, #4
 8001960:	e006      	b.n	8001970 <HAL_GPIO_Init+0x21c>
 8001962:	2303      	movs	r3, #3
 8001964:	e004      	b.n	8001970 <HAL_GPIO_Init+0x21c>
 8001966:	2302      	movs	r3, #2
 8001968:	e002      	b.n	8001970 <HAL_GPIO_Init+0x21c>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <HAL_GPIO_Init+0x21c>
 800196e:	2300      	movs	r3, #0
 8001970:	69fa      	ldr	r2, [r7, #28]
 8001972:	f002 0203 	and.w	r2, r2, #3
 8001976:	0092      	lsls	r2, r2, #2
 8001978:	4093      	lsls	r3, r2
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	4313      	orrs	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001980:	4935      	ldr	r1, [pc, #212]	@ (8001a58 <HAL_GPIO_Init+0x304>)
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	089b      	lsrs	r3, r3, #2
 8001986:	3302      	adds	r3, #2
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800198e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	43db      	mvns	r3, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4013      	ands	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019b2:	4a31      	ldr	r2, [pc, #196]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	4313      	orrs	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019dc:	4a26      	ldr	r2, [pc, #152]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019e2:	4b25      	ldr	r3, [pc, #148]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	43db      	mvns	r3, r3
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	4013      	ands	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a06:	4a1c      	ldr	r2, [pc, #112]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a30:	4a11      	ldr	r2, [pc, #68]	@ (8001a78 <HAL_GPIO_Init+0x324>)
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	61fb      	str	r3, [r7, #28]
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	2b0f      	cmp	r3, #15
 8001a40:	f67f ae96 	bls.w	8001770 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	3724      	adds	r7, #36	@ 0x24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40013800 	.word	0x40013800
 8001a5c:	40020000 	.word	0x40020000
 8001a60:	40020400 	.word	0x40020400
 8001a64:	40020800 	.word	0x40020800
 8001a68:	40020c00 	.word	0x40020c00
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	40021400 	.word	0x40021400
 8001a74:	40021800 	.word	0x40021800
 8001a78:	40013c00 	.word	0x40013c00

08001a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	807b      	strh	r3, [r7, #2]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a8c:	787b      	ldrb	r3, [r7, #1]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a92:	887a      	ldrh	r2, [r7, #2]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a98:	e003      	b.n	8001aa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a9a:	887b      	ldrh	r3, [r7, #2]
 8001a9c:	041a      	lsls	r2, r3, #16
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	619a      	str	r2, [r3, #24]
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
	...

08001ab0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e12b      	b.n	8001d1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d106      	bne.n	8001adc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff f87c 	bl	8000bd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2224      	movs	r2, #36	@ 0x24
 8001ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f022 0201 	bic.w	r2, r2, #1
 8001af2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001b14:	f001 fcf0 	bl	80034f8 <HAL_RCC_GetPCLK1Freq>
 8001b18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	4a81      	ldr	r2, [pc, #516]	@ (8001d24 <HAL_I2C_Init+0x274>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d807      	bhi.n	8001b34 <HAL_I2C_Init+0x84>
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4a80      	ldr	r2, [pc, #512]	@ (8001d28 <HAL_I2C_Init+0x278>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	bf94      	ite	ls
 8001b2c:	2301      	movls	r3, #1
 8001b2e:	2300      	movhi	r3, #0
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	e006      	b.n	8001b42 <HAL_I2C_Init+0x92>
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	4a7d      	ldr	r2, [pc, #500]	@ (8001d2c <HAL_I2C_Init+0x27c>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	bf94      	ite	ls
 8001b3c:	2301      	movls	r3, #1
 8001b3e:	2300      	movhi	r3, #0
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e0e7      	b.n	8001d1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	4a78      	ldr	r2, [pc, #480]	@ (8001d30 <HAL_I2C_Init+0x280>)
 8001b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b52:	0c9b      	lsrs	r3, r3, #18
 8001b54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	68ba      	ldr	r2, [r7, #8]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	4a6a      	ldr	r2, [pc, #424]	@ (8001d24 <HAL_I2C_Init+0x274>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d802      	bhi.n	8001b84 <HAL_I2C_Init+0xd4>
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	3301      	adds	r3, #1
 8001b82:	e009      	b.n	8001b98 <HAL_I2C_Init+0xe8>
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001b8a:	fb02 f303 	mul.w	r3, r2, r3
 8001b8e:	4a69      	ldr	r2, [pc, #420]	@ (8001d34 <HAL_I2C_Init+0x284>)
 8001b90:	fba2 2303 	umull	r2, r3, r2, r3
 8001b94:	099b      	lsrs	r3, r3, #6
 8001b96:	3301      	adds	r3, #1
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	6812      	ldr	r2, [r2, #0]
 8001b9c:	430b      	orrs	r3, r1
 8001b9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001baa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	495c      	ldr	r1, [pc, #368]	@ (8001d24 <HAL_I2C_Init+0x274>)
 8001bb4:	428b      	cmp	r3, r1
 8001bb6:	d819      	bhi.n	8001bec <HAL_I2C_Init+0x13c>
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	1e59      	subs	r1, r3, #1
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bc6:	1c59      	adds	r1, r3, #1
 8001bc8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001bcc:	400b      	ands	r3, r1
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d00a      	beq.n	8001be8 <HAL_I2C_Init+0x138>
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	1e59      	subs	r1, r3, #1
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001be0:	3301      	adds	r3, #1
 8001be2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001be6:	e051      	b.n	8001c8c <HAL_I2C_Init+0x1dc>
 8001be8:	2304      	movs	r3, #4
 8001bea:	e04f      	b.n	8001c8c <HAL_I2C_Init+0x1dc>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d111      	bne.n	8001c18 <HAL_I2C_Init+0x168>
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	1e58      	subs	r0, r3, #1
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6859      	ldr	r1, [r3, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	440b      	add	r3, r1
 8001c02:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c06:	3301      	adds	r3, #1
 8001c08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	bf0c      	ite	eq
 8001c10:	2301      	moveq	r3, #1
 8001c12:	2300      	movne	r3, #0
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	e012      	b.n	8001c3e <HAL_I2C_Init+0x18e>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	1e58      	subs	r0, r3, #1
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6859      	ldr	r1, [r3, #4]
 8001c20:	460b      	mov	r3, r1
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	440b      	add	r3, r1
 8001c26:	0099      	lsls	r1, r3, #2
 8001c28:	440b      	add	r3, r1
 8001c2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c2e:	3301      	adds	r3, #1
 8001c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	bf0c      	ite	eq
 8001c38:	2301      	moveq	r3, #1
 8001c3a:	2300      	movne	r3, #0
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_I2C_Init+0x196>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e022      	b.n	8001c8c <HAL_I2C_Init+0x1dc>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d10e      	bne.n	8001c6c <HAL_I2C_Init+0x1bc>
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	1e58      	subs	r0, r3, #1
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6859      	ldr	r1, [r3, #4]
 8001c56:	460b      	mov	r3, r1
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	440b      	add	r3, r1
 8001c5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c60:	3301      	adds	r3, #1
 8001c62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c6a:	e00f      	b.n	8001c8c <HAL_I2C_Init+0x1dc>
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	1e58      	subs	r0, r3, #1
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6859      	ldr	r1, [r3, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	440b      	add	r3, r1
 8001c7a:	0099      	lsls	r1, r3, #2
 8001c7c:	440b      	add	r3, r1
 8001c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c82:	3301      	adds	r3, #1
 8001c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c8c:	6879      	ldr	r1, [r7, #4]
 8001c8e:	6809      	ldr	r1, [r1, #0]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	69da      	ldr	r2, [r3, #28]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001cba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6911      	ldr	r1, [r2, #16]
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	68d2      	ldr	r2, [r2, #12]
 8001cc6:	4311      	orrs	r1, r2
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	6812      	ldr	r2, [r2, #0]
 8001ccc:	430b      	orrs	r3, r1
 8001cce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	695a      	ldr	r2, [r3, #20]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f042 0201 	orr.w	r2, r2, #1
 8001cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2220      	movs	r2, #32
 8001d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	000186a0 	.word	0x000186a0
 8001d28:	001e847f 	.word	0x001e847f
 8001d2c:	003d08ff 	.word	0x003d08ff
 8001d30:	431bde83 	.word	0x431bde83
 8001d34:	10624dd3 	.word	0x10624dd3

08001d38 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af02      	add	r7, sp, #8
 8001d3e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e108      	b.n	8001f5c <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d106      	bne.n	8001d6a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f006 fcfd 	bl	8008764 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d78:	d102      	bne.n	8001d80 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f003 f83c 	bl	8004e02 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6818      	ldr	r0, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	7c1a      	ldrb	r2, [r3, #16]
 8001d92:	f88d 2000 	strb.w	r2, [sp]
 8001d96:	3304      	adds	r3, #4
 8001d98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d9a:	f002 ff1b 	bl	8004bd4 <USB_CoreInit>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d005      	beq.n	8001db0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2202      	movs	r2, #2
 8001da8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0d5      	b.n	8001f5c <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2100      	movs	r1, #0
 8001db6:	4618      	mov	r0, r3
 8001db8:	f003 f834 	bl	8004e24 <USB_SetCurrentMode>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d005      	beq.n	8001dce <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e0c6      	b.n	8001f5c <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dce:	2300      	movs	r3, #0
 8001dd0:	73fb      	strb	r3, [r7, #15]
 8001dd2:	e04a      	b.n	8001e6a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001dd4:	7bfa      	ldrb	r2, [r7, #15]
 8001dd6:	6879      	ldr	r1, [r7, #4]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	4413      	add	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	440b      	add	r3, r1
 8001de2:	3315      	adds	r3, #21
 8001de4:	2201      	movs	r2, #1
 8001de6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001de8:	7bfa      	ldrb	r2, [r7, #15]
 8001dea:	6879      	ldr	r1, [r7, #4]
 8001dec:	4613      	mov	r3, r2
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	4413      	add	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	440b      	add	r3, r1
 8001df6:	3314      	adds	r3, #20
 8001df8:	7bfa      	ldrb	r2, [r7, #15]
 8001dfa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001dfc:	7bfa      	ldrb	r2, [r7, #15]
 8001dfe:	7bfb      	ldrb	r3, [r7, #15]
 8001e00:	b298      	uxth	r0, r3
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	4613      	mov	r3, r2
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	4413      	add	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	332e      	adds	r3, #46	@ 0x2e
 8001e10:	4602      	mov	r2, r0
 8001e12:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e14:	7bfa      	ldrb	r2, [r7, #15]
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	00db      	lsls	r3, r3, #3
 8001e1c:	4413      	add	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	440b      	add	r3, r1
 8001e22:	3318      	adds	r3, #24
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001e28:	7bfa      	ldrb	r2, [r7, #15]
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	4413      	add	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	440b      	add	r3, r1
 8001e36:	331c      	adds	r3, #28
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001e3c:	7bfa      	ldrb	r2, [r7, #15]
 8001e3e:	6879      	ldr	r1, [r7, #4]
 8001e40:	4613      	mov	r3, r2
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	4413      	add	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	440b      	add	r3, r1
 8001e4a:	3320      	adds	r3, #32
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001e50:	7bfa      	ldrb	r2, [r7, #15]
 8001e52:	6879      	ldr	r1, [r7, #4]
 8001e54:	4613      	mov	r3, r2
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	4413      	add	r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	3324      	adds	r3, #36	@ 0x24
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	3301      	adds	r3, #1
 8001e68:	73fb      	strb	r3, [r7, #15]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	791b      	ldrb	r3, [r3, #4]
 8001e6e:	7bfa      	ldrb	r2, [r7, #15]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d3af      	bcc.n	8001dd4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	73fb      	strb	r3, [r7, #15]
 8001e78:	e044      	b.n	8001f04 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001e7a:	7bfa      	ldrb	r2, [r7, #15]
 8001e7c:	6879      	ldr	r1, [r7, #4]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	4413      	add	r3, r2
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	440b      	add	r3, r1
 8001e88:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001e90:	7bfa      	ldrb	r2, [r7, #15]
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	4613      	mov	r3, r2
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	4413      	add	r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	440b      	add	r3, r1
 8001e9e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001ea2:	7bfa      	ldrb	r2, [r7, #15]
 8001ea4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ea6:	7bfa      	ldrb	r2, [r7, #15]
 8001ea8:	6879      	ldr	r1, [r7, #4]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	4413      	add	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	440b      	add	r3, r1
 8001eb4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001eb8:	2200      	movs	r2, #0
 8001eba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ebc:	7bfa      	ldrb	r2, [r7, #15]
 8001ebe:	6879      	ldr	r1, [r7, #4]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	4413      	add	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	440b      	add	r3, r1
 8001eca:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ed2:	7bfa      	ldrb	r2, [r7, #15]
 8001ed4:	6879      	ldr	r1, [r7, #4]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4413      	add	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	440b      	add	r3, r1
 8001ee0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ee8:	7bfa      	ldrb	r2, [r7, #15]
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	4613      	mov	r3, r2
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	4413      	add	r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
 8001f00:	3301      	adds	r3, #1
 8001f02:	73fb      	strb	r3, [r7, #15]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	791b      	ldrb	r3, [r3, #4]
 8001f08:	7bfa      	ldrb	r2, [r7, #15]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d3b5      	bcc.n	8001e7a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6818      	ldr	r0, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	7c1a      	ldrb	r2, [r3, #16]
 8001f16:	f88d 2000 	strb.w	r2, [sp]
 8001f1a:	3304      	adds	r3, #4
 8001f1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f1e:	f002 ffcd 	bl	8004ebc <USB_DevInit>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d005      	beq.n	8001f34 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e013      	b.n	8001f5c <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	7b1b      	ldrb	r3, [r3, #12]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d102      	bne.n	8001f50 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f001 f96e 	bl	800322c <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f004 f80a 	bl	8005f6e <USB_DevDisconnect>

  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_PCD_Start+0x1c>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e022      	b.n	8001fc6 <HAL_PCD_Start+0x62>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d009      	beq.n	8001fa8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d105      	bne.n	8001fa8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fa0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f002 ff17 	bl	8004de0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f003 ffb8 	bl	8005f2c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001fce:	b590      	push	{r4, r7, lr}
 8001fd0:	b08d      	sub	sp, #52	@ 0x34
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001fdc:	6a3b      	ldr	r3, [r7, #32]
 8001fde:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f004 f876 	bl	80060d6 <USB_GetMode>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	f040 84b9 	bne.w	8002964 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f003 ffda 	bl	8005fb0 <USB_ReadInterrupts>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 84af 	beq.w	8002962 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	0a1b      	lsrs	r3, r3, #8
 800200e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f003 ffc7 	bl	8005fb0 <USB_ReadInterrupts>
 8002022:	4603      	mov	r3, r0
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b02      	cmp	r3, #2
 800202a:	d107      	bne.n	800203c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	695a      	ldr	r2, [r3, #20]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f002 0202 	and.w	r2, r2, #2
 800203a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4618      	mov	r0, r3
 8002042:	f003 ffb5 	bl	8005fb0 <USB_ReadInterrupts>
 8002046:	4603      	mov	r3, r0
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	2b10      	cmp	r3, #16
 800204e:	d161      	bne.n	8002114 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699a      	ldr	r2, [r3, #24]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 0210 	bic.w	r2, r2, #16
 800205e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002060:	6a3b      	ldr	r3, [r7, #32]
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	f003 020f 	and.w	r2, r3, #15
 800206c:	4613      	mov	r3, r2
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	4413      	add	r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	4413      	add	r3, r2
 800207c:	3304      	adds	r3, #4
 800207e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002086:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800208a:	d124      	bne.n	80020d6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002092:	4013      	ands	r3, r2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d035      	beq.n	8002104 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	091b      	lsrs	r3, r3, #4
 80020a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80020a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	461a      	mov	r2, r3
 80020aa:	6a38      	ldr	r0, [r7, #32]
 80020ac:	f003 fdec 	bl	8005c88 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	68da      	ldr	r2, [r3, #12]
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	091b      	lsrs	r3, r3, #4
 80020b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020bc:	441a      	add	r2, r3
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	695a      	ldr	r2, [r3, #20]
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	091b      	lsrs	r3, r3, #4
 80020ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020ce:	441a      	add	r2, r3
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	615a      	str	r2, [r3, #20]
 80020d4:	e016      	b.n	8002104 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80020dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80020e0:	d110      	bne.n	8002104 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80020e8:	2208      	movs	r2, #8
 80020ea:	4619      	mov	r1, r3
 80020ec:	6a38      	ldr	r0, [r7, #32]
 80020ee:	f003 fdcb 	bl	8005c88 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	695a      	ldr	r2, [r3, #20]
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	091b      	lsrs	r3, r3, #4
 80020fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020fe:	441a      	add	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	699a      	ldr	r2, [r3, #24]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 0210 	orr.w	r2, r2, #16
 8002112:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f003 ff49 	bl	8005fb0 <USB_ReadInterrupts>
 800211e:	4603      	mov	r3, r0
 8002120:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002124:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002128:	f040 80a7 	bne.w	800227a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800212c:	2300      	movs	r3, #0
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f003 ff4e 	bl	8005fd6 <USB_ReadDevAllOutEpInterrupt>
 800213a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800213c:	e099      	b.n	8002272 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800213e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b00      	cmp	r3, #0
 8002146:	f000 808e 	beq.w	8002266 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002150:	b2d2      	uxtb	r2, r2
 8002152:	4611      	mov	r1, r2
 8002154:	4618      	mov	r0, r3
 8002156:	f003 ff72 	bl	800603e <USB_ReadDevOutEPInterrupt>
 800215a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00c      	beq.n	8002180 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002168:	015a      	lsls	r2, r3, #5
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	4413      	add	r3, r2
 800216e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002172:	461a      	mov	r2, r3
 8002174:	2301      	movs	r3, #1
 8002176:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002178:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 fed0 	bl	8002f20 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00c      	beq.n	80021a4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800218a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218c:	015a      	lsls	r2, r3, #5
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	4413      	add	r3, r2
 8002192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002196:	461a      	mov	r2, r3
 8002198:	2308      	movs	r3, #8
 800219a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800219c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 ffa6 	bl	80030f0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	f003 0310 	and.w	r3, r3, #16
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d008      	beq.n	80021c0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80021ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b0:	015a      	lsls	r2, r3, #5
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	4413      	add	r3, r2
 80021b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ba:	461a      	mov	r2, r3
 80021bc:	2310      	movs	r3, #16
 80021be:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d030      	beq.n	800222c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021d2:	2b80      	cmp	r3, #128	@ 0x80
 80021d4:	d109      	bne.n	80021ea <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	69fa      	ldr	r2, [r7, #28]
 80021e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021e8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80021ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021ec:	4613      	mov	r3, r2
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	4413      	add	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	4413      	add	r3, r2
 80021fc:	3304      	adds	r3, #4
 80021fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	78db      	ldrb	r3, [r3, #3]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d108      	bne.n	800221a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	2200      	movs	r2, #0
 800220c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800220e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002210:	b2db      	uxtb	r3, r3
 8002212:	4619      	mov	r1, r3
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f006 fbcd 	bl	80089b4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800221a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221c:	015a      	lsls	r2, r3, #5
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	4413      	add	r3, r2
 8002222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002226:	461a      	mov	r2, r3
 8002228:	2302      	movs	r3, #2
 800222a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	f003 0320 	and.w	r3, r3, #32
 8002232:	2b00      	cmp	r3, #0
 8002234:	d008      	beq.n	8002248 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002238:	015a      	lsls	r2, r3, #5
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	4413      	add	r3, r2
 800223e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002242:	461a      	mov	r2, r3
 8002244:	2320      	movs	r3, #32
 8002246:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d009      	beq.n	8002266 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	015a      	lsls	r2, r3, #5
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	4413      	add	r3, r2
 800225a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800225e:	461a      	mov	r2, r3
 8002260:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002264:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002268:	3301      	adds	r3, #1
 800226a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800226c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800226e:	085b      	lsrs	r3, r3, #1
 8002270:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002274:	2b00      	cmp	r3, #0
 8002276:	f47f af62 	bne.w	800213e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f003 fe96 	bl	8005fb0 <USB_ReadInterrupts>
 8002284:	4603      	mov	r3, r0
 8002286:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800228a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800228e:	f040 80db 	bne.w	8002448 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4618      	mov	r0, r3
 8002298:	f003 feb7 	bl	800600a <USB_ReadDevAllInEpInterrupt>
 800229c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80022a2:	e0cd      	b.n	8002440 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80022a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 80c2 	beq.w	8002434 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	4611      	mov	r1, r2
 80022ba:	4618      	mov	r0, r3
 80022bc:	f003 fedd 	bl	800607a <USB_ReadDevInEPInterrupt>
 80022c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d057      	beq.n	800237c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80022cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	2201      	movs	r2, #1
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69f9      	ldr	r1, [r7, #28]
 80022e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80022ec:	4013      	ands	r3, r2
 80022ee:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80022f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f2:	015a      	lsls	r2, r3, #5
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	4413      	add	r3, r2
 80022f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022fc:	461a      	mov	r2, r3
 80022fe:	2301      	movs	r3, #1
 8002300:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	799b      	ldrb	r3, [r3, #6]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d132      	bne.n	8002370 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800230a:	6879      	ldr	r1, [r7, #4]
 800230c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800230e:	4613      	mov	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	4413      	add	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	440b      	add	r3, r1
 8002318:	3320      	adds	r3, #32
 800231a:	6819      	ldr	r1, [r3, #0]
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002320:	4613      	mov	r3, r2
 8002322:	00db      	lsls	r3, r3, #3
 8002324:	4413      	add	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4403      	add	r3, r0
 800232a:	331c      	adds	r3, #28
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4419      	add	r1, r3
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002334:	4613      	mov	r3, r2
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	4413      	add	r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4403      	add	r3, r0
 800233e:	3320      	adds	r3, #32
 8002340:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002344:	2b00      	cmp	r3, #0
 8002346:	d113      	bne.n	8002370 <HAL_PCD_IRQHandler+0x3a2>
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800234c:	4613      	mov	r3, r2
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	4413      	add	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	440b      	add	r3, r1
 8002356:	3324      	adds	r3, #36	@ 0x24
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d108      	bne.n	8002370 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6818      	ldr	r0, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002368:	461a      	mov	r2, r3
 800236a:	2101      	movs	r1, #1
 800236c:	f003 fee4 	bl	8006138 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002372:	b2db      	uxtb	r3, r3
 8002374:	4619      	mov	r1, r3
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f006 fa97 	bl	80088aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d008      	beq.n	8002398 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002388:	015a      	lsls	r2, r3, #5
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	4413      	add	r3, r2
 800238e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002392:	461a      	mov	r2, r3
 8002394:	2308      	movs	r3, #8
 8002396:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	f003 0310 	and.w	r3, r3, #16
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d008      	beq.n	80023b4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	015a      	lsls	r2, r3, #5
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	4413      	add	r3, r2
 80023aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023ae:	461a      	mov	r2, r3
 80023b0:	2310      	movs	r3, #16
 80023b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d008      	beq.n	80023d0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	015a      	lsls	r2, r3, #5
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	4413      	add	r3, r2
 80023c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023ca:	461a      	mov	r2, r3
 80023cc:	2340      	movs	r3, #64	@ 0x40
 80023ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d023      	beq.n	8002422 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80023da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023dc:	6a38      	ldr	r0, [r7, #32]
 80023de:	f002 fecb 	bl	8005178 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80023e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023e4:	4613      	mov	r3, r2
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	4413      	add	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	3310      	adds	r3, #16
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	4413      	add	r3, r2
 80023f2:	3304      	adds	r3, #4
 80023f4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	78db      	ldrb	r3, [r3, #3]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d108      	bne.n	8002410 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	2200      	movs	r2, #0
 8002402:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002406:	b2db      	uxtb	r3, r3
 8002408:	4619      	mov	r1, r3
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f006 fae4 	bl	80089d8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002412:	015a      	lsls	r2, r3, #5
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	4413      	add	r3, r2
 8002418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800241c:	461a      	mov	r2, r3
 800241e:	2302      	movs	r3, #2
 8002420:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002428:	2b00      	cmp	r3, #0
 800242a:	d003      	beq.n	8002434 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800242c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f000 fcea 	bl	8002e08 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002436:	3301      	adds	r3, #1
 8002438:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800243a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243c:	085b      	lsrs	r3, r3, #1
 800243e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002442:	2b00      	cmp	r3, #0
 8002444:	f47f af2e 	bne.w	80022a4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f003 fdaf 	bl	8005fb0 <USB_ReadInterrupts>
 8002452:	4603      	mov	r3, r0
 8002454:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002458:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800245c:	d122      	bne.n	80024a4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	69fa      	ldr	r2, [r7, #28]
 8002468:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800246c:	f023 0301 	bic.w	r3, r3, #1
 8002470:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002478:	2b01      	cmp	r3, #1
 800247a:	d108      	bne.n	800248e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002484:	2100      	movs	r1, #0
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f006 fc5e 	bl	8008d48 <HAL_PCDEx_LPM_Callback>
 800248c:	e002      	b.n	8002494 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f006 fa82 	bl	8008998 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	695a      	ldr	r2, [r3, #20]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80024a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f003 fd81 	bl	8005fb0 <USB_ReadInterrupts>
 80024ae:	4603      	mov	r3, r0
 80024b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024b8:	d112      	bne.n	80024e0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d102      	bne.n	80024d0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f006 fa3e 	bl	800894c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	695a      	ldr	r2, [r3, #20]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80024de:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f003 fd63 	bl	8005fb0 <USB_ReadInterrupts>
 80024ea:	4603      	mov	r3, r0
 80024ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024f4:	d121      	bne.n	800253a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	695a      	ldr	r2, [r3, #20]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002504:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800250c:	2b00      	cmp	r3, #0
 800250e:	d111      	bne.n	8002534 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251e:	089b      	lsrs	r3, r3, #2
 8002520:	f003 020f 	and.w	r2, r3, #15
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800252a:	2101      	movs	r1, #1
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f006 fc0b 	bl	8008d48 <HAL_PCDEx_LPM_Callback>
 8002532:	e002      	b.n	800253a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f006 fa09 	bl	800894c <HAL_PCD_SuspendCallback>
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f003 fd36 	bl	8005fb0 <USB_ReadInterrupts>
 8002544:	4603      	mov	r3, r0
 8002546:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800254a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800254e:	f040 80b7 	bne.w	80026c0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	69fa      	ldr	r2, [r7, #28]
 800255c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002560:	f023 0301 	bic.w	r3, r3, #1
 8002564:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2110      	movs	r1, #16
 800256c:	4618      	mov	r0, r3
 800256e:	f002 fe03 	bl	8005178 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002572:	2300      	movs	r3, #0
 8002574:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002576:	e046      	b.n	8002606 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800257a:	015a      	lsls	r2, r3, #5
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	4413      	add	r3, r2
 8002580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002584:	461a      	mov	r2, r3
 8002586:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800258a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800258c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800258e:	015a      	lsls	r2, r3, #5
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	4413      	add	r3, r2
 8002594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800259c:	0151      	lsls	r1, r2, #5
 800259e:	69fa      	ldr	r2, [r7, #28]
 80025a0:	440a      	add	r2, r1
 80025a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80025a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025aa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80025ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ae:	015a      	lsls	r2, r3, #5
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	4413      	add	r3, r2
 80025b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025b8:	461a      	mov	r2, r3
 80025ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80025be:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80025c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025c2:	015a      	lsls	r2, r3, #5
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	4413      	add	r3, r2
 80025c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025d0:	0151      	lsls	r1, r2, #5
 80025d2:	69fa      	ldr	r2, [r7, #28]
 80025d4:	440a      	add	r2, r1
 80025d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80025da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025de:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80025e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e2:	015a      	lsls	r2, r3, #5
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	4413      	add	r3, r2
 80025e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025f0:	0151      	lsls	r1, r2, #5
 80025f2:	69fa      	ldr	r2, [r7, #28]
 80025f4:	440a      	add	r2, r1
 80025f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80025fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80025fe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002602:	3301      	adds	r3, #1
 8002604:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	791b      	ldrb	r3, [r3, #4]
 800260a:	461a      	mov	r2, r3
 800260c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800260e:	4293      	cmp	r3, r2
 8002610:	d3b2      	bcc.n	8002578 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002618:	69db      	ldr	r3, [r3, #28]
 800261a:	69fa      	ldr	r2, [r7, #28]
 800261c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002620:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002624:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	7bdb      	ldrb	r3, [r3, #15]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d016      	beq.n	800265c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002634:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002638:	69fa      	ldr	r2, [r7, #28]
 800263a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800263e:	f043 030b 	orr.w	r3, r3, #11
 8002642:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800264c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264e:	69fa      	ldr	r2, [r7, #28]
 8002650:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002654:	f043 030b 	orr.w	r3, r3, #11
 8002658:	6453      	str	r3, [r2, #68]	@ 0x44
 800265a:	e015      	b.n	8002688 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	69fa      	ldr	r2, [r7, #28]
 8002666:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800266a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800266e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002672:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	69fa      	ldr	r2, [r7, #28]
 800267e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002682:	f043 030b 	orr.w	r3, r3, #11
 8002686:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	69fa      	ldr	r2, [r7, #28]
 8002692:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002696:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800269a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6818      	ldr	r0, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80026aa:	461a      	mov	r2, r3
 80026ac:	f003 fd44 	bl	8006138 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	695a      	ldr	r2, [r3, #20]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80026be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f003 fc73 	bl	8005fb0 <USB_ReadInterrupts>
 80026ca:	4603      	mov	r3, r0
 80026cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026d4:	d123      	bne.n	800271e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f003 fd09 	bl	80060f2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f002 fdc0 	bl	800526a <USB_GetDevSpeed>
 80026ea:	4603      	mov	r3, r0
 80026ec:	461a      	mov	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681c      	ldr	r4, [r3, #0]
 80026f6:	f000 fef3 	bl	80034e0 <HAL_RCC_GetHCLKFreq>
 80026fa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002700:	461a      	mov	r2, r3
 8002702:	4620      	mov	r0, r4
 8002704:	f002 faca 	bl	8004c9c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f006 f8f6 	bl	80088fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	695a      	ldr	r2, [r3, #20]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800271c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f003 fc44 	bl	8005fb0 <USB_ReadInterrupts>
 8002728:	4603      	mov	r3, r0
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b08      	cmp	r3, #8
 8002730:	d10a      	bne.n	8002748 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f006 f8d3 	bl	80088de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	695a      	ldr	r2, [r3, #20]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f002 0208 	and.w	r2, r2, #8
 8002746:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4618      	mov	r0, r3
 800274e:	f003 fc2f 	bl	8005fb0 <USB_ReadInterrupts>
 8002752:	4603      	mov	r3, r0
 8002754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002758:	2b80      	cmp	r3, #128	@ 0x80
 800275a:	d123      	bne.n	80027a4 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002768:	2301      	movs	r3, #1
 800276a:	627b      	str	r3, [r7, #36]	@ 0x24
 800276c:	e014      	b.n	8002798 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800276e:	6879      	ldr	r1, [r7, #4]
 8002770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002772:	4613      	mov	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	440b      	add	r3, r1
 800277c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d105      	bne.n	8002792 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	b2db      	uxtb	r3, r3
 800278a:	4619      	mov	r1, r3
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f000 fb0a 	bl	8002da6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002794:	3301      	adds	r3, #1
 8002796:	627b      	str	r3, [r7, #36]	@ 0x24
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	791b      	ldrb	r3, [r3, #4]
 800279c:	461a      	mov	r2, r3
 800279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d3e4      	bcc.n	800276e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f003 fc01 	bl	8005fb0 <USB_ReadInterrupts>
 80027ae:	4603      	mov	r3, r0
 80027b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80027b8:	d13c      	bne.n	8002834 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027ba:	2301      	movs	r3, #1
 80027bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80027be:	e02b      	b.n	8002818 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80027c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c2:	015a      	lsls	r2, r3, #5
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	4413      	add	r3, r2
 80027c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027d4:	4613      	mov	r3, r2
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	4413      	add	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	3318      	adds	r3, #24
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d115      	bne.n	8002812 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80027e6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	da12      	bge.n	8002812 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80027ec:	6879      	ldr	r1, [r7, #4]
 80027ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027f0:	4613      	mov	r3, r2
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	4413      	add	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	440b      	add	r3, r1
 80027fa:	3317      	adds	r3, #23
 80027fc:	2201      	movs	r2, #1
 80027fe:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002802:	b2db      	uxtb	r3, r3
 8002804:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002808:	b2db      	uxtb	r3, r3
 800280a:	4619      	mov	r1, r3
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 faca 	bl	8002da6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002814:	3301      	adds	r3, #1
 8002816:	627b      	str	r3, [r7, #36]	@ 0x24
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	791b      	ldrb	r3, [r3, #4]
 800281c:	461a      	mov	r2, r3
 800281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002820:	4293      	cmp	r3, r2
 8002822:	d3cd      	bcc.n	80027c0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	695a      	ldr	r2, [r3, #20]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002832:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f003 fbb9 	bl	8005fb0 <USB_ReadInterrupts>
 800283e:	4603      	mov	r3, r0
 8002840:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002844:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002848:	d156      	bne.n	80028f8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800284a:	2301      	movs	r3, #1
 800284c:	627b      	str	r3, [r7, #36]	@ 0x24
 800284e:	e045      	b.n	80028dc <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002852:	015a      	lsls	r2, r3, #5
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	4413      	add	r3, r2
 8002858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002860:	6879      	ldr	r1, [r7, #4]
 8002862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002864:	4613      	mov	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d12e      	bne.n	80028d6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002878:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800287a:	2b00      	cmp	r3, #0
 800287c:	da2b      	bge.n	80028d6 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	0c1a      	lsrs	r2, r3, #16
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002888:	4053      	eors	r3, r2
 800288a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800288e:	2b00      	cmp	r3, #0
 8002890:	d121      	bne.n	80028d6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002896:	4613      	mov	r3, r2
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	4413      	add	r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	440b      	add	r3, r1
 80028a0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80028a4:	2201      	movs	r2, #1
 80028a6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80028a8:	6a3b      	ldr	r3, [r7, #32]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80028b0:	6a3b      	ldr	r3, [r7, #32]
 80028b2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80028b4:	6a3b      	ldr	r3, [r7, #32]
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d10a      	bne.n	80028d6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028d2:	6053      	str	r3, [r2, #4]
            break;
 80028d4:	e008      	b.n	80028e8 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	3301      	adds	r3, #1
 80028da:	627b      	str	r3, [r7, #36]	@ 0x24
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	791b      	ldrb	r3, [r3, #4]
 80028e0:	461a      	mov	r2, r3
 80028e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d3b3      	bcc.n	8002850 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	695a      	ldr	r2, [r3, #20]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80028f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f003 fb57 	bl	8005fb0 <USB_ReadInterrupts>
 8002902:	4603      	mov	r3, r0
 8002904:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800290c:	d10a      	bne.n	8002924 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f006 f874 	bl	80089fc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	695a      	ldr	r2, [r3, #20]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002922:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f003 fb41 	bl	8005fb0 <USB_ReadInterrupts>
 800292e:	4603      	mov	r3, r0
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	2b04      	cmp	r3, #4
 8002936:	d115      	bne.n	8002964 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f006 f864 	bl	8008a18 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6859      	ldr	r1, [r3, #4]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	430a      	orrs	r2, r1
 800295e:	605a      	str	r2, [r3, #4]
 8002960:	e000      	b.n	8002964 <HAL_PCD_IRQHandler+0x996>
      return;
 8002962:	bf00      	nop
    }
  }
}
 8002964:	3734      	adds	r7, #52	@ 0x34
 8002966:	46bd      	mov	sp, r7
 8002968:	bd90      	pop	{r4, r7, pc}

0800296a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b082      	sub	sp, #8
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
 8002972:	460b      	mov	r3, r1
 8002974:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800297c:	2b01      	cmp	r3, #1
 800297e:	d101      	bne.n	8002984 <HAL_PCD_SetAddress+0x1a>
 8002980:	2302      	movs	r3, #2
 8002982:	e012      	b.n	80029aa <HAL_PCD_SetAddress+0x40>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	78fa      	ldrb	r2, [r7, #3]
 8002990:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	78fa      	ldrb	r2, [r7, #3]
 8002998:	4611      	mov	r1, r2
 800299a:	4618      	mov	r0, r3
 800299c:	f003 faa0 	bl	8005ee0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b084      	sub	sp, #16
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
 80029ba:	4608      	mov	r0, r1
 80029bc:	4611      	mov	r1, r2
 80029be:	461a      	mov	r2, r3
 80029c0:	4603      	mov	r3, r0
 80029c2:	70fb      	strb	r3, [r7, #3]
 80029c4:	460b      	mov	r3, r1
 80029c6:	803b      	strh	r3, [r7, #0]
 80029c8:	4613      	mov	r3, r2
 80029ca:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80029d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	da0f      	bge.n	80029f8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029d8:	78fb      	ldrb	r3, [r7, #3]
 80029da:	f003 020f 	and.w	r2, r3, #15
 80029de:	4613      	mov	r3, r2
 80029e0:	00db      	lsls	r3, r3, #3
 80029e2:	4413      	add	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	3310      	adds	r3, #16
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	4413      	add	r3, r2
 80029ec:	3304      	adds	r3, #4
 80029ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2201      	movs	r2, #1
 80029f4:	705a      	strb	r2, [r3, #1]
 80029f6:	e00f      	b.n	8002a18 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029f8:	78fb      	ldrb	r3, [r7, #3]
 80029fa:	f003 020f 	and.w	r2, r3, #15
 80029fe:	4613      	mov	r3, r2
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	3304      	adds	r3, #4
 8002a10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002a18:	78fb      	ldrb	r3, [r7, #3]
 8002a1a:	f003 030f 	and.w	r3, r3, #15
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002a24:	883b      	ldrh	r3, [r7, #0]
 8002a26:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	78ba      	ldrb	r2, [r7, #2]
 8002a32:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	785b      	ldrb	r3, [r3, #1]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d004      	beq.n	8002a46 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	461a      	mov	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002a46:	78bb      	ldrb	r3, [r7, #2]
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d102      	bne.n	8002a52 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d101      	bne.n	8002a60 <HAL_PCD_EP_Open+0xae>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	e00e      	b.n	8002a7e <HAL_PCD_EP_Open+0xcc>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68f9      	ldr	r1, [r7, #12]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f002 fc20 	bl	80052b4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002a7c:	7afb      	ldrb	r3, [r7, #11]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b084      	sub	sp, #16
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002a92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	da0f      	bge.n	8002aba <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a9a:	78fb      	ldrb	r3, [r7, #3]
 8002a9c:	f003 020f 	and.w	r2, r3, #15
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	3310      	adds	r3, #16
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	4413      	add	r3, r2
 8002aae:	3304      	adds	r3, #4
 8002ab0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	705a      	strb	r2, [r3, #1]
 8002ab8:	e00f      	b.n	8002ada <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002aba:	78fb      	ldrb	r3, [r7, #3]
 8002abc:	f003 020f 	and.w	r2, r3, #15
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	4413      	add	r3, r2
 8002ad0:	3304      	adds	r3, #4
 8002ad2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ada:	78fb      	ldrb	r3, [r7, #3]
 8002adc:	f003 030f 	and.w	r3, r3, #15
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <HAL_PCD_EP_Close+0x6e>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e00e      	b.n	8002b12 <HAL_PCD_EP_Close+0x8c>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68f9      	ldr	r1, [r7, #12]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f002 fc5e 	bl	80053c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b086      	sub	sp, #24
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	60f8      	str	r0, [r7, #12]
 8002b22:	607a      	str	r2, [r7, #4]
 8002b24:	603b      	str	r3, [r7, #0]
 8002b26:	460b      	mov	r3, r1
 8002b28:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b2a:	7afb      	ldrb	r3, [r7, #11]
 8002b2c:	f003 020f 	and.w	r2, r3, #15
 8002b30:	4613      	mov	r3, r2
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	4413      	add	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	4413      	add	r3, r2
 8002b40:	3304      	adds	r3, #4
 8002b42:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	2200      	movs	r2, #0
 8002b54:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b5c:	7afb      	ldrb	r3, [r7, #11]
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	799b      	ldrb	r3, [r3, #6]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d102      	bne.n	8002b76 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6818      	ldr	r0, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	799b      	ldrb	r3, [r3, #6]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	6979      	ldr	r1, [r7, #20]
 8002b82:	f002 fcfb 	bl	800557c <USB_EPStartXfer>

  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3718      	adds	r7, #24
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002b9c:	78fb      	ldrb	r3, [r7, #3]
 8002b9e:	f003 020f 	and.w	r2, r3, #15
 8002ba2:	6879      	ldr	r1, [r7, #4]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	4413      	add	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	440b      	add	r3, r1
 8002bae:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002bb2:	681b      	ldr	r3, [r3, #0]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	603b      	str	r3, [r7, #0]
 8002bcc:	460b      	mov	r3, r1
 8002bce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bd0:	7afb      	ldrb	r3, [r7, #11]
 8002bd2:	f003 020f 	and.w	r2, r3, #15
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	3310      	adds	r3, #16
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	4413      	add	r3, r2
 8002be4:	3304      	adds	r3, #4
 8002be6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c00:	7afb      	ldrb	r3, [r7, #11]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	b2da      	uxtb	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	799b      	ldrb	r3, [r3, #6]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d102      	bne.n	8002c1a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6818      	ldr	r0, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	799b      	ldrb	r3, [r3, #6]
 8002c22:	461a      	mov	r2, r3
 8002c24:	6979      	ldr	r1, [r7, #20]
 8002c26:	f002 fca9 	bl	800557c <USB_EPStartXfer>

  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002c40:	78fb      	ldrb	r3, [r7, #3]
 8002c42:	f003 030f 	and.w	r3, r3, #15
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	7912      	ldrb	r2, [r2, #4]
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d901      	bls.n	8002c52 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e04f      	b.n	8002cf2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002c52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	da0f      	bge.n	8002c7a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c5a:	78fb      	ldrb	r3, [r7, #3]
 8002c5c:	f003 020f 	and.w	r2, r3, #15
 8002c60:	4613      	mov	r3, r2
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	4413      	add	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	3310      	adds	r3, #16
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	3304      	adds	r3, #4
 8002c70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2201      	movs	r2, #1
 8002c76:	705a      	strb	r2, [r3, #1]
 8002c78:	e00d      	b.n	8002c96 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002c7a:	78fa      	ldrb	r2, [r7, #3]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4413      	add	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2200      	movs	r2, #0
 8002c94:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c9c:	78fb      	ldrb	r3, [r7, #3]
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_PCD_EP_SetStall+0x82>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e01d      	b.n	8002cf2 <HAL_PCD_EP_SetStall+0xbe>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68f9      	ldr	r1, [r7, #12]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f003 f837 	bl	8005d38 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002cca:	78fb      	ldrb	r3, [r7, #3]
 8002ccc:	f003 030f 	and.w	r3, r3, #15
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d109      	bne.n	8002ce8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6818      	ldr	r0, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	7999      	ldrb	r1, [r3, #6]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	f003 fa28 	bl	8006138 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b084      	sub	sp, #16
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	460b      	mov	r3, r1
 8002d04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002d06:	78fb      	ldrb	r3, [r7, #3]
 8002d08:	f003 030f 	and.w	r3, r3, #15
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	7912      	ldrb	r2, [r2, #4]
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d901      	bls.n	8002d18 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e042      	b.n	8002d9e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002d18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	da0f      	bge.n	8002d40 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	f003 020f 	and.w	r2, r3, #15
 8002d26:	4613      	mov	r3, r2
 8002d28:	00db      	lsls	r3, r3, #3
 8002d2a:	4413      	add	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	3310      	adds	r3, #16
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	4413      	add	r3, r2
 8002d34:	3304      	adds	r3, #4
 8002d36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	705a      	strb	r2, [r3, #1]
 8002d3e:	e00f      	b.n	8002d60 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d40:	78fb      	ldrb	r3, [r7, #3]
 8002d42:	f003 020f 	and.w	r2, r3, #15
 8002d46:	4613      	mov	r3, r2
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	4413      	add	r3, r2
 8002d56:	3304      	adds	r3, #4
 8002d58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d66:	78fb      	ldrb	r3, [r7, #3]
 8002d68:	f003 030f 	and.w	r3, r3, #15
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <HAL_PCD_EP_ClrStall+0x86>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e00e      	b.n	8002d9e <HAL_PCD_EP_ClrStall+0xa4>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68f9      	ldr	r1, [r7, #12]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f003 f840 	bl	8005e14 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b084      	sub	sp, #16
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
 8002dae:	460b      	mov	r3, r1
 8002db0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002db2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	da0c      	bge.n	8002dd4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dba:	78fb      	ldrb	r3, [r7, #3]
 8002dbc:	f003 020f 	and.w	r2, r3, #15
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	4413      	add	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	3310      	adds	r3, #16
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	4413      	add	r3, r2
 8002dce:	3304      	adds	r3, #4
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	e00c      	b.n	8002dee <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002dd4:	78fb      	ldrb	r3, [r7, #3]
 8002dd6:	f003 020f 	and.w	r2, r3, #15
 8002dda:	4613      	mov	r3, r2
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	4413      	add	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	3304      	adds	r3, #4
 8002dec:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68f9      	ldr	r1, [r7, #12]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f002 fe5f 	bl	8005ab8 <USB_EPStopXfer>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002dfe:	7afb      	ldrb	r3, [r7, #11]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08a      	sub	sp, #40	@ 0x28
 8002e0c:	af02      	add	r7, sp, #8
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	00db      	lsls	r3, r3, #3
 8002e22:	4413      	add	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	3310      	adds	r3, #16
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	695a      	ldr	r2, [r3, #20]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d901      	bls.n	8002e40 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e06b      	b.n	8002f18 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	691a      	ldr	r2, [r3, #16]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	69fa      	ldr	r2, [r7, #28]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d902      	bls.n	8002e5c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	3303      	adds	r3, #3
 8002e60:	089b      	lsrs	r3, r3, #2
 8002e62:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e64:	e02a      	b.n	8002ebc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	691a      	ldr	r2, [r3, #16]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	69fa      	ldr	r2, [r7, #28]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d902      	bls.n	8002e82 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	3303      	adds	r3, #3
 8002e86:	089b      	lsrs	r3, r3, #2
 8002e88:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	68d9      	ldr	r1, [r3, #12]
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	6978      	ldr	r0, [r7, #20]
 8002ea0:	f002 feb4 	bl	8005c0c <USB_WritePacket>

    ep->xfer_buff  += len;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	68da      	ldr	r2, [r3, #12]
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	441a      	add	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	695a      	ldr	r2, [r3, #20]
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	441a      	add	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	015a      	lsls	r2, r3, #5
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d809      	bhi.n	8002ee6 <PCD_WriteEmptyTxFifo+0xde>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	695a      	ldr	r2, [r3, #20]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d203      	bcs.n	8002ee6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1bf      	bne.n	8002e66 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	691a      	ldr	r2, [r3, #16]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d811      	bhi.n	8002f16 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	f003 030f 	and.w	r3, r3, #15
 8002ef8:	2201      	movs	r2, #1
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	6939      	ldr	r1, [r7, #16]
 8002f0e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002f12:	4013      	ands	r3, r2
 8002f14:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3720      	adds	r7, #32
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b088      	sub	sp, #32
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	333c      	adds	r3, #60	@ 0x3c
 8002f38:	3304      	adds	r3, #4
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	015a      	lsls	r2, r3, #5
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	4413      	add	r3, r2
 8002f46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	799b      	ldrb	r3, [r3, #6]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d17b      	bne.n	800304e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	f003 0308 	and.w	r3, r3, #8
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d015      	beq.n	8002f8c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	4a61      	ldr	r2, [pc, #388]	@ (80030e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	f240 80b9 	bls.w	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80b3 	beq.w	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	015a      	lsls	r2, r3, #5
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f82:	461a      	mov	r2, r3
 8002f84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f88:	6093      	str	r3, [r2, #8]
 8002f8a:	e0a7      	b.n	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	f003 0320 	and.w	r3, r3, #32
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d009      	beq.n	8002faa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	015a      	lsls	r2, r3, #5
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	2320      	movs	r3, #32
 8002fa6:	6093      	str	r3, [r2, #8]
 8002fa8:	e098      	b.n	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f040 8093 	bne.w	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	4a4b      	ldr	r2, [pc, #300]	@ (80030e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d90f      	bls.n	8002fde <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00a      	beq.n	8002fde <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	015a      	lsls	r2, r3, #5
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	4413      	add	r3, r2
 8002fd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fda:	6093      	str	r3, [r2, #8]
 8002fdc:	e07e      	b.n	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	4413      	add	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	4413      	add	r3, r2
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a1a      	ldr	r2, [r3, #32]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	0159      	lsls	r1, r3, #5
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	440b      	add	r3, r1
 8003000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300a:	1ad2      	subs	r2, r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d114      	bne.n	8003040 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d109      	bne.n	8003032 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003028:	461a      	mov	r2, r3
 800302a:	2101      	movs	r1, #1
 800302c:	f003 f884 	bl	8006138 <USB_EP0_OutStart>
 8003030:	e006      	b.n	8003040 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	441a      	add	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	b2db      	uxtb	r3, r3
 8003044:	4619      	mov	r1, r3
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f005 fc14 	bl	8008874 <HAL_PCD_DataOutStageCallback>
 800304c:	e046      	b.n	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	4a26      	ldr	r2, [pc, #152]	@ (80030ec <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d124      	bne.n	80030a0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00a      	beq.n	8003076 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	015a      	lsls	r2, r3, #5
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	4413      	add	r3, r2
 8003068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800306c:	461a      	mov	r2, r3
 800306e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003072:	6093      	str	r3, [r2, #8]
 8003074:	e032      	b.n	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	f003 0320 	and.w	r3, r3, #32
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	015a      	lsls	r2, r3, #5
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	4413      	add	r3, r2
 8003088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800308c:	461a      	mov	r2, r3
 800308e:	2320      	movs	r3, #32
 8003090:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	4619      	mov	r1, r3
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f005 fbeb 	bl	8008874 <HAL_PCD_DataOutStageCallback>
 800309e:	e01d      	b.n	80030dc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d114      	bne.n	80030d0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	4613      	mov	r3, r2
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	4413      	add	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	440b      	add	r3, r1
 80030b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d108      	bne.n	80030d0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6818      	ldr	r0, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80030c8:	461a      	mov	r2, r3
 80030ca:	2100      	movs	r1, #0
 80030cc:	f003 f834 	bl	8006138 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	4619      	mov	r1, r3
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f005 fbcc 	bl	8008874 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3720      	adds	r7, #32
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	4f54300a 	.word	0x4f54300a
 80030ec:	4f54310a 	.word	0x4f54310a

080030f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	333c      	adds	r3, #60	@ 0x3c
 8003108:	3304      	adds	r3, #4
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	015a      	lsls	r2, r3, #5
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4413      	add	r3, r2
 8003116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4a15      	ldr	r2, [pc, #84]	@ (8003178 <PCD_EP_OutSetupPacket_int+0x88>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d90e      	bls.n	8003144 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800312c:	2b00      	cmp	r3, #0
 800312e:	d009      	beq.n	8003144 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	015a      	lsls	r2, r3, #5
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4413      	add	r3, r2
 8003138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800313c:	461a      	mov	r2, r3
 800313e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003142:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f005 fb83 	bl	8008850 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	4a0a      	ldr	r2, [pc, #40]	@ (8003178 <PCD_EP_OutSetupPacket_int+0x88>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d90c      	bls.n	800316c <PCD_EP_OutSetupPacket_int+0x7c>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	799b      	ldrb	r3, [r3, #6]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d108      	bne.n	800316c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6818      	ldr	r0, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003164:	461a      	mov	r2, r3
 8003166:	2101      	movs	r1, #1
 8003168:	f002 ffe6 	bl	8006138 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	4f54300a 	.word	0x4f54300a

0800317c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	70fb      	strb	r3, [r7, #3]
 8003188:	4613      	mov	r3, r2
 800318a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003192:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003194:	78fb      	ldrb	r3, [r7, #3]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d107      	bne.n	80031aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800319a:	883b      	ldrh	r3, [r7, #0]
 800319c:	0419      	lsls	r1, r3, #16
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80031a8:	e028      	b.n	80031fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b0:	0c1b      	lsrs	r3, r3, #16
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	4413      	add	r3, r2
 80031b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80031b8:	2300      	movs	r3, #0
 80031ba:	73fb      	strb	r3, [r7, #15]
 80031bc:	e00d      	b.n	80031da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	7bfb      	ldrb	r3, [r7, #15]
 80031c4:	3340      	adds	r3, #64	@ 0x40
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	0c1b      	lsrs	r3, r3, #16
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	4413      	add	r3, r2
 80031d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
 80031d6:	3301      	adds	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
 80031da:	7bfa      	ldrb	r2, [r7, #15]
 80031dc:	78fb      	ldrb	r3, [r7, #3]
 80031de:	3b01      	subs	r3, #1
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d3ec      	bcc.n	80031be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80031e4:	883b      	ldrh	r3, [r7, #0]
 80031e6:	0418      	lsls	r0, r3, #16
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6819      	ldr	r1, [r3, #0]
 80031ec:	78fb      	ldrb	r3, [r7, #3]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	68ba      	ldr	r2, [r7, #8]
 80031f2:	4302      	orrs	r2, r0
 80031f4:	3340      	adds	r3, #64	@ 0x40
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800320a:	b480      	push	{r7}
 800320c:	b083      	sub	sp, #12
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
 8003212:	460b      	mov	r3, r1
 8003214:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	887a      	ldrh	r2, [r7, #2]
 800321c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800325a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800325e:	f043 0303 	orr.w	r3, r3, #3
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800327a:	2300      	movs	r3, #0
 800327c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	603b      	str	r3, [r7, #0]
 8003282:	4b20      	ldr	r3, [pc, #128]	@ (8003304 <HAL_PWREx_EnableOverDrive+0x90>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003286:	4a1f      	ldr	r2, [pc, #124]	@ (8003304 <HAL_PWREx_EnableOverDrive+0x90>)
 8003288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800328c:	6413      	str	r3, [r2, #64]	@ 0x40
 800328e:	4b1d      	ldr	r3, [pc, #116]	@ (8003304 <HAL_PWREx_EnableOverDrive+0x90>)
 8003290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003296:	603b      	str	r3, [r7, #0]
 8003298:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800329a:	4b1b      	ldr	r3, [pc, #108]	@ (8003308 <HAL_PWREx_EnableOverDrive+0x94>)
 800329c:	2201      	movs	r2, #1
 800329e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032a0:	f7fd fea4 	bl	8000fec <HAL_GetTick>
 80032a4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80032a6:	e009      	b.n	80032bc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80032a8:	f7fd fea0 	bl	8000fec <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032b6:	d901      	bls.n	80032bc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e01f      	b.n	80032fc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80032bc:	4b13      	ldr	r3, [pc, #76]	@ (800330c <HAL_PWREx_EnableOverDrive+0x98>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032c8:	d1ee      	bne.n	80032a8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80032ca:	4b11      	ldr	r3, [pc, #68]	@ (8003310 <HAL_PWREx_EnableOverDrive+0x9c>)
 80032cc:	2201      	movs	r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032d0:	f7fd fe8c 	bl	8000fec <HAL_GetTick>
 80032d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80032d6:	e009      	b.n	80032ec <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80032d8:	f7fd fe88 	bl	8000fec <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032e6:	d901      	bls.n	80032ec <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e007      	b.n	80032fc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80032ec:	4b07      	ldr	r3, [pc, #28]	@ (800330c <HAL_PWREx_EnableOverDrive+0x98>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80032f8:	d1ee      	bne.n	80032d8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	40023800 	.word	0x40023800
 8003308:	420e0040 	.word	0x420e0040
 800330c:	40007000 	.word	0x40007000
 8003310:	420e0044 	.word	0x420e0044

08003314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d101      	bne.n	8003328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e0cc      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003328:	4b68      	ldr	r3, [pc, #416]	@ (80034cc <HAL_RCC_ClockConfig+0x1b8>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 030f 	and.w	r3, r3, #15
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	429a      	cmp	r2, r3
 8003334:	d90c      	bls.n	8003350 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003336:	4b65      	ldr	r3, [pc, #404]	@ (80034cc <HAL_RCC_ClockConfig+0x1b8>)
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	b2d2      	uxtb	r2, r2
 800333c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800333e:	4b63      	ldr	r3, [pc, #396]	@ (80034cc <HAL_RCC_ClockConfig+0x1b8>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 030f 	and.w	r3, r3, #15
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	429a      	cmp	r2, r3
 800334a:	d001      	beq.n	8003350 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e0b8      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d020      	beq.n	800339e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	2b00      	cmp	r3, #0
 8003366:	d005      	beq.n	8003374 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003368:	4b59      	ldr	r3, [pc, #356]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	4a58      	ldr	r2, [pc, #352]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 800336e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003372:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0308 	and.w	r3, r3, #8
 800337c:	2b00      	cmp	r3, #0
 800337e:	d005      	beq.n	800338c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003380:	4b53      	ldr	r3, [pc, #332]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	4a52      	ldr	r2, [pc, #328]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003386:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800338a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800338c:	4b50      	ldr	r3, [pc, #320]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	494d      	ldr	r1, [pc, #308]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 800339a:	4313      	orrs	r3, r2
 800339c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d044      	beq.n	8003434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d107      	bne.n	80033c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033b2:	4b47      	ldr	r3, [pc, #284]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d119      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e07f      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d003      	beq.n	80033d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d107      	bne.n	80033e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d2:	4b3f      	ldr	r3, [pc, #252]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d109      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e06f      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e2:	4b3b      	ldr	r3, [pc, #236]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e067      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033f2:	4b37      	ldr	r3, [pc, #220]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f023 0203 	bic.w	r2, r3, #3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	4934      	ldr	r1, [pc, #208]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003400:	4313      	orrs	r3, r2
 8003402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003404:	f7fd fdf2 	bl	8000fec <HAL_GetTick>
 8003408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800340a:	e00a      	b.n	8003422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800340c:	f7fd fdee 	bl	8000fec <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800341a:	4293      	cmp	r3, r2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e04f      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003422:	4b2b      	ldr	r3, [pc, #172]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 020c 	and.w	r2, r3, #12
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	429a      	cmp	r2, r3
 8003432:	d1eb      	bne.n	800340c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003434:	4b25      	ldr	r3, [pc, #148]	@ (80034cc <HAL_RCC_ClockConfig+0x1b8>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 030f 	and.w	r3, r3, #15
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	429a      	cmp	r2, r3
 8003440:	d20c      	bcs.n	800345c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003442:	4b22      	ldr	r3, [pc, #136]	@ (80034cc <HAL_RCC_ClockConfig+0x1b8>)
 8003444:	683a      	ldr	r2, [r7, #0]
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800344a:	4b20      	ldr	r3, [pc, #128]	@ (80034cc <HAL_RCC_ClockConfig+0x1b8>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 030f 	and.w	r3, r3, #15
 8003452:	683a      	ldr	r2, [r7, #0]
 8003454:	429a      	cmp	r2, r3
 8003456:	d001      	beq.n	800345c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e032      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0304 	and.w	r3, r3, #4
 8003464:	2b00      	cmp	r3, #0
 8003466:	d008      	beq.n	800347a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003468:	4b19      	ldr	r3, [pc, #100]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	4916      	ldr	r1, [pc, #88]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003476:	4313      	orrs	r3, r2
 8003478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0308 	and.w	r3, r3, #8
 8003482:	2b00      	cmp	r3, #0
 8003484:	d009      	beq.n	800349a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003486:	4b12      	ldr	r3, [pc, #72]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	490e      	ldr	r1, [pc, #56]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003496:	4313      	orrs	r3, r2
 8003498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800349a:	f000 fb7f 	bl	8003b9c <HAL_RCC_GetSysClockFreq>
 800349e:	4602      	mov	r2, r0
 80034a0:	4b0b      	ldr	r3, [pc, #44]	@ (80034d0 <HAL_RCC_ClockConfig+0x1bc>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	091b      	lsrs	r3, r3, #4
 80034a6:	f003 030f 	and.w	r3, r3, #15
 80034aa:	490a      	ldr	r1, [pc, #40]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 80034ac:	5ccb      	ldrb	r3, [r1, r3]
 80034ae:	fa22 f303 	lsr.w	r3, r2, r3
 80034b2:	4a09      	ldr	r2, [pc, #36]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 80034b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034b6:	4b09      	ldr	r3, [pc, #36]	@ (80034dc <HAL_RCC_ClockConfig+0x1c8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fd fd52 	bl	8000f64 <HAL_InitTick>

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	40023c00 	.word	0x40023c00
 80034d0:	40023800 	.word	0x40023800
 80034d4:	08009850 	.word	0x08009850
 80034d8:	20000000 	.word	0x20000000
 80034dc:	20000004 	.word	0x20000004

080034e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034e4:	4b03      	ldr	r3, [pc, #12]	@ (80034f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80034e6:	681b      	ldr	r3, [r3, #0]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	20000000 	.word	0x20000000

080034f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034fc:	f7ff fff0 	bl	80034e0 <HAL_RCC_GetHCLKFreq>
 8003500:	4602      	mov	r2, r0
 8003502:	4b05      	ldr	r3, [pc, #20]	@ (8003518 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	0a9b      	lsrs	r3, r3, #10
 8003508:	f003 0307 	and.w	r3, r3, #7
 800350c:	4903      	ldr	r1, [pc, #12]	@ (800351c <HAL_RCC_GetPCLK1Freq+0x24>)
 800350e:	5ccb      	ldrb	r3, [r1, r3]
 8003510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003514:	4618      	mov	r0, r3
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40023800 	.word	0x40023800
 800351c:	08009860 	.word	0x08009860

08003520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003524:	f7ff ffdc 	bl	80034e0 <HAL_RCC_GetHCLKFreq>
 8003528:	4602      	mov	r2, r0
 800352a:	4b05      	ldr	r3, [pc, #20]	@ (8003540 <HAL_RCC_GetPCLK2Freq+0x20>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	0b5b      	lsrs	r3, r3, #13
 8003530:	f003 0307 	and.w	r3, r3, #7
 8003534:	4903      	ldr	r1, [pc, #12]	@ (8003544 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003536:	5ccb      	ldrb	r3, [r1, r3]
 8003538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800353c:	4618      	mov	r0, r3
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40023800 	.word	0x40023800
 8003544:	08009860 	.word	0x08009860

08003548 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b08c      	sub	sp, #48	@ 0x30
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8003554:	2300      	movs	r3, #0
 8003556:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003558:	2300      	movs	r3, #0
 800355a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d010      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003580:	4b6f      	ldr	r3, [pc, #444]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003582:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003586:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800358e:	496c      	ldr	r1, [pc, #432]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003590:	4313      	orrs	r3, r2
 8003592:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800359e:	2301      	movs	r3, #1
 80035a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d010      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80035ae:	4b64      	ldr	r3, [pc, #400]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035b4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035bc:	4960      	ldr	r1, [pc, #384]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80035cc:	2301      	movs	r3, #1
 80035ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0304 	and.w	r3, r3, #4
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d017      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035dc:	4b58      	ldr	r3, [pc, #352]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	4955      	ldr	r1, [pc, #340]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035fa:	d101      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80035fc:	2301      	movs	r3, #1
 80035fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003604:	2b00      	cmp	r3, #0
 8003606:	d101      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003608:	2301      	movs	r3, #1
 800360a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0308 	and.w	r3, r3, #8
 8003614:	2b00      	cmp	r3, #0
 8003616:	d017      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003618:	4b49      	ldr	r3, [pc, #292]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800361a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800361e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003626:	4946      	ldr	r1, [pc, #280]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003628:	4313      	orrs	r3, r2
 800362a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003632:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003636:	d101      	bne.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003638:	2301      	movs	r3, #1
 800363a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003644:	2301      	movs	r3, #1
 8003646:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0320 	and.w	r3, r3, #32
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 808a 	beq.w	800376a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	4b39      	ldr	r3, [pc, #228]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800365c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365e:	4a38      	ldr	r2, [pc, #224]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003664:	6413      	str	r3, [r2, #64]	@ 0x40
 8003666:	4b36      	ldr	r3, [pc, #216]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003672:	4b34      	ldr	r3, [pc, #208]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a33      	ldr	r2, [pc, #204]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800367c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800367e:	f7fd fcb5 	bl	8000fec <HAL_GetTick>
 8003682:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003684:	e008      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003686:	f7fd fcb1 	bl	8000fec <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d901      	bls.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e278      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003698:	4b2a      	ldr	r3, [pc, #168]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0f0      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036a4:	4b26      	ldr	r3, [pc, #152]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036ac:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d02f      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036bc:	6a3a      	ldr	r2, [r7, #32]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d028      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ca:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036cc:	4b1e      	ldr	r3, [pc, #120]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80036ce:	2201      	movs	r2, #1
 80036d0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80036d8:	4a19      	ldr	r2, [pc, #100]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036da:	6a3b      	ldr	r3, [r7, #32]
 80036dc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80036de:	4b18      	ldr	r3, [pc, #96]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d114      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80036ea:	f7fd fc7f 	bl	8000fec <HAL_GetTick>
 80036ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f0:	e00a      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036f2:	f7fd fc7b 	bl	8000fec <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003700:	4293      	cmp	r3, r2
 8003702:	d901      	bls.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e240      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003708:	4b0d      	ldr	r3, [pc, #52]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800370a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0ee      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003718:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800371c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003720:	d114      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003722:	4b07      	ldr	r3, [pc, #28]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003732:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003736:	4902      	ldr	r1, [pc, #8]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003738:	4313      	orrs	r3, r2
 800373a:	608b      	str	r3, [r1, #8]
 800373c:	e00c      	b.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800373e:	bf00      	nop
 8003740:	40023800 	.word	0x40023800
 8003744:	40007000 	.word	0x40007000
 8003748:	42470e40 	.word	0x42470e40
 800374c:	4b4a      	ldr	r3, [pc, #296]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	4a49      	ldr	r2, [pc, #292]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003752:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003756:	6093      	str	r3, [r2, #8]
 8003758:	4b47      	ldr	r3, [pc, #284]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800375a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003764:	4944      	ldr	r1, [pc, #272]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003766:	4313      	orrs	r3, r2
 8003768:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0310 	and.w	r3, r3, #16
 8003772:	2b00      	cmp	r3, #0
 8003774:	d004      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800377c:	4b3f      	ldr	r3, [pc, #252]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800377e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00a      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800378c:	4b3a      	ldr	r3, [pc, #232]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800378e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003792:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800379a:	4937      	ldr	r1, [pc, #220]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800379c:	4313      	orrs	r3, r2
 800379e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037ae:	4b32      	ldr	r3, [pc, #200]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037b4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037bc:	492e      	ldr	r1, [pc, #184]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d011      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037d0:	4b29      	ldr	r3, [pc, #164]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037d6:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037de:	4926      	ldr	r1, [pc, #152]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037ee:	d101      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80037f0:	2301      	movs	r3, #1
 80037f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00a      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003800:	4b1d      	ldr	r3, [pc, #116]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003802:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003806:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380e:	491a      	ldr	r1, [pc, #104]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003810:	4313      	orrs	r3, r2
 8003812:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800381e:	2b00      	cmp	r3, #0
 8003820:	d011      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8003822:	4b15      	ldr	r3, [pc, #84]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003824:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003828:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003830:	4911      	ldr	r1, [pc, #68]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003832:	4313      	orrs	r3, r2
 8003834:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800383c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003840:	d101      	bne.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8003842:	2301      	movs	r3, #1
 8003844:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003848:	2b01      	cmp	r3, #1
 800384a:	d005      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003854:	f040 80ff 	bne.w	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003858:	4b09      	ldr	r3, [pc, #36]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800385e:	f7fd fbc5 	bl	8000fec <HAL_GetTick>
 8003862:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003864:	e00e      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003866:	f7fd fbc1 	bl	8000fec <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d907      	bls.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e188      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003878:	40023800 	.word	0x40023800
 800387c:	424711e0 	.word	0x424711e0
 8003880:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003884:	4b7e      	ldr	r3, [pc, #504]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1ea      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d009      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d028      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d124      	bne.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80038b8:	4b71      	ldr	r3, [pc, #452]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038be:	0c1b      	lsrs	r3, r3, #16
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	3301      	adds	r3, #1
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038d0:	0e1b      	lsrs	r3, r3, #24
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	019b      	lsls	r3, r3, #6
 80038e2:	431a      	orrs	r2, r3
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	085b      	lsrs	r3, r3, #1
 80038e8:	3b01      	subs	r3, #1
 80038ea:	041b      	lsls	r3, r3, #16
 80038ec:	431a      	orrs	r2, r3
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	061b      	lsls	r3, r3, #24
 80038f2:	431a      	orrs	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	071b      	lsls	r3, r3, #28
 80038fa:	4961      	ldr	r1, [pc, #388]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0304 	and.w	r3, r3, #4
 800390a:	2b00      	cmp	r3, #0
 800390c:	d004      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003912:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003916:	d00a      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003920:	2b00      	cmp	r3, #0
 8003922:	d035      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003928:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800392c:	d130      	bne.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800392e:	4b54      	ldr	r3, [pc, #336]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003930:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003934:	0c1b      	lsrs	r3, r3, #16
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	3301      	adds	r3, #1
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003940:	4b4f      	ldr	r3, [pc, #316]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003942:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003946:	0f1b      	lsrs	r3, r3, #28
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	019b      	lsls	r3, r3, #6
 8003958:	431a      	orrs	r2, r3
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	085b      	lsrs	r3, r3, #1
 800395e:	3b01      	subs	r3, #1
 8003960:	041b      	lsls	r3, r3, #16
 8003962:	431a      	orrs	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	061b      	lsls	r3, r3, #24
 800396a:	431a      	orrs	r2, r3
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	071b      	lsls	r3, r3, #28
 8003970:	4943      	ldr	r1, [pc, #268]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003972:	4313      	orrs	r3, r2
 8003974:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003978:	4b41      	ldr	r3, [pc, #260]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800397a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800397e:	f023 021f 	bic.w	r2, r3, #31
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003986:	3b01      	subs	r3, #1
 8003988:	493d      	ldr	r1, [pc, #244]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003998:	2b00      	cmp	r3, #0
 800399a:	d029      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039a4:	d124      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80039a6:	4b36      	ldr	r3, [pc, #216]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039ac:	0c1b      	lsrs	r3, r3, #16
 80039ae:	f003 0303 	and.w	r3, r3, #3
 80039b2:	3301      	adds	r3, #1
 80039b4:	005b      	lsls	r3, r3, #1
 80039b6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039b8:	4b31      	ldr	r3, [pc, #196]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039be:	0f1b      	lsrs	r3, r3, #28
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	019b      	lsls	r3, r3, #6
 80039d0:	431a      	orrs	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	085b      	lsrs	r3, r3, #1
 80039d8:	3b01      	subs	r3, #1
 80039da:	041b      	lsls	r3, r3, #16
 80039dc:	431a      	orrs	r2, r3
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	061b      	lsls	r3, r3, #24
 80039e2:	431a      	orrs	r2, r3
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	071b      	lsls	r3, r3, #28
 80039e8:	4925      	ldr	r1, [pc, #148]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d016      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	019b      	lsls	r3, r3, #6
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	085b      	lsrs	r3, r3, #1
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	041b      	lsls	r3, r3, #16
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	061b      	lsls	r3, r3, #24
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	071b      	lsls	r3, r3, #28
 8003a22:	4917      	ldr	r1, [pc, #92]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a2a:	4b16      	ldr	r3, [pc, #88]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a30:	f7fd fadc 	bl	8000fec <HAL_GetTick>
 8003a34:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a38:	f7fd fad8 	bl	8000fec <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e09f      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8003a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	f040 8095 	bne.w	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a64:	f7fd fac2 	bl	8000fec <HAL_GetTick>
 8003a68:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a6a:	e00f      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a6c:	f7fd fabe 	bl	8000fec <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d908      	bls.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e085      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800
 8003a84:	42470068 	.word	0x42470068
 8003a88:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a8c:	4b41      	ldr	r3, [pc, #260]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a98:	d0e8      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d02b      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d127      	bne.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003ac2:	4b34      	ldr	r3, [pc, #208]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ac8:	0c1b      	lsrs	r3, r3, #16
 8003aca:	f003 0303 	and.w	r3, r3, #3
 8003ace:	3301      	adds	r3, #1
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	699a      	ldr	r2, [r3, #24]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	69db      	ldr	r3, [r3, #28]
 8003adc:	019b      	lsls	r3, r3, #6
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	085b      	lsrs	r3, r3, #1
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	041b      	lsls	r3, r3, #16
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aee:	061b      	lsls	r3, r3, #24
 8003af0:	4928      	ldr	r1, [pc, #160]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003af8:	4b26      	ldr	r3, [pc, #152]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003afa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003afe:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b06:	3b01      	subs	r3, #1
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	4922      	ldr	r1, [pc, #136]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d01d      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b26:	d118      	bne.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b28:	4b1a      	ldr	r3, [pc, #104]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2e:	0e1b      	lsrs	r3, r3, #24
 8003b30:	f003 030f 	and.w	r3, r3, #15
 8003b34:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	699a      	ldr	r2, [r3, #24]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	019b      	lsls	r3, r3, #6
 8003b40:	431a      	orrs	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	085b      	lsrs	r3, r3, #1
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	041b      	lsls	r3, r3, #16
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	061b      	lsls	r3, r3, #24
 8003b52:	4910      	ldr	r1, [pc, #64]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b60:	f7fd fa44 	bl	8000fec <HAL_GetTick>
 8003b64:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b66:	e008      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b68:	f7fd fa40 	bl	8000fec <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d901      	bls.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e007      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b7a:	4b06      	ldr	r3, [pc, #24]	@ (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b86:	d1ef      	bne.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3730      	adds	r7, #48	@ 0x30
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40023800 	.word	0x40023800
 8003b98:	42470070 	.word	0x42470070

08003b9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ba0:	b0ae      	sub	sp, #184	@ 0xb8
 8003ba2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003baa:	2300      	movs	r3, #0
 8003bac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bc2:	4bcb      	ldr	r3, [pc, #812]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
 8003bca:	2b0c      	cmp	r3, #12
 8003bcc:	f200 8206 	bhi.w	8003fdc <HAL_RCC_GetSysClockFreq+0x440>
 8003bd0:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd6:	bf00      	nop
 8003bd8:	08003c0d 	.word	0x08003c0d
 8003bdc:	08003fdd 	.word	0x08003fdd
 8003be0:	08003fdd 	.word	0x08003fdd
 8003be4:	08003fdd 	.word	0x08003fdd
 8003be8:	08003c15 	.word	0x08003c15
 8003bec:	08003fdd 	.word	0x08003fdd
 8003bf0:	08003fdd 	.word	0x08003fdd
 8003bf4:	08003fdd 	.word	0x08003fdd
 8003bf8:	08003c1d 	.word	0x08003c1d
 8003bfc:	08003fdd 	.word	0x08003fdd
 8003c00:	08003fdd 	.word	0x08003fdd
 8003c04:	08003fdd 	.word	0x08003fdd
 8003c08:	08003e0d 	.word	0x08003e0d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c0c:	4bb9      	ldr	r3, [pc, #740]	@ (8003ef4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c12:	e1e7      	b.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c14:	4bb8      	ldr	r3, [pc, #736]	@ (8003ef8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c1a:	e1e3      	b.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c1c:	4bb4      	ldr	r3, [pc, #720]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c28:	4bb1      	ldr	r3, [pc, #708]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d071      	beq.n	8003d18 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c34:	4bae      	ldr	r3, [pc, #696]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	099b      	lsrs	r3, r3, #6
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c40:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003c44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c50:	2300      	movs	r3, #0
 8003c52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c5a:	4622      	mov	r2, r4
 8003c5c:	462b      	mov	r3, r5
 8003c5e:	f04f 0000 	mov.w	r0, #0
 8003c62:	f04f 0100 	mov.w	r1, #0
 8003c66:	0159      	lsls	r1, r3, #5
 8003c68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c6c:	0150      	lsls	r0, r2, #5
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	4621      	mov	r1, r4
 8003c74:	1a51      	subs	r1, r2, r1
 8003c76:	6439      	str	r1, [r7, #64]	@ 0x40
 8003c78:	4629      	mov	r1, r5
 8003c7a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c80:	f04f 0200 	mov.w	r2, #0
 8003c84:	f04f 0300 	mov.w	r3, #0
 8003c88:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003c8c:	4649      	mov	r1, r9
 8003c8e:	018b      	lsls	r3, r1, #6
 8003c90:	4641      	mov	r1, r8
 8003c92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c96:	4641      	mov	r1, r8
 8003c98:	018a      	lsls	r2, r1, #6
 8003c9a:	4641      	mov	r1, r8
 8003c9c:	1a51      	subs	r1, r2, r1
 8003c9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ca0:	4649      	mov	r1, r9
 8003ca2:	eb63 0301 	sbc.w	r3, r3, r1
 8003ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ca8:	f04f 0200 	mov.w	r2, #0
 8003cac:	f04f 0300 	mov.w	r3, #0
 8003cb0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003cb4:	4649      	mov	r1, r9
 8003cb6:	00cb      	lsls	r3, r1, #3
 8003cb8:	4641      	mov	r1, r8
 8003cba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cbe:	4641      	mov	r1, r8
 8003cc0:	00ca      	lsls	r2, r1, #3
 8003cc2:	4610      	mov	r0, r2
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	4622      	mov	r2, r4
 8003cca:	189b      	adds	r3, r3, r2
 8003ccc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cce:	462b      	mov	r3, r5
 8003cd0:	460a      	mov	r2, r1
 8003cd2:	eb42 0303 	adc.w	r3, r2, r3
 8003cd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cd8:	f04f 0200 	mov.w	r2, #0
 8003cdc:	f04f 0300 	mov.w	r3, #0
 8003ce0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ce4:	4629      	mov	r1, r5
 8003ce6:	024b      	lsls	r3, r1, #9
 8003ce8:	4621      	mov	r1, r4
 8003cea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cee:	4621      	mov	r1, r4
 8003cf0:	024a      	lsls	r2, r1, #9
 8003cf2:	4610      	mov	r0, r2
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d04:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003d08:	f7fc fad2 	bl	80002b0 <__aeabi_uldivmod>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	4613      	mov	r3, r2
 8003d12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d16:	e067      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d18:	4b75      	ldr	r3, [pc, #468]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	099b      	lsrs	r3, r3, #6
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d24:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003d28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d32:	2300      	movs	r3, #0
 8003d34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d36:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003d3a:	4622      	mov	r2, r4
 8003d3c:	462b      	mov	r3, r5
 8003d3e:	f04f 0000 	mov.w	r0, #0
 8003d42:	f04f 0100 	mov.w	r1, #0
 8003d46:	0159      	lsls	r1, r3, #5
 8003d48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d4c:	0150      	lsls	r0, r2, #5
 8003d4e:	4602      	mov	r2, r0
 8003d50:	460b      	mov	r3, r1
 8003d52:	4621      	mov	r1, r4
 8003d54:	1a51      	subs	r1, r2, r1
 8003d56:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003d58:	4629      	mov	r1, r5
 8003d5a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d60:	f04f 0200 	mov.w	r2, #0
 8003d64:	f04f 0300 	mov.w	r3, #0
 8003d68:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003d6c:	4649      	mov	r1, r9
 8003d6e:	018b      	lsls	r3, r1, #6
 8003d70:	4641      	mov	r1, r8
 8003d72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d76:	4641      	mov	r1, r8
 8003d78:	018a      	lsls	r2, r1, #6
 8003d7a:	4641      	mov	r1, r8
 8003d7c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d80:	4649      	mov	r1, r9
 8003d82:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d86:	f04f 0200 	mov.w	r2, #0
 8003d8a:	f04f 0300 	mov.w	r3, #0
 8003d8e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d92:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d9a:	4692      	mov	sl, r2
 8003d9c:	469b      	mov	fp, r3
 8003d9e:	4623      	mov	r3, r4
 8003da0:	eb1a 0303 	adds.w	r3, sl, r3
 8003da4:	623b      	str	r3, [r7, #32]
 8003da6:	462b      	mov	r3, r5
 8003da8:	eb4b 0303 	adc.w	r3, fp, r3
 8003dac:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dae:	f04f 0200 	mov.w	r2, #0
 8003db2:	f04f 0300 	mov.w	r3, #0
 8003db6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003dba:	4629      	mov	r1, r5
 8003dbc:	028b      	lsls	r3, r1, #10
 8003dbe:	4621      	mov	r1, r4
 8003dc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	028a      	lsls	r2, r1, #10
 8003dc8:	4610      	mov	r0, r2
 8003dca:	4619      	mov	r1, r3
 8003dcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	673b      	str	r3, [r7, #112]	@ 0x70
 8003dd4:	677a      	str	r2, [r7, #116]	@ 0x74
 8003dd6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003dda:	f7fc fa69 	bl	80002b0 <__aeabi_uldivmod>
 8003dde:	4602      	mov	r2, r0
 8003de0:	460b      	mov	r3, r1
 8003de2:	4613      	mov	r3, r2
 8003de4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003de8:	4b41      	ldr	r3, [pc, #260]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	0c1b      	lsrs	r3, r3, #16
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	3301      	adds	r3, #1
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003dfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003dfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e0a:	e0eb      	b.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e0c:	4b38      	ldr	r3, [pc, #224]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e18:	4b35      	ldr	r3, [pc, #212]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d06b      	beq.n	8003efc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e24:	4b32      	ldr	r3, [pc, #200]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	099b      	lsrs	r3, r3, #6
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e36:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e38:	2300      	movs	r3, #0
 8003e3a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e3c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003e40:	4622      	mov	r2, r4
 8003e42:	462b      	mov	r3, r5
 8003e44:	f04f 0000 	mov.w	r0, #0
 8003e48:	f04f 0100 	mov.w	r1, #0
 8003e4c:	0159      	lsls	r1, r3, #5
 8003e4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e52:	0150      	lsls	r0, r2, #5
 8003e54:	4602      	mov	r2, r0
 8003e56:	460b      	mov	r3, r1
 8003e58:	4621      	mov	r1, r4
 8003e5a:	1a51      	subs	r1, r2, r1
 8003e5c:	61b9      	str	r1, [r7, #24]
 8003e5e:	4629      	mov	r1, r5
 8003e60:	eb63 0301 	sbc.w	r3, r3, r1
 8003e64:	61fb      	str	r3, [r7, #28]
 8003e66:	f04f 0200 	mov.w	r2, #0
 8003e6a:	f04f 0300 	mov.w	r3, #0
 8003e6e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003e72:	4659      	mov	r1, fp
 8003e74:	018b      	lsls	r3, r1, #6
 8003e76:	4651      	mov	r1, sl
 8003e78:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e7c:	4651      	mov	r1, sl
 8003e7e:	018a      	lsls	r2, r1, #6
 8003e80:	4651      	mov	r1, sl
 8003e82:	ebb2 0801 	subs.w	r8, r2, r1
 8003e86:	4659      	mov	r1, fp
 8003e88:	eb63 0901 	sbc.w	r9, r3, r1
 8003e8c:	f04f 0200 	mov.w	r2, #0
 8003e90:	f04f 0300 	mov.w	r3, #0
 8003e94:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e98:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e9c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ea0:	4690      	mov	r8, r2
 8003ea2:	4699      	mov	r9, r3
 8003ea4:	4623      	mov	r3, r4
 8003ea6:	eb18 0303 	adds.w	r3, r8, r3
 8003eaa:	613b      	str	r3, [r7, #16]
 8003eac:	462b      	mov	r3, r5
 8003eae:	eb49 0303 	adc.w	r3, r9, r3
 8003eb2:	617b      	str	r3, [r7, #20]
 8003eb4:	f04f 0200 	mov.w	r2, #0
 8003eb8:	f04f 0300 	mov.w	r3, #0
 8003ebc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003ec0:	4629      	mov	r1, r5
 8003ec2:	024b      	lsls	r3, r1, #9
 8003ec4:	4621      	mov	r1, r4
 8003ec6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003eca:	4621      	mov	r1, r4
 8003ecc:	024a      	lsls	r2, r1, #9
 8003ece:	4610      	mov	r0, r2
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003eda:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003edc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ee0:	f7fc f9e6 	bl	80002b0 <__aeabi_uldivmod>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	4613      	mov	r3, r2
 8003eea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003eee:	e065      	b.n	8003fbc <HAL_RCC_GetSysClockFreq+0x420>
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	00f42400 	.word	0x00f42400
 8003ef8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003efc:	4b3d      	ldr	r3, [pc, #244]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	099b      	lsrs	r3, r3, #6
 8003f02:	2200      	movs	r2, #0
 8003f04:	4618      	mov	r0, r3
 8003f06:	4611      	mov	r1, r2
 8003f08:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f0e:	2300      	movs	r3, #0
 8003f10:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f12:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003f16:	4642      	mov	r2, r8
 8003f18:	464b      	mov	r3, r9
 8003f1a:	f04f 0000 	mov.w	r0, #0
 8003f1e:	f04f 0100 	mov.w	r1, #0
 8003f22:	0159      	lsls	r1, r3, #5
 8003f24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f28:	0150      	lsls	r0, r2, #5
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4641      	mov	r1, r8
 8003f30:	1a51      	subs	r1, r2, r1
 8003f32:	60b9      	str	r1, [r7, #8]
 8003f34:	4649      	mov	r1, r9
 8003f36:	eb63 0301 	sbc.w	r3, r3, r1
 8003f3a:	60fb      	str	r3, [r7, #12]
 8003f3c:	f04f 0200 	mov.w	r2, #0
 8003f40:	f04f 0300 	mov.w	r3, #0
 8003f44:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003f48:	4659      	mov	r1, fp
 8003f4a:	018b      	lsls	r3, r1, #6
 8003f4c:	4651      	mov	r1, sl
 8003f4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f52:	4651      	mov	r1, sl
 8003f54:	018a      	lsls	r2, r1, #6
 8003f56:	4651      	mov	r1, sl
 8003f58:	1a54      	subs	r4, r2, r1
 8003f5a:	4659      	mov	r1, fp
 8003f5c:	eb63 0501 	sbc.w	r5, r3, r1
 8003f60:	f04f 0200 	mov.w	r2, #0
 8003f64:	f04f 0300 	mov.w	r3, #0
 8003f68:	00eb      	lsls	r3, r5, #3
 8003f6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f6e:	00e2      	lsls	r2, r4, #3
 8003f70:	4614      	mov	r4, r2
 8003f72:	461d      	mov	r5, r3
 8003f74:	4643      	mov	r3, r8
 8003f76:	18e3      	adds	r3, r4, r3
 8003f78:	603b      	str	r3, [r7, #0]
 8003f7a:	464b      	mov	r3, r9
 8003f7c:	eb45 0303 	adc.w	r3, r5, r3
 8003f80:	607b      	str	r3, [r7, #4]
 8003f82:	f04f 0200 	mov.w	r2, #0
 8003f86:	f04f 0300 	mov.w	r3, #0
 8003f8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f8e:	4629      	mov	r1, r5
 8003f90:	028b      	lsls	r3, r1, #10
 8003f92:	4621      	mov	r1, r4
 8003f94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f98:	4621      	mov	r1, r4
 8003f9a:	028a      	lsls	r2, r1, #10
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fa8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003faa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003fae:	f7fc f97f 	bl	80002b0 <__aeabi_uldivmod>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	0f1b      	lsrs	r3, r3, #28
 8003fc2:	f003 0307 	and.w	r3, r3, #7
 8003fc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003fca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003fce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003fda:	e003      	b.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fdc:	4b06      	ldr	r3, [pc, #24]	@ (8003ff8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003fde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003fe2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fe4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	37b8      	adds	r7, #184	@ 0xb8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ff2:	bf00      	nop
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	00f42400 	.word	0x00f42400

08003ffc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e28d      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 8083 	beq.w	8004122 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800401c:	4b94      	ldr	r3, [pc, #592]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 030c 	and.w	r3, r3, #12
 8004024:	2b04      	cmp	r3, #4
 8004026:	d019      	beq.n	800405c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004028:	4b91      	ldr	r3, [pc, #580]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 030c 	and.w	r3, r3, #12
        || \
 8004030:	2b08      	cmp	r3, #8
 8004032:	d106      	bne.n	8004042 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004034:	4b8e      	ldr	r3, [pc, #568]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800403c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004040:	d00c      	beq.n	800405c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004042:	4b8b      	ldr	r3, [pc, #556]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800404a:	2b0c      	cmp	r3, #12
 800404c:	d112      	bne.n	8004074 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404e:	4b88      	ldr	r3, [pc, #544]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004056:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800405a:	d10b      	bne.n	8004074 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405c:	4b84      	ldr	r3, [pc, #528]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d05b      	beq.n	8004120 <HAL_RCC_OscConfig+0x124>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d157      	bne.n	8004120 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e25a      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800407c:	d106      	bne.n	800408c <HAL_RCC_OscConfig+0x90>
 800407e:	4b7c      	ldr	r3, [pc, #496]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a7b      	ldr	r2, [pc, #492]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	e01d      	b.n	80040c8 <HAL_RCC_OscConfig+0xcc>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004094:	d10c      	bne.n	80040b0 <HAL_RCC_OscConfig+0xb4>
 8004096:	4b76      	ldr	r3, [pc, #472]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a75      	ldr	r2, [pc, #468]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 800409c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040a0:	6013      	str	r3, [r2, #0]
 80040a2:	4b73      	ldr	r3, [pc, #460]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a72      	ldr	r2, [pc, #456]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80040a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	e00b      	b.n	80040c8 <HAL_RCC_OscConfig+0xcc>
 80040b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80040b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a6b      	ldr	r2, [pc, #428]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80040c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d013      	beq.n	80040f8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d0:	f7fc ff8c 	bl	8000fec <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d8:	f7fc ff88 	bl	8000fec <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b64      	cmp	r3, #100	@ 0x64
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e21f      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ea:	4b61      	ldr	r3, [pc, #388]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d0f0      	beq.n	80040d8 <HAL_RCC_OscConfig+0xdc>
 80040f6:	e014      	b.n	8004122 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f8:	f7fc ff78 	bl	8000fec <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040fe:	e008      	b.n	8004112 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004100:	f7fc ff74 	bl	8000fec <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b64      	cmp	r3, #100	@ 0x64
 800410c:	d901      	bls.n	8004112 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e20b      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004112:	4b57      	ldr	r3, [pc, #348]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1f0      	bne.n	8004100 <HAL_RCC_OscConfig+0x104>
 800411e:	e000      	b.n	8004122 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d06f      	beq.n	800420e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800412e:	4b50      	ldr	r3, [pc, #320]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 030c 	and.w	r3, r3, #12
 8004136:	2b00      	cmp	r3, #0
 8004138:	d017      	beq.n	800416a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800413a:	4b4d      	ldr	r3, [pc, #308]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
        || \
 8004142:	2b08      	cmp	r3, #8
 8004144:	d105      	bne.n	8004152 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004146:	4b4a      	ldr	r3, [pc, #296]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00b      	beq.n	800416a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004152:	4b47      	ldr	r3, [pc, #284]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800415a:	2b0c      	cmp	r3, #12
 800415c:	d11c      	bne.n	8004198 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800415e:	4b44      	ldr	r3, [pc, #272]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d116      	bne.n	8004198 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800416a:	4b41      	ldr	r3, [pc, #260]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d005      	beq.n	8004182 <HAL_RCC_OscConfig+0x186>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d001      	beq.n	8004182 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e1d3      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004182:	4b3b      	ldr	r3, [pc, #236]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	4937      	ldr	r1, [pc, #220]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004192:	4313      	orrs	r3, r2
 8004194:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004196:	e03a      	b.n	800420e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d020      	beq.n	80041e2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041a0:	4b34      	ldr	r3, [pc, #208]	@ (8004274 <HAL_RCC_OscConfig+0x278>)
 80041a2:	2201      	movs	r2, #1
 80041a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a6:	f7fc ff21 	bl	8000fec <HAL_GetTick>
 80041aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ac:	e008      	b.n	80041c0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ae:	f7fc ff1d 	bl	8000fec <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e1b4      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d0f0      	beq.n	80041ae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041cc:	4b28      	ldr	r3, [pc, #160]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	4925      	ldr	r1, [pc, #148]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	600b      	str	r3, [r1, #0]
 80041e0:	e015      	b.n	800420e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041e2:	4b24      	ldr	r3, [pc, #144]	@ (8004274 <HAL_RCC_OscConfig+0x278>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e8:	f7fc ff00 	bl	8000fec <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041f0:	f7fc fefc 	bl	8000fec <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e193      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004202:	4b1b      	ldr	r3, [pc, #108]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1f0      	bne.n	80041f0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d036      	beq.n	8004288 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d016      	beq.n	8004250 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004222:	4b15      	ldr	r3, [pc, #84]	@ (8004278 <HAL_RCC_OscConfig+0x27c>)
 8004224:	2201      	movs	r2, #1
 8004226:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004228:	f7fc fee0 	bl	8000fec <HAL_GetTick>
 800422c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004230:	f7fc fedc 	bl	8000fec <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b02      	cmp	r3, #2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e173      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004242:	4b0b      	ldr	r3, [pc, #44]	@ (8004270 <HAL_RCC_OscConfig+0x274>)
 8004244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d0f0      	beq.n	8004230 <HAL_RCC_OscConfig+0x234>
 800424e:	e01b      	b.n	8004288 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004250:	4b09      	ldr	r3, [pc, #36]	@ (8004278 <HAL_RCC_OscConfig+0x27c>)
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004256:	f7fc fec9 	bl	8000fec <HAL_GetTick>
 800425a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800425c:	e00e      	b.n	800427c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800425e:	f7fc fec5 	bl	8000fec <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d907      	bls.n	800427c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e15c      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
 8004270:	40023800 	.word	0x40023800
 8004274:	42470000 	.word	0x42470000
 8004278:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800427c:	4b8a      	ldr	r3, [pc, #552]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 800427e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1ea      	bne.n	800425e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0304 	and.w	r3, r3, #4
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 8097 	beq.w	80043c4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004296:	2300      	movs	r3, #0
 8004298:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800429a:	4b83      	ldr	r3, [pc, #524]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10f      	bne.n	80042c6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	4b7f      	ldr	r3, [pc, #508]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 80042ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ae:	4a7e      	ldr	r2, [pc, #504]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 80042b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80042b6:	4b7c      	ldr	r3, [pc, #496]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 80042b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042be:	60bb      	str	r3, [r7, #8]
 80042c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042c2:	2301      	movs	r3, #1
 80042c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c6:	4b79      	ldr	r3, [pc, #484]	@ (80044ac <HAL_RCC_OscConfig+0x4b0>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d118      	bne.n	8004304 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042d2:	4b76      	ldr	r3, [pc, #472]	@ (80044ac <HAL_RCC_OscConfig+0x4b0>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a75      	ldr	r2, [pc, #468]	@ (80044ac <HAL_RCC_OscConfig+0x4b0>)
 80042d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042de:	f7fc fe85 	bl	8000fec <HAL_GetTick>
 80042e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e6:	f7fc fe81 	bl	8000fec <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e118      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f8:	4b6c      	ldr	r3, [pc, #432]	@ (80044ac <HAL_RCC_OscConfig+0x4b0>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0f0      	beq.n	80042e6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d106      	bne.n	800431a <HAL_RCC_OscConfig+0x31e>
 800430c:	4b66      	ldr	r3, [pc, #408]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 800430e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004310:	4a65      	ldr	r2, [pc, #404]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004312:	f043 0301 	orr.w	r3, r3, #1
 8004316:	6713      	str	r3, [r2, #112]	@ 0x70
 8004318:	e01c      	b.n	8004354 <HAL_RCC_OscConfig+0x358>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	2b05      	cmp	r3, #5
 8004320:	d10c      	bne.n	800433c <HAL_RCC_OscConfig+0x340>
 8004322:	4b61      	ldr	r3, [pc, #388]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004326:	4a60      	ldr	r2, [pc, #384]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004328:	f043 0304 	orr.w	r3, r3, #4
 800432c:	6713      	str	r3, [r2, #112]	@ 0x70
 800432e:	4b5e      	ldr	r3, [pc, #376]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004332:	4a5d      	ldr	r2, [pc, #372]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004334:	f043 0301 	orr.w	r3, r3, #1
 8004338:	6713      	str	r3, [r2, #112]	@ 0x70
 800433a:	e00b      	b.n	8004354 <HAL_RCC_OscConfig+0x358>
 800433c:	4b5a      	ldr	r3, [pc, #360]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004340:	4a59      	ldr	r2, [pc, #356]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004342:	f023 0301 	bic.w	r3, r3, #1
 8004346:	6713      	str	r3, [r2, #112]	@ 0x70
 8004348:	4b57      	ldr	r3, [pc, #348]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 800434a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800434c:	4a56      	ldr	r2, [pc, #344]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 800434e:	f023 0304 	bic.w	r3, r3, #4
 8004352:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d015      	beq.n	8004388 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800435c:	f7fc fe46 	bl	8000fec <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004362:	e00a      	b.n	800437a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004364:	f7fc fe42 	bl	8000fec <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004372:	4293      	cmp	r3, r2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e0d7      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800437a:	4b4b      	ldr	r3, [pc, #300]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 800437c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0ee      	beq.n	8004364 <HAL_RCC_OscConfig+0x368>
 8004386:	e014      	b.n	80043b2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004388:	f7fc fe30 	bl	8000fec <HAL_GetTick>
 800438c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800438e:	e00a      	b.n	80043a6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004390:	f7fc fe2c 	bl	8000fec <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800439e:	4293      	cmp	r3, r2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e0c1      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043a6:	4b40      	ldr	r3, [pc, #256]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 80043a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1ee      	bne.n	8004390 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043b2:	7dfb      	ldrb	r3, [r7, #23]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d105      	bne.n	80043c4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b8:	4b3b      	ldr	r3, [pc, #236]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 80043ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043bc:	4a3a      	ldr	r2, [pc, #232]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 80043be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 80ad 	beq.w	8004528 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043ce:	4b36      	ldr	r3, [pc, #216]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 030c 	and.w	r3, r3, #12
 80043d6:	2b08      	cmp	r3, #8
 80043d8:	d060      	beq.n	800449c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d145      	bne.n	800446e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043e2:	4b33      	ldr	r3, [pc, #204]	@ (80044b0 <HAL_RCC_OscConfig+0x4b4>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e8:	f7fc fe00 	bl	8000fec <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f0:	f7fc fdfc 	bl	8000fec <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e093      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004402:	4b29      	ldr	r3, [pc, #164]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f0      	bne.n	80043f0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69da      	ldr	r2, [r3, #28]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441c:	019b      	lsls	r3, r3, #6
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004424:	085b      	lsrs	r3, r3, #1
 8004426:	3b01      	subs	r3, #1
 8004428:	041b      	lsls	r3, r3, #16
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004430:	061b      	lsls	r3, r3, #24
 8004432:	431a      	orrs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004438:	071b      	lsls	r3, r3, #28
 800443a:	491b      	ldr	r1, [pc, #108]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 800443c:	4313      	orrs	r3, r2
 800443e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004440:	4b1b      	ldr	r3, [pc, #108]	@ (80044b0 <HAL_RCC_OscConfig+0x4b4>)
 8004442:	2201      	movs	r2, #1
 8004444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004446:	f7fc fdd1 	bl	8000fec <HAL_GetTick>
 800444a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800444c:	e008      	b.n	8004460 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800444e:	f7fc fdcd 	bl	8000fec <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	2b02      	cmp	r3, #2
 800445a:	d901      	bls.n	8004460 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e064      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004460:	4b11      	ldr	r3, [pc, #68]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d0f0      	beq.n	800444e <HAL_RCC_OscConfig+0x452>
 800446c:	e05c      	b.n	8004528 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800446e:	4b10      	ldr	r3, [pc, #64]	@ (80044b0 <HAL_RCC_OscConfig+0x4b4>)
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004474:	f7fc fdba 	bl	8000fec <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800447c:	f7fc fdb6 	bl	8000fec <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e04d      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800448e:	4b06      	ldr	r3, [pc, #24]	@ (80044a8 <HAL_RCC_OscConfig+0x4ac>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1f0      	bne.n	800447c <HAL_RCC_OscConfig+0x480>
 800449a:	e045      	b.n	8004528 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d107      	bne.n	80044b4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e040      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40007000 	.word	0x40007000
 80044b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044b4:	4b1f      	ldr	r3, [pc, #124]	@ (8004534 <HAL_RCC_OscConfig+0x538>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d030      	beq.n	8004524 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d129      	bne.n	8004524 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044da:	429a      	cmp	r2, r3
 80044dc:	d122      	bne.n	8004524 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044e4:	4013      	ands	r3, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d119      	bne.n	8004524 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fa:	085b      	lsrs	r3, r3, #1
 80044fc:	3b01      	subs	r3, #1
 80044fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004500:	429a      	cmp	r2, r3
 8004502:	d10f      	bne.n	8004524 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004510:	429a      	cmp	r2, r3
 8004512:	d107      	bne.n	8004524 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004520:	429a      	cmp	r2, r3
 8004522:	d001      	beq.n	8004528 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e000      	b.n	800452a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3718      	adds	r7, #24
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	40023800 	.word	0x40023800

08004538 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e07b      	b.n	8004642 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454e:	2b00      	cmp	r3, #0
 8004550:	d108      	bne.n	8004564 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800455a:	d009      	beq.n	8004570 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	61da      	str	r2, [r3, #28]
 8004562:	e005      	b.n	8004570 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d106      	bne.n	8004590 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7fc fb8c 	bl	8000ca8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80045b8:	431a      	orrs	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045e0:	431a      	orrs	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f4:	ea42 0103 	orr.w	r1, r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	f003 0104 	and.w	r1, r3, #4
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004616:	f003 0210 	and.w	r2, r3, #16
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69da      	ldr	r2, [r3, #28]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004630:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e042      	b.n	80046e2 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d106      	bne.n	8004676 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f7fc fb61 	bl	8000d38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2224      	movs	r2, #36	@ 0x24
 800467a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800468c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 f82c 	bl	80046ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	691a      	ldr	r2, [r3, #16]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	695a      	ldr	r2, [r3, #20]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046b2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68da      	ldr	r2, [r3, #12]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046c2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2220      	movs	r2, #32
 80046d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046f0:	b0c0      	sub	sp, #256	@ 0x100
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004708:	68d9      	ldr	r1, [r3, #12]
 800470a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	ea40 0301 	orr.w	r3, r0, r1
 8004714:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	431a      	orrs	r2, r3
 8004724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	431a      	orrs	r2, r3
 800472c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	4313      	orrs	r3, r2
 8004734:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004744:	f021 010c 	bic.w	r1, r1, #12
 8004748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004752:	430b      	orrs	r3, r1
 8004754:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004766:	6999      	ldr	r1, [r3, #24]
 8004768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	ea40 0301 	orr.w	r3, r0, r1
 8004772:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	4b8f      	ldr	r3, [pc, #572]	@ (80049b8 <UART_SetConfig+0x2cc>)
 800477c:	429a      	cmp	r2, r3
 800477e:	d005      	beq.n	800478c <UART_SetConfig+0xa0>
 8004780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	4b8d      	ldr	r3, [pc, #564]	@ (80049bc <UART_SetConfig+0x2d0>)
 8004788:	429a      	cmp	r2, r3
 800478a:	d104      	bne.n	8004796 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800478c:	f7fe fec8 	bl	8003520 <HAL_RCC_GetPCLK2Freq>
 8004790:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004794:	e003      	b.n	800479e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004796:	f7fe feaf 	bl	80034f8 <HAL_RCC_GetPCLK1Freq>
 800479a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800479e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047a8:	f040 810c 	bne.w	80049c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047b0:	2200      	movs	r2, #0
 80047b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80047b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80047ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80047be:	4622      	mov	r2, r4
 80047c0:	462b      	mov	r3, r5
 80047c2:	1891      	adds	r1, r2, r2
 80047c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80047c6:	415b      	adcs	r3, r3
 80047c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80047ce:	4621      	mov	r1, r4
 80047d0:	eb12 0801 	adds.w	r8, r2, r1
 80047d4:	4629      	mov	r1, r5
 80047d6:	eb43 0901 	adc.w	r9, r3, r1
 80047da:	f04f 0200 	mov.w	r2, #0
 80047de:	f04f 0300 	mov.w	r3, #0
 80047e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047ee:	4690      	mov	r8, r2
 80047f0:	4699      	mov	r9, r3
 80047f2:	4623      	mov	r3, r4
 80047f4:	eb18 0303 	adds.w	r3, r8, r3
 80047f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80047fc:	462b      	mov	r3, r5
 80047fe:	eb49 0303 	adc.w	r3, r9, r3
 8004802:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004812:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004816:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800481a:	460b      	mov	r3, r1
 800481c:	18db      	adds	r3, r3, r3
 800481e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004820:	4613      	mov	r3, r2
 8004822:	eb42 0303 	adc.w	r3, r2, r3
 8004826:	657b      	str	r3, [r7, #84]	@ 0x54
 8004828:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800482c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004830:	f7fb fd3e 	bl	80002b0 <__aeabi_uldivmod>
 8004834:	4602      	mov	r2, r0
 8004836:	460b      	mov	r3, r1
 8004838:	4b61      	ldr	r3, [pc, #388]	@ (80049c0 <UART_SetConfig+0x2d4>)
 800483a:	fba3 2302 	umull	r2, r3, r3, r2
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	011c      	lsls	r4, r3, #4
 8004842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004846:	2200      	movs	r2, #0
 8004848:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800484c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004850:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004854:	4642      	mov	r2, r8
 8004856:	464b      	mov	r3, r9
 8004858:	1891      	adds	r1, r2, r2
 800485a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800485c:	415b      	adcs	r3, r3
 800485e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004860:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004864:	4641      	mov	r1, r8
 8004866:	eb12 0a01 	adds.w	sl, r2, r1
 800486a:	4649      	mov	r1, r9
 800486c:	eb43 0b01 	adc.w	fp, r3, r1
 8004870:	f04f 0200 	mov.w	r2, #0
 8004874:	f04f 0300 	mov.w	r3, #0
 8004878:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800487c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004880:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004884:	4692      	mov	sl, r2
 8004886:	469b      	mov	fp, r3
 8004888:	4643      	mov	r3, r8
 800488a:	eb1a 0303 	adds.w	r3, sl, r3
 800488e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004892:	464b      	mov	r3, r9
 8004894:	eb4b 0303 	adc.w	r3, fp, r3
 8004898:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800489c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80048ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80048b0:	460b      	mov	r3, r1
 80048b2:	18db      	adds	r3, r3, r3
 80048b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80048b6:	4613      	mov	r3, r2
 80048b8:	eb42 0303 	adc.w	r3, r2, r3
 80048bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80048be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80048c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80048c6:	f7fb fcf3 	bl	80002b0 <__aeabi_uldivmod>
 80048ca:	4602      	mov	r2, r0
 80048cc:	460b      	mov	r3, r1
 80048ce:	4611      	mov	r1, r2
 80048d0:	4b3b      	ldr	r3, [pc, #236]	@ (80049c0 <UART_SetConfig+0x2d4>)
 80048d2:	fba3 2301 	umull	r2, r3, r3, r1
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	2264      	movs	r2, #100	@ 0x64
 80048da:	fb02 f303 	mul.w	r3, r2, r3
 80048de:	1acb      	subs	r3, r1, r3
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80048e6:	4b36      	ldr	r3, [pc, #216]	@ (80049c0 <UART_SetConfig+0x2d4>)
 80048e8:	fba3 2302 	umull	r2, r3, r3, r2
 80048ec:	095b      	lsrs	r3, r3, #5
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80048f4:	441c      	add	r4, r3
 80048f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048fa:	2200      	movs	r2, #0
 80048fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004900:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004904:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004908:	4642      	mov	r2, r8
 800490a:	464b      	mov	r3, r9
 800490c:	1891      	adds	r1, r2, r2
 800490e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004910:	415b      	adcs	r3, r3
 8004912:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004914:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004918:	4641      	mov	r1, r8
 800491a:	1851      	adds	r1, r2, r1
 800491c:	6339      	str	r1, [r7, #48]	@ 0x30
 800491e:	4649      	mov	r1, r9
 8004920:	414b      	adcs	r3, r1
 8004922:	637b      	str	r3, [r7, #52]	@ 0x34
 8004924:	f04f 0200 	mov.w	r2, #0
 8004928:	f04f 0300 	mov.w	r3, #0
 800492c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004930:	4659      	mov	r1, fp
 8004932:	00cb      	lsls	r3, r1, #3
 8004934:	4651      	mov	r1, sl
 8004936:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800493a:	4651      	mov	r1, sl
 800493c:	00ca      	lsls	r2, r1, #3
 800493e:	4610      	mov	r0, r2
 8004940:	4619      	mov	r1, r3
 8004942:	4603      	mov	r3, r0
 8004944:	4642      	mov	r2, r8
 8004946:	189b      	adds	r3, r3, r2
 8004948:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800494c:	464b      	mov	r3, r9
 800494e:	460a      	mov	r2, r1
 8004950:	eb42 0303 	adc.w	r3, r2, r3
 8004954:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004964:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004968:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800496c:	460b      	mov	r3, r1
 800496e:	18db      	adds	r3, r3, r3
 8004970:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004972:	4613      	mov	r3, r2
 8004974:	eb42 0303 	adc.w	r3, r2, r3
 8004978:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800497a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800497e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004982:	f7fb fc95 	bl	80002b0 <__aeabi_uldivmod>
 8004986:	4602      	mov	r2, r0
 8004988:	460b      	mov	r3, r1
 800498a:	4b0d      	ldr	r3, [pc, #52]	@ (80049c0 <UART_SetConfig+0x2d4>)
 800498c:	fba3 1302 	umull	r1, r3, r3, r2
 8004990:	095b      	lsrs	r3, r3, #5
 8004992:	2164      	movs	r1, #100	@ 0x64
 8004994:	fb01 f303 	mul.w	r3, r1, r3
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	3332      	adds	r3, #50	@ 0x32
 800499e:	4a08      	ldr	r2, [pc, #32]	@ (80049c0 <UART_SetConfig+0x2d4>)
 80049a0:	fba2 2303 	umull	r2, r3, r2, r3
 80049a4:	095b      	lsrs	r3, r3, #5
 80049a6:	f003 0207 	and.w	r2, r3, #7
 80049aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4422      	add	r2, r4
 80049b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80049b4:	e106      	b.n	8004bc4 <UART_SetConfig+0x4d8>
 80049b6:	bf00      	nop
 80049b8:	40011000 	.word	0x40011000
 80049bc:	40011400 	.word	0x40011400
 80049c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049c8:	2200      	movs	r2, #0
 80049ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80049ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80049d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80049d6:	4642      	mov	r2, r8
 80049d8:	464b      	mov	r3, r9
 80049da:	1891      	adds	r1, r2, r2
 80049dc:	6239      	str	r1, [r7, #32]
 80049de:	415b      	adcs	r3, r3
 80049e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80049e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049e6:	4641      	mov	r1, r8
 80049e8:	1854      	adds	r4, r2, r1
 80049ea:	4649      	mov	r1, r9
 80049ec:	eb43 0501 	adc.w	r5, r3, r1
 80049f0:	f04f 0200 	mov.w	r2, #0
 80049f4:	f04f 0300 	mov.w	r3, #0
 80049f8:	00eb      	lsls	r3, r5, #3
 80049fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049fe:	00e2      	lsls	r2, r4, #3
 8004a00:	4614      	mov	r4, r2
 8004a02:	461d      	mov	r5, r3
 8004a04:	4643      	mov	r3, r8
 8004a06:	18e3      	adds	r3, r4, r3
 8004a08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a0c:	464b      	mov	r3, r9
 8004a0e:	eb45 0303 	adc.w	r3, r5, r3
 8004a12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a26:	f04f 0200 	mov.w	r2, #0
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a32:	4629      	mov	r1, r5
 8004a34:	008b      	lsls	r3, r1, #2
 8004a36:	4621      	mov	r1, r4
 8004a38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a3c:	4621      	mov	r1, r4
 8004a3e:	008a      	lsls	r2, r1, #2
 8004a40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004a44:	f7fb fc34 	bl	80002b0 <__aeabi_uldivmod>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4b60      	ldr	r3, [pc, #384]	@ (8004bd0 <UART_SetConfig+0x4e4>)
 8004a4e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	011c      	lsls	r4, r3, #4
 8004a56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004a68:	4642      	mov	r2, r8
 8004a6a:	464b      	mov	r3, r9
 8004a6c:	1891      	adds	r1, r2, r2
 8004a6e:	61b9      	str	r1, [r7, #24]
 8004a70:	415b      	adcs	r3, r3
 8004a72:	61fb      	str	r3, [r7, #28]
 8004a74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a78:	4641      	mov	r1, r8
 8004a7a:	1851      	adds	r1, r2, r1
 8004a7c:	6139      	str	r1, [r7, #16]
 8004a7e:	4649      	mov	r1, r9
 8004a80:	414b      	adcs	r3, r1
 8004a82:	617b      	str	r3, [r7, #20]
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a90:	4659      	mov	r1, fp
 8004a92:	00cb      	lsls	r3, r1, #3
 8004a94:	4651      	mov	r1, sl
 8004a96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a9a:	4651      	mov	r1, sl
 8004a9c:	00ca      	lsls	r2, r1, #3
 8004a9e:	4610      	mov	r0, r2
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	4642      	mov	r2, r8
 8004aa6:	189b      	adds	r3, r3, r2
 8004aa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004aac:	464b      	mov	r3, r9
 8004aae:	460a      	mov	r2, r1
 8004ab0:	eb42 0303 	adc.w	r3, r2, r3
 8004ab4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ac2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ac4:	f04f 0200 	mov.w	r2, #0
 8004ac8:	f04f 0300 	mov.w	r3, #0
 8004acc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004ad0:	4649      	mov	r1, r9
 8004ad2:	008b      	lsls	r3, r1, #2
 8004ad4:	4641      	mov	r1, r8
 8004ad6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ada:	4641      	mov	r1, r8
 8004adc:	008a      	lsls	r2, r1, #2
 8004ade:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004ae2:	f7fb fbe5 	bl	80002b0 <__aeabi_uldivmod>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	4611      	mov	r1, r2
 8004aec:	4b38      	ldr	r3, [pc, #224]	@ (8004bd0 <UART_SetConfig+0x4e4>)
 8004aee:	fba3 2301 	umull	r2, r3, r3, r1
 8004af2:	095b      	lsrs	r3, r3, #5
 8004af4:	2264      	movs	r2, #100	@ 0x64
 8004af6:	fb02 f303 	mul.w	r3, r2, r3
 8004afa:	1acb      	subs	r3, r1, r3
 8004afc:	011b      	lsls	r3, r3, #4
 8004afe:	3332      	adds	r3, #50	@ 0x32
 8004b00:	4a33      	ldr	r2, [pc, #204]	@ (8004bd0 <UART_SetConfig+0x4e4>)
 8004b02:	fba2 2303 	umull	r2, r3, r2, r3
 8004b06:	095b      	lsrs	r3, r3, #5
 8004b08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b0c:	441c      	add	r4, r3
 8004b0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b12:	2200      	movs	r2, #0
 8004b14:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b16:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b18:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004b1c:	4642      	mov	r2, r8
 8004b1e:	464b      	mov	r3, r9
 8004b20:	1891      	adds	r1, r2, r2
 8004b22:	60b9      	str	r1, [r7, #8]
 8004b24:	415b      	adcs	r3, r3
 8004b26:	60fb      	str	r3, [r7, #12]
 8004b28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b2c:	4641      	mov	r1, r8
 8004b2e:	1851      	adds	r1, r2, r1
 8004b30:	6039      	str	r1, [r7, #0]
 8004b32:	4649      	mov	r1, r9
 8004b34:	414b      	adcs	r3, r1
 8004b36:	607b      	str	r3, [r7, #4]
 8004b38:	f04f 0200 	mov.w	r2, #0
 8004b3c:	f04f 0300 	mov.w	r3, #0
 8004b40:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b44:	4659      	mov	r1, fp
 8004b46:	00cb      	lsls	r3, r1, #3
 8004b48:	4651      	mov	r1, sl
 8004b4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b4e:	4651      	mov	r1, sl
 8004b50:	00ca      	lsls	r2, r1, #3
 8004b52:	4610      	mov	r0, r2
 8004b54:	4619      	mov	r1, r3
 8004b56:	4603      	mov	r3, r0
 8004b58:	4642      	mov	r2, r8
 8004b5a:	189b      	adds	r3, r3, r2
 8004b5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b5e:	464b      	mov	r3, r9
 8004b60:	460a      	mov	r2, r1
 8004b62:	eb42 0303 	adc.w	r3, r2, r3
 8004b66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b72:	667a      	str	r2, [r7, #100]	@ 0x64
 8004b74:	f04f 0200 	mov.w	r2, #0
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004b80:	4649      	mov	r1, r9
 8004b82:	008b      	lsls	r3, r1, #2
 8004b84:	4641      	mov	r1, r8
 8004b86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b8a:	4641      	mov	r1, r8
 8004b8c:	008a      	lsls	r2, r1, #2
 8004b8e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004b92:	f7fb fb8d 	bl	80002b0 <__aeabi_uldivmod>
 8004b96:	4602      	mov	r2, r0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd0 <UART_SetConfig+0x4e4>)
 8004b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8004ba0:	095b      	lsrs	r3, r3, #5
 8004ba2:	2164      	movs	r1, #100	@ 0x64
 8004ba4:	fb01 f303 	mul.w	r3, r1, r3
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	011b      	lsls	r3, r3, #4
 8004bac:	3332      	adds	r3, #50	@ 0x32
 8004bae:	4a08      	ldr	r2, [pc, #32]	@ (8004bd0 <UART_SetConfig+0x4e4>)
 8004bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb4:	095b      	lsrs	r3, r3, #5
 8004bb6:	f003 020f 	and.w	r2, r3, #15
 8004bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4422      	add	r2, r4
 8004bc2:	609a      	str	r2, [r3, #8]
}
 8004bc4:	bf00      	nop
 8004bc6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bd0:	51eb851f 	.word	0x51eb851f

08004bd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004bd4:	b084      	sub	sp, #16
 8004bd6:	b580      	push	{r7, lr}
 8004bd8:	b084      	sub	sp, #16
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
 8004bde:	f107 001c 	add.w	r0, r7, #28
 8004be2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004be6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d123      	bne.n	8004c36 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004c02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004c16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d105      	bne.n	8004c2a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f001 fae2 	bl	80061f4 <USB_CoreReset>
 8004c30:	4603      	mov	r3, r0
 8004c32:	73fb      	strb	r3, [r7, #15]
 8004c34:	e01b      	b.n	8004c6e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f001 fad6 	bl	80061f4 <USB_CoreReset>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004c4c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d106      	bne.n	8004c62 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c58:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004c60:	e005      	b.n	8004c6e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c66:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004c6e:	7fbb      	ldrb	r3, [r7, #30]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d10b      	bne.n	8004c8c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f043 0206 	orr.w	r2, r3, #6
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f043 0220 	orr.w	r2, r3, #32
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3710      	adds	r7, #16
 8004c92:	46bd      	mov	sp, r7
 8004c94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c98:	b004      	add	sp, #16
 8004c9a:	4770      	bx	lr

08004c9c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004caa:	79fb      	ldrb	r3, [r7, #7]
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d165      	bne.n	8004d7c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	4a41      	ldr	r2, [pc, #260]	@ (8004db8 <USB_SetTurnaroundTime+0x11c>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d906      	bls.n	8004cc6 <USB_SetTurnaroundTime+0x2a>
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	4a40      	ldr	r2, [pc, #256]	@ (8004dbc <USB_SetTurnaroundTime+0x120>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d202      	bcs.n	8004cc6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004cc0:	230f      	movs	r3, #15
 8004cc2:	617b      	str	r3, [r7, #20]
 8004cc4:	e062      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	4a3c      	ldr	r2, [pc, #240]	@ (8004dbc <USB_SetTurnaroundTime+0x120>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d306      	bcc.n	8004cdc <USB_SetTurnaroundTime+0x40>
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	4a3b      	ldr	r2, [pc, #236]	@ (8004dc0 <USB_SetTurnaroundTime+0x124>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d202      	bcs.n	8004cdc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004cd6:	230e      	movs	r3, #14
 8004cd8:	617b      	str	r3, [r7, #20]
 8004cda:	e057      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	4a38      	ldr	r2, [pc, #224]	@ (8004dc0 <USB_SetTurnaroundTime+0x124>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d306      	bcc.n	8004cf2 <USB_SetTurnaroundTime+0x56>
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	4a37      	ldr	r2, [pc, #220]	@ (8004dc4 <USB_SetTurnaroundTime+0x128>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d202      	bcs.n	8004cf2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004cec:	230d      	movs	r3, #13
 8004cee:	617b      	str	r3, [r7, #20]
 8004cf0:	e04c      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	4a33      	ldr	r2, [pc, #204]	@ (8004dc4 <USB_SetTurnaroundTime+0x128>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d306      	bcc.n	8004d08 <USB_SetTurnaroundTime+0x6c>
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	4a32      	ldr	r2, [pc, #200]	@ (8004dc8 <USB_SetTurnaroundTime+0x12c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d802      	bhi.n	8004d08 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004d02:	230c      	movs	r3, #12
 8004d04:	617b      	str	r3, [r7, #20]
 8004d06:	e041      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	4a2f      	ldr	r2, [pc, #188]	@ (8004dc8 <USB_SetTurnaroundTime+0x12c>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d906      	bls.n	8004d1e <USB_SetTurnaroundTime+0x82>
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	4a2e      	ldr	r2, [pc, #184]	@ (8004dcc <USB_SetTurnaroundTime+0x130>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d802      	bhi.n	8004d1e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004d18:	230b      	movs	r3, #11
 8004d1a:	617b      	str	r3, [r7, #20]
 8004d1c:	e036      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	4a2a      	ldr	r2, [pc, #168]	@ (8004dcc <USB_SetTurnaroundTime+0x130>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d906      	bls.n	8004d34 <USB_SetTurnaroundTime+0x98>
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	4a29      	ldr	r2, [pc, #164]	@ (8004dd0 <USB_SetTurnaroundTime+0x134>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d802      	bhi.n	8004d34 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004d2e:	230a      	movs	r3, #10
 8004d30:	617b      	str	r3, [r7, #20]
 8004d32:	e02b      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	4a26      	ldr	r2, [pc, #152]	@ (8004dd0 <USB_SetTurnaroundTime+0x134>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d906      	bls.n	8004d4a <USB_SetTurnaroundTime+0xae>
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	4a25      	ldr	r2, [pc, #148]	@ (8004dd4 <USB_SetTurnaroundTime+0x138>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d202      	bcs.n	8004d4a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004d44:	2309      	movs	r3, #9
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	e020      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	4a21      	ldr	r2, [pc, #132]	@ (8004dd4 <USB_SetTurnaroundTime+0x138>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d306      	bcc.n	8004d60 <USB_SetTurnaroundTime+0xc4>
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	4a20      	ldr	r2, [pc, #128]	@ (8004dd8 <USB_SetTurnaroundTime+0x13c>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d802      	bhi.n	8004d60 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004d5a:	2308      	movs	r3, #8
 8004d5c:	617b      	str	r3, [r7, #20]
 8004d5e:	e015      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	4a1d      	ldr	r2, [pc, #116]	@ (8004dd8 <USB_SetTurnaroundTime+0x13c>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d906      	bls.n	8004d76 <USB_SetTurnaroundTime+0xda>
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ddc <USB_SetTurnaroundTime+0x140>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d202      	bcs.n	8004d76 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004d70:	2307      	movs	r3, #7
 8004d72:	617b      	str	r3, [r7, #20]
 8004d74:	e00a      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004d76:	2306      	movs	r3, #6
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	e007      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004d7c:	79fb      	ldrb	r3, [r7, #7]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d102      	bne.n	8004d88 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004d82:	2309      	movs	r3, #9
 8004d84:	617b      	str	r3, [r7, #20]
 8004d86:	e001      	b.n	8004d8c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004d88:	2309      	movs	r3, #9
 8004d8a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	029b      	lsls	r3, r3, #10
 8004da0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004da4:	431a      	orrs	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	371c      	adds	r7, #28
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr
 8004db8:	00d8acbf 	.word	0x00d8acbf
 8004dbc:	00e4e1c0 	.word	0x00e4e1c0
 8004dc0:	00f42400 	.word	0x00f42400
 8004dc4:	01067380 	.word	0x01067380
 8004dc8:	011a499f 	.word	0x011a499f
 8004dcc:	01312cff 	.word	0x01312cff
 8004dd0:	014ca43f 	.word	0x014ca43f
 8004dd4:	016e3600 	.word	0x016e3600
 8004dd8:	01a6ab1f 	.word	0x01a6ab1f
 8004ddc:	01e84800 	.word	0x01e84800

08004de0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f043 0201 	orr.w	r2, r3, #1
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b083      	sub	sp, #12
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f023 0201 	bic.w	r2, r3, #1
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004e40:	78fb      	ldrb	r3, [r7, #3]
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d115      	bne.n	8004e72 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004e52:	200a      	movs	r0, #10
 8004e54:	f7fc f8d6 	bl	8001004 <HAL_Delay>
      ms += 10U;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	330a      	adds	r3, #10
 8004e5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f001 f939 	bl	80060d6 <USB_GetMode>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d01e      	beq.n	8004ea8 <USB_SetCurrentMode+0x84>
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2bc7      	cmp	r3, #199	@ 0xc7
 8004e6e:	d9f0      	bls.n	8004e52 <USB_SetCurrentMode+0x2e>
 8004e70:	e01a      	b.n	8004ea8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004e72:	78fb      	ldrb	r3, [r7, #3]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d115      	bne.n	8004ea4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004e84:	200a      	movs	r0, #10
 8004e86:	f7fc f8bd 	bl	8001004 <HAL_Delay>
      ms += 10U;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	330a      	adds	r3, #10
 8004e8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f001 f920 	bl	80060d6 <USB_GetMode>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d005      	beq.n	8004ea8 <USB_SetCurrentMode+0x84>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2bc7      	cmp	r3, #199	@ 0xc7
 8004ea0:	d9f0      	bls.n	8004e84 <USB_SetCurrentMode+0x60>
 8004ea2:	e001      	b.n	8004ea8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e005      	b.n	8004eb4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2bc8      	cmp	r3, #200	@ 0xc8
 8004eac:	d101      	bne.n	8004eb2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e000      	b.n	8004eb4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ebc:	b084      	sub	sp, #16
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b086      	sub	sp, #24
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
 8004ec6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004eca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	613b      	str	r3, [r7, #16]
 8004eda:	e009      	b.n	8004ef0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	3340      	adds	r3, #64	@ 0x40
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	3301      	adds	r3, #1
 8004eee:	613b      	str	r3, [r7, #16]
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	2b0e      	cmp	r3, #14
 8004ef4:	d9f2      	bls.n	8004edc <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004ef6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d11c      	bne.n	8004f38 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f0c:	f043 0302 	orr.w	r3, r3, #2
 8004f10:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f16:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	601a      	str	r2, [r3, #0]
 8004f36:	e005      	b.n	8004f44 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f50:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d10d      	bne.n	8004f74 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004f58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d104      	bne.n	8004f6a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004f60:	2100      	movs	r1, #0
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f968 	bl	8005238 <USB_SetDevSpeed>
 8004f68:	e008      	b.n	8004f7c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f000 f963 	bl	8005238 <USB_SetDevSpeed>
 8004f72:	e003      	b.n	8004f7c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004f74:	2103      	movs	r1, #3
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f95e 	bl	8005238 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004f7c:	2110      	movs	r1, #16
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f8fa 	bl	8005178 <USB_FlushTxFifo>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d001      	beq.n	8004f8e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f924 	bl	80051dc <USB_FlushRxFifo>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d001      	beq.n	8004f9e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	613b      	str	r3, [r7, #16]
 8004fc6:	e043      	b.n	8005050 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	015a      	lsls	r2, r3, #5
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004fda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004fde:	d118      	bne.n	8005012 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10a      	bne.n	8004ffc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	015a      	lsls	r2, r3, #5
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	4413      	add	r3, r2
 8004fee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ff8:	6013      	str	r3, [r2, #0]
 8004ffa:	e013      	b.n	8005024 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	015a      	lsls	r2, r3, #5
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	4413      	add	r3, r2
 8005004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005008:	461a      	mov	r2, r3
 800500a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	e008      	b.n	8005024 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	015a      	lsls	r2, r3, #5
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	4413      	add	r3, r2
 800501a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800501e:	461a      	mov	r2, r3
 8005020:	2300      	movs	r3, #0
 8005022:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	015a      	lsls	r2, r3, #5
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	4413      	add	r3, r2
 800502c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005030:	461a      	mov	r2, r3
 8005032:	2300      	movs	r3, #0
 8005034:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	015a      	lsls	r2, r3, #5
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	4413      	add	r3, r2
 800503e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005042:	461a      	mov	r2, r3
 8005044:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005048:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	3301      	adds	r3, #1
 800504e:	613b      	str	r3, [r7, #16]
 8005050:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005054:	461a      	mov	r2, r3
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	4293      	cmp	r3, r2
 800505a:	d3b5      	bcc.n	8004fc8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800505c:	2300      	movs	r3, #0
 800505e:	613b      	str	r3, [r7, #16]
 8005060:	e043      	b.n	80050ea <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	015a      	lsls	r2, r3, #5
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	4413      	add	r3, r2
 800506a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005074:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005078:	d118      	bne.n	80050ac <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10a      	bne.n	8005096 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	015a      	lsls	r2, r3, #5
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	4413      	add	r3, r2
 8005088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800508c:	461a      	mov	r2, r3
 800508e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005092:	6013      	str	r3, [r2, #0]
 8005094:	e013      	b.n	80050be <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	015a      	lsls	r2, r3, #5
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4413      	add	r3, r2
 800509e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050a2:	461a      	mov	r2, r3
 80050a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80050a8:	6013      	str	r3, [r2, #0]
 80050aa:	e008      	b.n	80050be <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050b8:	461a      	mov	r2, r3
 80050ba:	2300      	movs	r3, #0
 80050bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	015a      	lsls	r2, r3, #5
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	4413      	add	r3, r2
 80050c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ca:	461a      	mov	r2, r3
 80050cc:	2300      	movs	r3, #0
 80050ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	015a      	lsls	r2, r3, #5
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	4413      	add	r3, r2
 80050d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050dc:	461a      	mov	r2, r3
 80050de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80050e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	3301      	adds	r3, #1
 80050e8:	613b      	str	r3, [r7, #16]
 80050ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80050ee:	461a      	mov	r2, r3
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d3b5      	bcc.n	8005062 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005104:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005108:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005116:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005118:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800511c:	2b00      	cmp	r3, #0
 800511e:	d105      	bne.n	800512c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	f043 0210 	orr.w	r2, r3, #16
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	699a      	ldr	r2, [r3, #24]
 8005130:	4b10      	ldr	r3, [pc, #64]	@ (8005174 <USB_DevInit+0x2b8>)
 8005132:	4313      	orrs	r3, r2
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005138:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800513c:	2b00      	cmp	r3, #0
 800513e:	d005      	beq.n	800514c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	f043 0208 	orr.w	r2, r3, #8
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800514c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005150:	2b01      	cmp	r3, #1
 8005152:	d107      	bne.n	8005164 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800515c:	f043 0304 	orr.w	r3, r3, #4
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005164:	7dfb      	ldrb	r3, [r7, #23]
}
 8005166:	4618      	mov	r0, r3
 8005168:	3718      	adds	r7, #24
 800516a:	46bd      	mov	sp, r7
 800516c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005170:	b004      	add	sp, #16
 8005172:	4770      	bx	lr
 8005174:	803c3800 	.word	0x803c3800

08005178 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005182:	2300      	movs	r3, #0
 8005184:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	3301      	adds	r3, #1
 800518a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005192:	d901      	bls.n	8005198 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e01b      	b.n	80051d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	2b00      	cmp	r3, #0
 800519e:	daf2      	bge.n	8005186 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80051a0:	2300      	movs	r3, #0
 80051a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	019b      	lsls	r3, r3, #6
 80051a8:	f043 0220 	orr.w	r2, r3, #32
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	3301      	adds	r3, #1
 80051b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051bc:	d901      	bls.n	80051c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e006      	b.n	80051d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	f003 0320 	and.w	r3, r3, #32
 80051ca:	2b20      	cmp	r3, #32
 80051cc:	d0f0      	beq.n	80051b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80051ce:	2300      	movs	r3, #0
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3714      	adds	r7, #20
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80051dc:	b480      	push	{r7}
 80051de:	b085      	sub	sp, #20
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	3301      	adds	r3, #1
 80051ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051f4:	d901      	bls.n	80051fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e018      	b.n	800522c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	daf2      	bge.n	80051e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005202:	2300      	movs	r3, #0
 8005204:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2210      	movs	r2, #16
 800520a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	3301      	adds	r3, #1
 8005210:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005218:	d901      	bls.n	800521e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e006      	b.n	800522c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	f003 0310 	and.w	r3, r3, #16
 8005226:	2b10      	cmp	r3, #16
 8005228:	d0f0      	beq.n	800520c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	78fb      	ldrb	r3, [r7, #3]
 8005252:	68f9      	ldr	r1, [r7, #12]
 8005254:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005258:	4313      	orrs	r3, r2
 800525a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3714      	adds	r7, #20
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800526a:	b480      	push	{r7}
 800526c:	b087      	sub	sp, #28
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f003 0306 	and.w	r3, r3, #6
 8005282:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d102      	bne.n	8005290 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800528a:	2300      	movs	r3, #0
 800528c:	75fb      	strb	r3, [r7, #23]
 800528e:	e00a      	b.n	80052a6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2b02      	cmp	r3, #2
 8005294:	d002      	beq.n	800529c <USB_GetDevSpeed+0x32>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2b06      	cmp	r3, #6
 800529a:	d102      	bne.n	80052a2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800529c:	2302      	movs	r3, #2
 800529e:	75fb      	strb	r3, [r7, #23]
 80052a0:	e001      	b.n	80052a6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80052a2:	230f      	movs	r3, #15
 80052a4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80052a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	371c      	adds	r7, #28
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	785b      	ldrb	r3, [r3, #1]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d13a      	bne.n	8005346 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052d6:	69da      	ldr	r2, [r3, #28]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	f003 030f 	and.w	r3, r3, #15
 80052e0:	2101      	movs	r1, #1
 80052e2:	fa01 f303 	lsl.w	r3, r1, r3
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	68f9      	ldr	r1, [r7, #12]
 80052ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80052ee:	4313      	orrs	r3, r2
 80052f0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	015a      	lsls	r2, r3, #5
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4413      	add	r3, r2
 80052fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d155      	bne.n	80053b4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	015a      	lsls	r2, r3, #5
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	4413      	add	r3, r2
 8005310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	791b      	ldrb	r3, [r3, #4]
 8005322:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005324:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	059b      	lsls	r3, r3, #22
 800532a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800532c:	4313      	orrs	r3, r2
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	0151      	lsls	r1, r2, #5
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	440a      	add	r2, r1
 8005336:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800533a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800533e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005342:	6013      	str	r3, [r2, #0]
 8005344:	e036      	b.n	80053b4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800534c:	69da      	ldr	r2, [r3, #28]
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	f003 030f 	and.w	r3, r3, #15
 8005356:	2101      	movs	r1, #1
 8005358:	fa01 f303 	lsl.w	r3, r1, r3
 800535c:	041b      	lsls	r3, r3, #16
 800535e:	68f9      	ldr	r1, [r7, #12]
 8005360:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005364:	4313      	orrs	r3, r2
 8005366:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	015a      	lsls	r2, r3, #5
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	4413      	add	r3, r2
 8005370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d11a      	bne.n	80053b4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	015a      	lsls	r2, r3, #5
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	4413      	add	r3, r2
 8005386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	791b      	ldrb	r3, [r3, #4]
 8005398:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800539a:	430b      	orrs	r3, r1
 800539c:	4313      	orrs	r3, r2
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	0151      	lsls	r1, r2, #5
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	440a      	add	r2, r1
 80053a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053b2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
	...

080053c4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b085      	sub	sp, #20
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	781b      	ldrb	r3, [r3, #0]
 80053d6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	785b      	ldrb	r3, [r3, #1]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d161      	bne.n	80054a4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	015a      	lsls	r2, r3, #5
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	4413      	add	r3, r2
 80053e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053f6:	d11f      	bne.n	8005438 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	015a      	lsls	r2, r3, #5
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	4413      	add	r3, r2
 8005400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68ba      	ldr	r2, [r7, #8]
 8005408:	0151      	lsls	r1, r2, #5
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	440a      	add	r2, r1
 800540e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005412:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005416:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	015a      	lsls	r2, r3, #5
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	4413      	add	r3, r2
 8005420:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68ba      	ldr	r2, [r7, #8]
 8005428:	0151      	lsls	r1, r2, #5
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	440a      	add	r2, r1
 800542e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005432:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005436:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800543e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	f003 030f 	and.w	r3, r3, #15
 8005448:	2101      	movs	r1, #1
 800544a:	fa01 f303 	lsl.w	r3, r1, r3
 800544e:	b29b      	uxth	r3, r3
 8005450:	43db      	mvns	r3, r3
 8005452:	68f9      	ldr	r1, [r7, #12]
 8005454:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005458:	4013      	ands	r3, r2
 800545a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005462:	69da      	ldr	r2, [r3, #28]
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	f003 030f 	and.w	r3, r3, #15
 800546c:	2101      	movs	r1, #1
 800546e:	fa01 f303 	lsl.w	r3, r1, r3
 8005472:	b29b      	uxth	r3, r3
 8005474:	43db      	mvns	r3, r3
 8005476:	68f9      	ldr	r1, [r7, #12]
 8005478:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800547c:	4013      	ands	r3, r2
 800547e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	015a      	lsls	r2, r3, #5
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	4413      	add	r3, r2
 8005488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	0159      	lsls	r1, r3, #5
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	440b      	add	r3, r1
 8005496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800549a:	4619      	mov	r1, r3
 800549c:	4b35      	ldr	r3, [pc, #212]	@ (8005574 <USB_DeactivateEndpoint+0x1b0>)
 800549e:	4013      	ands	r3, r2
 80054a0:	600b      	str	r3, [r1, #0]
 80054a2:	e060      	b.n	8005566 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	015a      	lsls	r2, r3, #5
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4413      	add	r3, r2
 80054ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054ba:	d11f      	bne.n	80054fc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	015a      	lsls	r2, r3, #5
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	4413      	add	r3, r2
 80054c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	0151      	lsls	r1, r2, #5
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	440a      	add	r2, r1
 80054d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80054da:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	015a      	lsls	r2, r3, #5
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	4413      	add	r3, r2
 80054e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	0151      	lsls	r1, r2, #5
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	440a      	add	r2, r1
 80054f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80054fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	f003 030f 	and.w	r3, r3, #15
 800550c:	2101      	movs	r1, #1
 800550e:	fa01 f303 	lsl.w	r3, r1, r3
 8005512:	041b      	lsls	r3, r3, #16
 8005514:	43db      	mvns	r3, r3
 8005516:	68f9      	ldr	r1, [r7, #12]
 8005518:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800551c:	4013      	ands	r3, r2
 800551e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005526:	69da      	ldr	r2, [r3, #28]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	f003 030f 	and.w	r3, r3, #15
 8005530:	2101      	movs	r1, #1
 8005532:	fa01 f303 	lsl.w	r3, r1, r3
 8005536:	041b      	lsls	r3, r3, #16
 8005538:	43db      	mvns	r3, r3
 800553a:	68f9      	ldr	r1, [r7, #12]
 800553c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005540:	4013      	ands	r3, r2
 8005542:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	015a      	lsls	r2, r3, #5
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	4413      	add	r3, r2
 800554c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	0159      	lsls	r1, r3, #5
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	440b      	add	r3, r1
 800555a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800555e:	4619      	mov	r1, r3
 8005560:	4b05      	ldr	r3, [pc, #20]	@ (8005578 <USB_DeactivateEndpoint+0x1b4>)
 8005562:	4013      	ands	r3, r2
 8005564:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr
 8005574:	ec337800 	.word	0xec337800
 8005578:	eff37800 	.word	0xeff37800

0800557c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b08a      	sub	sp, #40	@ 0x28
 8005580:	af02      	add	r7, sp, #8
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	4613      	mov	r3, r2
 8005588:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	785b      	ldrb	r3, [r3, #1]
 8005598:	2b01      	cmp	r3, #1
 800559a:	f040 817f 	bne.w	800589c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d132      	bne.n	800560c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	015a      	lsls	r2, r3, #5
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	4413      	add	r3, r2
 80055ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	0151      	lsls	r1, r2, #5
 80055b8:	69fa      	ldr	r2, [r7, #28]
 80055ba:	440a      	add	r2, r1
 80055bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055c0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80055c4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80055c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	015a      	lsls	r2, r3, #5
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	4413      	add	r3, r2
 80055d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	69ba      	ldr	r2, [r7, #24]
 80055da:	0151      	lsls	r1, r2, #5
 80055dc:	69fa      	ldr	r2, [r7, #28]
 80055de:	440a      	add	r2, r1
 80055e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80055e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	69ba      	ldr	r2, [r7, #24]
 80055fa:	0151      	lsls	r1, r2, #5
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	440a      	add	r2, r1
 8005600:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005604:	0cdb      	lsrs	r3, r3, #19
 8005606:	04db      	lsls	r3, r3, #19
 8005608:	6113      	str	r3, [r2, #16]
 800560a:	e097      	b.n	800573c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	4413      	add	r3, r2
 8005614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	0151      	lsls	r1, r2, #5
 800561e:	69fa      	ldr	r2, [r7, #28]
 8005620:	440a      	add	r2, r1
 8005622:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005626:	0cdb      	lsrs	r3, r3, #19
 8005628:	04db      	lsls	r3, r3, #19
 800562a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	015a      	lsls	r2, r3, #5
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	4413      	add	r3, r2
 8005634:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	69ba      	ldr	r2, [r7, #24]
 800563c:	0151      	lsls	r1, r2, #5
 800563e:	69fa      	ldr	r2, [r7, #28]
 8005640:	440a      	add	r2, r1
 8005642:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005646:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800564a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800564e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d11a      	bne.n	800568c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	429a      	cmp	r2, r3
 8005660:	d903      	bls.n	800566a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	689a      	ldr	r2, [r3, #8]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	015a      	lsls	r2, r3, #5
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	4413      	add	r3, r2
 8005672:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	0151      	lsls	r1, r2, #5
 800567c:	69fa      	ldr	r2, [r7, #28]
 800567e:	440a      	add	r2, r1
 8005680:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005684:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005688:	6113      	str	r3, [r2, #16]
 800568a:	e044      	b.n	8005716 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	691a      	ldr	r2, [r3, #16]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	4413      	add	r3, r2
 8005696:	1e5a      	subs	r2, r3, #1
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	015a      	lsls	r2, r3, #5
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	4413      	add	r3, r2
 80056aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ae:	691a      	ldr	r2, [r3, #16]
 80056b0:	8afb      	ldrh	r3, [r7, #22]
 80056b2:	04d9      	lsls	r1, r3, #19
 80056b4:	4ba4      	ldr	r3, [pc, #656]	@ (8005948 <USB_EPStartXfer+0x3cc>)
 80056b6:	400b      	ands	r3, r1
 80056b8:	69b9      	ldr	r1, [r7, #24]
 80056ba:	0148      	lsls	r0, r1, #5
 80056bc:	69f9      	ldr	r1, [r7, #28]
 80056be:	4401      	add	r1, r0
 80056c0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80056c4:	4313      	orrs	r3, r2
 80056c6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	791b      	ldrb	r3, [r3, #4]
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d122      	bne.n	8005716 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	69ba      	ldr	r2, [r7, #24]
 80056e0:	0151      	lsls	r1, r2, #5
 80056e2:	69fa      	ldr	r2, [r7, #28]
 80056e4:	440a      	add	r2, r1
 80056e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056ea:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80056ee:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	015a      	lsls	r2, r3, #5
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	4413      	add	r3, r2
 80056f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056fc:	691a      	ldr	r2, [r3, #16]
 80056fe:	8afb      	ldrh	r3, [r7, #22]
 8005700:	075b      	lsls	r3, r3, #29
 8005702:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005706:	69b9      	ldr	r1, [r7, #24]
 8005708:	0148      	lsls	r0, r1, #5
 800570a:	69f9      	ldr	r1, [r7, #28]
 800570c:	4401      	add	r1, r0
 800570e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005712:	4313      	orrs	r3, r2
 8005714:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	015a      	lsls	r2, r3, #5
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	4413      	add	r3, r2
 800571e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005722:	691a      	ldr	r2, [r3, #16]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800572c:	69b9      	ldr	r1, [r7, #24]
 800572e:	0148      	lsls	r0, r1, #5
 8005730:	69f9      	ldr	r1, [r7, #28]
 8005732:	4401      	add	r1, r0
 8005734:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005738:	4313      	orrs	r3, r2
 800573a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800573c:	79fb      	ldrb	r3, [r7, #7]
 800573e:	2b01      	cmp	r3, #1
 8005740:	d14b      	bne.n	80057da <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	69db      	ldr	r3, [r3, #28]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d009      	beq.n	800575e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	015a      	lsls	r2, r3, #5
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	4413      	add	r3, r2
 8005752:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005756:	461a      	mov	r2, r3
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	69db      	ldr	r3, [r3, #28]
 800575c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	791b      	ldrb	r3, [r3, #4]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d128      	bne.n	80057b8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005772:	2b00      	cmp	r3, #0
 8005774:	d110      	bne.n	8005798 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	015a      	lsls	r2, r3, #5
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	4413      	add	r3, r2
 800577e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	0151      	lsls	r1, r2, #5
 8005788:	69fa      	ldr	r2, [r7, #28]
 800578a:	440a      	add	r2, r1
 800578c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005790:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005794:	6013      	str	r3, [r2, #0]
 8005796:	e00f      	b.n	80057b8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	015a      	lsls	r2, r3, #5
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	4413      	add	r3, r2
 80057a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	69ba      	ldr	r2, [r7, #24]
 80057a8:	0151      	lsls	r1, r2, #5
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	440a      	add	r2, r1
 80057ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057b6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	015a      	lsls	r2, r3, #5
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	4413      	add	r3, r2
 80057c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	69ba      	ldr	r2, [r7, #24]
 80057c8:	0151      	lsls	r1, r2, #5
 80057ca:	69fa      	ldr	r2, [r7, #28]
 80057cc:	440a      	add	r2, r1
 80057ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80057d6:	6013      	str	r3, [r2, #0]
 80057d8:	e166      	b.n	8005aa8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	015a      	lsls	r2, r3, #5
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	4413      	add	r3, r2
 80057e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	0151      	lsls	r1, r2, #5
 80057ec:	69fa      	ldr	r2, [r7, #28]
 80057ee:	440a      	add	r2, r1
 80057f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057f4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80057f8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	791b      	ldrb	r3, [r3, #4]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d015      	beq.n	800582e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 814e 	beq.w	8005aa8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	f003 030f 	and.w	r3, r3, #15
 800581c:	2101      	movs	r1, #1
 800581e:	fa01 f303 	lsl.w	r3, r1, r3
 8005822:	69f9      	ldr	r1, [r7, #28]
 8005824:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005828:	4313      	orrs	r3, r2
 800582a:	634b      	str	r3, [r1, #52]	@ 0x34
 800582c:	e13c      	b.n	8005aa8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800583a:	2b00      	cmp	r3, #0
 800583c:	d110      	bne.n	8005860 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	015a      	lsls	r2, r3, #5
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	4413      	add	r3, r2
 8005846:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	69ba      	ldr	r2, [r7, #24]
 800584e:	0151      	lsls	r1, r2, #5
 8005850:	69fa      	ldr	r2, [r7, #28]
 8005852:	440a      	add	r2, r1
 8005854:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005858:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800585c:	6013      	str	r3, [r2, #0]
 800585e:	e00f      	b.n	8005880 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	015a      	lsls	r2, r3, #5
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	4413      	add	r3, r2
 8005868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	69ba      	ldr	r2, [r7, #24]
 8005870:	0151      	lsls	r1, r2, #5
 8005872:	69fa      	ldr	r2, [r7, #28]
 8005874:	440a      	add	r2, r1
 8005876:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800587a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800587e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	68d9      	ldr	r1, [r3, #12]
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	781a      	ldrb	r2, [r3, #0]
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	b298      	uxth	r0, r3
 800588e:	79fb      	ldrb	r3, [r7, #7]
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	4603      	mov	r3, r0
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f000 f9b9 	bl	8005c0c <USB_WritePacket>
 800589a:	e105      	b.n	8005aa8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	015a      	lsls	r2, r3, #5
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	69ba      	ldr	r2, [r7, #24]
 80058ac:	0151      	lsls	r1, r2, #5
 80058ae:	69fa      	ldr	r2, [r7, #28]
 80058b0:	440a      	add	r2, r1
 80058b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058b6:	0cdb      	lsrs	r3, r3, #19
 80058b8:	04db      	lsls	r3, r3, #19
 80058ba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80058bc:	69bb      	ldr	r3, [r7, #24]
 80058be:	015a      	lsls	r2, r3, #5
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	4413      	add	r3, r2
 80058c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	0151      	lsls	r1, r2, #5
 80058ce:	69fa      	ldr	r2, [r7, #28]
 80058d0:	440a      	add	r2, r1
 80058d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058d6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80058da:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80058de:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d132      	bne.n	800594c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	689a      	ldr	r2, [r3, #8]
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	689a      	ldr	r2, [r3, #8]
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	015a      	lsls	r2, r3, #5
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	4413      	add	r3, r2
 8005906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800590a:	691a      	ldr	r2, [r3, #16]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	6a1b      	ldr	r3, [r3, #32]
 8005910:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005914:	69b9      	ldr	r1, [r7, #24]
 8005916:	0148      	lsls	r0, r1, #5
 8005918:	69f9      	ldr	r1, [r7, #28]
 800591a:	4401      	add	r1, r0
 800591c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005920:	4313      	orrs	r3, r2
 8005922:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	015a      	lsls	r2, r3, #5
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	4413      	add	r3, r2
 800592c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	69ba      	ldr	r2, [r7, #24]
 8005934:	0151      	lsls	r1, r2, #5
 8005936:	69fa      	ldr	r2, [r7, #28]
 8005938:	440a      	add	r2, r1
 800593a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800593e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005942:	6113      	str	r3, [r2, #16]
 8005944:	e062      	b.n	8005a0c <USB_EPStartXfer+0x490>
 8005946:	bf00      	nop
 8005948:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d123      	bne.n	800599c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	015a      	lsls	r2, r3, #5
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	4413      	add	r3, r2
 800595c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005960:	691a      	ldr	r2, [r3, #16]
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800596a:	69b9      	ldr	r1, [r7, #24]
 800596c:	0148      	lsls	r0, r1, #5
 800596e:	69f9      	ldr	r1, [r7, #28]
 8005970:	4401      	add	r1, r0
 8005972:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005976:	4313      	orrs	r3, r2
 8005978:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	0151      	lsls	r1, r2, #5
 800598c:	69fa      	ldr	r2, [r7, #28]
 800598e:	440a      	add	r2, r1
 8005990:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005994:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005998:	6113      	str	r3, [r2, #16]
 800599a:	e037      	b.n	8005a0c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	691a      	ldr	r2, [r3, #16]
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	4413      	add	r3, r2
 80059a6:	1e5a      	subs	r2, r3, #1
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	8afa      	ldrh	r2, [r7, #22]
 80059b8:	fb03 f202 	mul.w	r2, r3, r2
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	015a      	lsls	r2, r3, #5
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	4413      	add	r3, r2
 80059c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059cc:	691a      	ldr	r2, [r3, #16]
 80059ce:	8afb      	ldrh	r3, [r7, #22]
 80059d0:	04d9      	lsls	r1, r3, #19
 80059d2:	4b38      	ldr	r3, [pc, #224]	@ (8005ab4 <USB_EPStartXfer+0x538>)
 80059d4:	400b      	ands	r3, r1
 80059d6:	69b9      	ldr	r1, [r7, #24]
 80059d8:	0148      	lsls	r0, r1, #5
 80059da:	69f9      	ldr	r1, [r7, #28]
 80059dc:	4401      	add	r1, r0
 80059de:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80059e2:	4313      	orrs	r3, r2
 80059e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	015a      	lsls	r2, r3, #5
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	4413      	add	r3, r2
 80059ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059f2:	691a      	ldr	r2, [r3, #16]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059fc:	69b9      	ldr	r1, [r7, #24]
 80059fe:	0148      	lsls	r0, r1, #5
 8005a00:	69f9      	ldr	r1, [r7, #28]
 8005a02:	4401      	add	r1, r0
 8005a04:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005a0c:	79fb      	ldrb	r3, [r7, #7]
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d10d      	bne.n	8005a2e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d009      	beq.n	8005a2e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	68d9      	ldr	r1, [r3, #12]
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	015a      	lsls	r2, r3, #5
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	4413      	add	r3, r2
 8005a26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a2a:	460a      	mov	r2, r1
 8005a2c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	791b      	ldrb	r3, [r3, #4]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d128      	bne.n	8005a88 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d110      	bne.n	8005a68 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	015a      	lsls	r2, r3, #5
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	0151      	lsls	r1, r2, #5
 8005a58:	69fa      	ldr	r2, [r7, #28]
 8005a5a:	440a      	add	r2, r1
 8005a5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a60:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005a64:	6013      	str	r3, [r2, #0]
 8005a66:	e00f      	b.n	8005a88 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	015a      	lsls	r2, r3, #5
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	4413      	add	r3, r2
 8005a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	0151      	lsls	r1, r2, #5
 8005a7a:	69fa      	ldr	r2, [r7, #28]
 8005a7c:	440a      	add	r2, r1
 8005a7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a86:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	69ba      	ldr	r2, [r7, #24]
 8005a98:	0151      	lsls	r1, r2, #5
 8005a9a:	69fa      	ldr	r2, [r7, #28]
 8005a9c:	440a      	add	r2, r1
 8005a9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005aa2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005aa6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3720      	adds	r7, #32
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	1ff80000 	.word	0x1ff80000

08005ab8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b087      	sub	sp, #28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	785b      	ldrb	r3, [r3, #1]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d14a      	bne.n	8005b6c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	781b      	ldrb	r3, [r3, #0]
 8005ada:	015a      	lsls	r2, r3, #5
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005aea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005aee:	f040 8086 	bne.w	8005bfe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	015a      	lsls	r2, r3, #5
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	4413      	add	r3, r2
 8005afc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	683a      	ldr	r2, [r7, #0]
 8005b04:	7812      	ldrb	r2, [r2, #0]
 8005b06:	0151      	lsls	r1, r2, #5
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	440a      	add	r2, r1
 8005b0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b10:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005b14:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	015a      	lsls	r2, r3, #5
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	7812      	ldrb	r2, [r2, #0]
 8005b2a:	0151      	lsls	r1, r2, #5
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	440a      	add	r2, r1
 8005b30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005b38:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d902      	bls.n	8005b50 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	75fb      	strb	r3, [r7, #23]
          break;
 8005b4e:	e056      	b.n	8005bfe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b68:	d0e7      	beq.n	8005b3a <USB_EPStopXfer+0x82>
 8005b6a:	e048      	b.n	8005bfe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b84:	d13b      	bne.n	8005bfe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	015a      	lsls	r2, r3, #5
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	4413      	add	r3, r2
 8005b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	683a      	ldr	r2, [r7, #0]
 8005b98:	7812      	ldrb	r2, [r2, #0]
 8005b9a:	0151      	lsls	r1, r2, #5
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	440a      	add	r2, r1
 8005ba0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ba4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ba8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	015a      	lsls	r2, r3, #5
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	683a      	ldr	r2, [r7, #0]
 8005bbc:	7812      	ldrb	r2, [r2, #0]
 8005bbe:	0151      	lsls	r1, r2, #5
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	440a      	add	r2, r1
 8005bc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bc8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005bcc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d902      	bls.n	8005be4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	75fb      	strb	r3, [r7, #23]
          break;
 8005be2:	e00c      	b.n	8005bfe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005bf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005bfc:	d0e7      	beq.n	8005bce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	371c      	adds	r7, #28
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b089      	sub	sp, #36	@ 0x24
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	4611      	mov	r1, r2
 8005c18:	461a      	mov	r2, r3
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	71fb      	strb	r3, [r7, #7]
 8005c1e:	4613      	mov	r3, r2
 8005c20:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005c2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d123      	bne.n	8005c7a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005c32:	88bb      	ldrh	r3, [r7, #4]
 8005c34:	3303      	adds	r3, #3
 8005c36:	089b      	lsrs	r3, r3, #2
 8005c38:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61bb      	str	r3, [r7, #24]
 8005c3e:	e018      	b.n	8005c72 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005c40:	79fb      	ldrb	r3, [r7, #7]
 8005c42:	031a      	lsls	r2, r3, #12
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	4413      	add	r3, r2
 8005c48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	3301      	adds	r3, #1
 8005c58:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	3301      	adds	r3, #1
 8005c64:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	61bb      	str	r3, [r7, #24]
 8005c72:	69ba      	ldr	r2, [r7, #24]
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d3e2      	bcc.n	8005c40 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3724      	adds	r7, #36	@ 0x24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b08b      	sub	sp, #44	@ 0x2c
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	4613      	mov	r3, r2
 8005c94:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005c9e:	88fb      	ldrh	r3, [r7, #6]
 8005ca0:	089b      	lsrs	r3, r3, #2
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005ca6:	88fb      	ldrh	r3, [r7, #6]
 8005ca8:	f003 0303 	and.w	r3, r3, #3
 8005cac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005cae:	2300      	movs	r3, #0
 8005cb0:	623b      	str	r3, [r7, #32]
 8005cb2:	e014      	b.n	8005cde <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cbe:	601a      	str	r2, [r3, #0]
    pDest++;
 8005cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc8:	3301      	adds	r3, #1
 8005cca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cce:	3301      	adds	r3, #1
 8005cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005cd8:	6a3b      	ldr	r3, [r7, #32]
 8005cda:	3301      	adds	r3, #1
 8005cdc:	623b      	str	r3, [r7, #32]
 8005cde:	6a3a      	ldr	r2, [r7, #32]
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d3e6      	bcc.n	8005cb4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005ce6:	8bfb      	ldrh	r3, [r7, #30]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d01e      	beq.n	8005d2a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005cec:	2300      	movs	r3, #0
 8005cee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	f107 0310 	add.w	r3, r7, #16
 8005cfc:	6812      	ldr	r2, [r2, #0]
 8005cfe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	6a3b      	ldr	r3, [r7, #32]
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	00db      	lsls	r3, r3, #3
 8005d08:	fa22 f303 	lsr.w	r3, r2, r3
 8005d0c:	b2da      	uxtb	r2, r3
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d10:	701a      	strb	r2, [r3, #0]
      i++;
 8005d12:	6a3b      	ldr	r3, [r7, #32]
 8005d14:	3301      	adds	r3, #1
 8005d16:	623b      	str	r3, [r7, #32]
      pDest++;
 8005d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005d1e:	8bfb      	ldrh	r3, [r7, #30]
 8005d20:	3b01      	subs	r3, #1
 8005d22:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005d24:	8bfb      	ldrh	r3, [r7, #30]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1ea      	bne.n	8005d00 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	372c      	adds	r7, #44	@ 0x2c
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	785b      	ldrb	r3, [r3, #1]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d12c      	bne.n	8005dae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	015a      	lsls	r2, r3, #5
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	db12      	blt.n	8005d8c <USB_EPSetStall+0x54>
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00f      	beq.n	8005d8c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	015a      	lsls	r2, r3, #5
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	4413      	add	r3, r2
 8005d74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	0151      	lsls	r1, r2, #5
 8005d7e:	68fa      	ldr	r2, [r7, #12]
 8005d80:	440a      	add	r2, r1
 8005d82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d86:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005d8a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	0151      	lsls	r1, r2, #5
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	440a      	add	r2, r1
 8005da2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005da6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005daa:	6013      	str	r3, [r2, #0]
 8005dac:	e02b      	b.n	8005e06 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	015a      	lsls	r2, r3, #5
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	db12      	blt.n	8005de6 <USB_EPSetStall+0xae>
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00f      	beq.n	8005de6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	015a      	lsls	r2, r3, #5
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	4413      	add	r3, r2
 8005dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	0151      	lsls	r1, r2, #5
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	440a      	add	r2, r1
 8005ddc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005de0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005de4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	015a      	lsls	r2, r3, #5
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	4413      	add	r3, r2
 8005dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68ba      	ldr	r2, [r7, #8]
 8005df6:	0151      	lsls	r1, r2, #5
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	440a      	add	r2, r1
 8005dfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005e04:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3714      	adds	r7, #20
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b085      	sub	sp, #20
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	785b      	ldrb	r3, [r3, #1]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d128      	bne.n	8005e82 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	015a      	lsls	r2, r3, #5
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4413      	add	r3, r2
 8005e38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	0151      	lsls	r1, r2, #5
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	440a      	add	r2, r1
 8005e46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005e4e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	791b      	ldrb	r3, [r3, #4]
 8005e54:	2b03      	cmp	r3, #3
 8005e56:	d003      	beq.n	8005e60 <USB_EPClearStall+0x4c>
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	791b      	ldrb	r3, [r3, #4]
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d138      	bne.n	8005ed2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	015a      	lsls	r2, r3, #5
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4413      	add	r3, r2
 8005e68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	0151      	lsls	r1, r2, #5
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	440a      	add	r2, r1
 8005e76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	e027      	b.n	8005ed2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68ba      	ldr	r2, [r7, #8]
 8005e92:	0151      	lsls	r1, r2, #5
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	440a      	add	r2, r1
 8005e98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e9c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ea0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	791b      	ldrb	r3, [r3, #4]
 8005ea6:	2b03      	cmp	r3, #3
 8005ea8:	d003      	beq.n	8005eb2 <USB_EPClearStall+0x9e>
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	791b      	ldrb	r3, [r3, #4]
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d10f      	bne.n	8005ed2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	015a      	lsls	r2, r3, #5
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	4413      	add	r3, r2
 8005eba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68ba      	ldr	r2, [r7, #8]
 8005ec2:	0151      	lsls	r1, r2, #5
 8005ec4:	68fa      	ldr	r2, [r7, #12]
 8005ec6:	440a      	add	r2, r1
 8005ec8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ed0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3714      	adds	r7, #20
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b085      	sub	sp, #20
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	460b      	mov	r3, r1
 8005eea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005efe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005f02:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	78fb      	ldrb	r3, [r7, #3]
 8005f0e:	011b      	lsls	r3, r3, #4
 8005f10:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005f14:	68f9      	ldr	r1, [r7, #12]
 8005f16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3714      	adds	r7, #20
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b085      	sub	sp, #20
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005f46:	f023 0303 	bic.w	r3, r3, #3
 8005f4a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f5a:	f023 0302 	bic.w	r3, r3, #2
 8005f5e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3714      	adds	r7, #20
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr

08005f6e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b085      	sub	sp, #20
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005f88:	f023 0303 	bic.w	r3, r3, #3
 8005f8c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	68fa      	ldr	r2, [r7, #12]
 8005f98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f9c:	f043 0302 	orr.w	r3, r3, #2
 8005fa0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	695b      	ldr	r3, [r3, #20]
 8005fbc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b085      	sub	sp, #20
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ff2:	69db      	ldr	r3, [r3, #28]
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	0c1b      	lsrs	r3, r3, #16
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3714      	adds	r7, #20
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr

0800600a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800600a:	b480      	push	{r7}
 800600c:	b085      	sub	sp, #20
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	68ba      	ldr	r2, [r7, #8]
 800602a:	4013      	ands	r3, r2
 800602c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	b29b      	uxth	r3, r3
}
 8006032:	4618      	mov	r0, r3
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr

0800603e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800603e:	b480      	push	{r7}
 8006040:	b085      	sub	sp, #20
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
 8006046:	460b      	mov	r3, r1
 8006048:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800604e:	78fb      	ldrb	r3, [r7, #3]
 8006050:	015a      	lsls	r2, r3, #5
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4413      	add	r3, r2
 8006056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006064:	695b      	ldr	r3, [r3, #20]
 8006066:	68ba      	ldr	r2, [r7, #8]
 8006068:	4013      	ands	r3, r2
 800606a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800606c:	68bb      	ldr	r3, [r7, #8]
}
 800606e:	4618      	mov	r0, r3
 8006070:	3714      	adds	r7, #20
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800607a:	b480      	push	{r7}
 800607c:	b087      	sub	sp, #28
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	460b      	mov	r3, r1
 8006084:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800609a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800609c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800609e:	78fb      	ldrb	r3, [r7, #3]
 80060a0:	f003 030f 	and.w	r3, r3, #15
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	fa22 f303 	lsr.w	r3, r2, r3
 80060aa:	01db      	lsls	r3, r3, #7
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80060b4:	78fb      	ldrb	r3, [r7, #3]
 80060b6:	015a      	lsls	r2, r3, #5
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	4413      	add	r3, r2
 80060bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	4013      	ands	r3, r2
 80060c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80060c8:	68bb      	ldr	r3, [r7, #8]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	371c      	adds	r7, #28
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr

080060d6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80060d6:	b480      	push	{r7}
 80060d8:	b083      	sub	sp, #12
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	f003 0301 	and.w	r3, r3, #1
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b085      	sub	sp, #20
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800610c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006110:	f023 0307 	bic.w	r3, r3, #7
 8006114:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006124:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006128:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3714      	adds	r7, #20
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006138:	b480      	push	{r7}
 800613a:	b087      	sub	sp, #28
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	460b      	mov	r3, r1
 8006142:	607a      	str	r2, [r7, #4]
 8006144:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	333c      	adds	r3, #60	@ 0x3c
 800614e:	3304      	adds	r3, #4
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	4a26      	ldr	r2, [pc, #152]	@ (80061f0 <USB_EP0_OutStart+0xb8>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d90a      	bls.n	8006172 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006168:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800616c:	d101      	bne.n	8006172 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800616e:	2300      	movs	r3, #0
 8006170:	e037      	b.n	80061e2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006178:	461a      	mov	r2, r3
 800617a:	2300      	movs	r3, #0
 800617c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800618c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006190:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061a0:	f043 0318 	orr.w	r3, r3, #24
 80061a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061b4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80061b8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80061ba:	7afb      	ldrb	r3, [r7, #11]
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d10f      	bne.n	80061e0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c6:	461a      	mov	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061da:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80061de:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	371c      	adds	r7, #28
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	4f54300a 	.word	0x4f54300a

080061f4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80061fc:	2300      	movs	r3, #0
 80061fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	3301      	adds	r3, #1
 8006204:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800620c:	d901      	bls.n	8006212 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e022      	b.n	8006258 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	daf2      	bge.n	8006200 <USB_CoreReset+0xc>

  count = 10U;
 800621a:	230a      	movs	r3, #10
 800621c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800621e:	e002      	b.n	8006226 <USB_CoreReset+0x32>
  {
    count--;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	3b01      	subs	r3, #1
 8006224:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1f9      	bne.n	8006220 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	f043 0201 	orr.w	r2, r3, #1
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	3301      	adds	r3, #1
 800623c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006244:	d901      	bls.n	800624a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e006      	b.n	8006258 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	2b01      	cmp	r3, #1
 8006254:	d0f0      	beq.n	8006238 <USB_CoreReset+0x44>

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3714      	adds	r7, #20
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	460b      	mov	r3, r1
 800626e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006270:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006274:	f002 fdb6 	bl	8008de4 <USBD_static_malloc>
 8006278:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d109      	bne.n	8006294 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	32b0      	adds	r2, #176	@ 0xb0
 800628a:	2100      	movs	r1, #0
 800628c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006290:	2302      	movs	r3, #2
 8006292:	e0d4      	b.n	800643e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006294:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006298:	2100      	movs	r1, #0
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f002 fe1c 	bl	8008ed8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	32b0      	adds	r2, #176	@ 0xb0
 80062aa:	68f9      	ldr	r1, [r7, #12]
 80062ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	32b0      	adds	r2, #176	@ 0xb0
 80062ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	7c1b      	ldrb	r3, [r3, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d138      	bne.n	800633e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80062cc:	4b5e      	ldr	r3, [pc, #376]	@ (8006448 <USBD_CDC_Init+0x1e4>)
 80062ce:	7819      	ldrb	r1, [r3, #0]
 80062d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80062d4:	2202      	movs	r2, #2
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f002 fc13 	bl	8008b02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80062dc:	4b5a      	ldr	r3, [pc, #360]	@ (8006448 <USBD_CDC_Init+0x1e4>)
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	f003 020f 	and.w	r2, r3, #15
 80062e4:	6879      	ldr	r1, [r7, #4]
 80062e6:	4613      	mov	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4413      	add	r3, r2
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	440b      	add	r3, r1
 80062f0:	3323      	adds	r3, #35	@ 0x23
 80062f2:	2201      	movs	r2, #1
 80062f4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80062f6:	4b55      	ldr	r3, [pc, #340]	@ (800644c <USBD_CDC_Init+0x1e8>)
 80062f8:	7819      	ldrb	r1, [r3, #0]
 80062fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80062fe:	2202      	movs	r2, #2
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f002 fbfe 	bl	8008b02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006306:	4b51      	ldr	r3, [pc, #324]	@ (800644c <USBD_CDC_Init+0x1e8>)
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	f003 020f 	and.w	r2, r3, #15
 800630e:	6879      	ldr	r1, [r7, #4]
 8006310:	4613      	mov	r3, r2
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	4413      	add	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	440b      	add	r3, r1
 800631a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800631e:	2201      	movs	r2, #1
 8006320:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006322:	4b4b      	ldr	r3, [pc, #300]	@ (8006450 <USBD_CDC_Init+0x1ec>)
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	f003 020f 	and.w	r2, r3, #15
 800632a:	6879      	ldr	r1, [r7, #4]
 800632c:	4613      	mov	r3, r2
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	4413      	add	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	440b      	add	r3, r1
 8006336:	331c      	adds	r3, #28
 8006338:	2210      	movs	r2, #16
 800633a:	601a      	str	r2, [r3, #0]
 800633c:	e035      	b.n	80063aa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800633e:	4b42      	ldr	r3, [pc, #264]	@ (8006448 <USBD_CDC_Init+0x1e4>)
 8006340:	7819      	ldrb	r1, [r3, #0]
 8006342:	2340      	movs	r3, #64	@ 0x40
 8006344:	2202      	movs	r2, #2
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f002 fbdb 	bl	8008b02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800634c:	4b3e      	ldr	r3, [pc, #248]	@ (8006448 <USBD_CDC_Init+0x1e4>)
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	f003 020f 	and.w	r2, r3, #15
 8006354:	6879      	ldr	r1, [r7, #4]
 8006356:	4613      	mov	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4413      	add	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	440b      	add	r3, r1
 8006360:	3323      	adds	r3, #35	@ 0x23
 8006362:	2201      	movs	r2, #1
 8006364:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006366:	4b39      	ldr	r3, [pc, #228]	@ (800644c <USBD_CDC_Init+0x1e8>)
 8006368:	7819      	ldrb	r1, [r3, #0]
 800636a:	2340      	movs	r3, #64	@ 0x40
 800636c:	2202      	movs	r2, #2
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f002 fbc7 	bl	8008b02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006374:	4b35      	ldr	r3, [pc, #212]	@ (800644c <USBD_CDC_Init+0x1e8>)
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	f003 020f 	and.w	r2, r3, #15
 800637c:	6879      	ldr	r1, [r7, #4]
 800637e:	4613      	mov	r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4413      	add	r3, r2
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	440b      	add	r3, r1
 8006388:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800638c:	2201      	movs	r2, #1
 800638e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006390:	4b2f      	ldr	r3, [pc, #188]	@ (8006450 <USBD_CDC_Init+0x1ec>)
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	f003 020f 	and.w	r2, r3, #15
 8006398:	6879      	ldr	r1, [r7, #4]
 800639a:	4613      	mov	r3, r2
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	4413      	add	r3, r2
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	440b      	add	r3, r1
 80063a4:	331c      	adds	r3, #28
 80063a6:	2210      	movs	r2, #16
 80063a8:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80063aa:	4b29      	ldr	r3, [pc, #164]	@ (8006450 <USBD_CDC_Init+0x1ec>)
 80063ac:	7819      	ldrb	r1, [r3, #0]
 80063ae:	2308      	movs	r3, #8
 80063b0:	2203      	movs	r2, #3
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f002 fba5 	bl	8008b02 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80063b8:	4b25      	ldr	r3, [pc, #148]	@ (8006450 <USBD_CDC_Init+0x1ec>)
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	f003 020f 	and.w	r2, r3, #15
 80063c0:	6879      	ldr	r1, [r7, #4]
 80063c2:	4613      	mov	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	4413      	add	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	440b      	add	r3, r1
 80063cc:	3323      	adds	r3, #35	@ 0x23
 80063ce:	2201      	movs	r2, #1
 80063d0:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	33b0      	adds	r3, #176	@ 0xb0
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006404:	2b00      	cmp	r3, #0
 8006406:	d101      	bne.n	800640c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006408:	2302      	movs	r3, #2
 800640a:	e018      	b.n	800643e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	7c1b      	ldrb	r3, [r3, #16]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006414:	4b0d      	ldr	r3, [pc, #52]	@ (800644c <USBD_CDC_Init+0x1e8>)
 8006416:	7819      	ldrb	r1, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800641e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f002 fc5c 	bl	8008ce0 <USBD_LL_PrepareReceive>
 8006428:	e008      	b.n	800643c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800642a:	4b08      	ldr	r3, [pc, #32]	@ (800644c <USBD_CDC_Init+0x1e8>)
 800642c:	7819      	ldrb	r1, [r3, #0]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006434:	2340      	movs	r3, #64	@ 0x40
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f002 fc52 	bl	8008ce0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	20000093 	.word	0x20000093
 800644c:	20000094 	.word	0x20000094
 8006450:	20000095 	.word	0x20000095

08006454 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	460b      	mov	r3, r1
 800645e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006460:	4b3a      	ldr	r3, [pc, #232]	@ (800654c <USBD_CDC_DeInit+0xf8>)
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	4619      	mov	r1, r3
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f002 fb71 	bl	8008b4e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800646c:	4b37      	ldr	r3, [pc, #220]	@ (800654c <USBD_CDC_DeInit+0xf8>)
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	f003 020f 	and.w	r2, r3, #15
 8006474:	6879      	ldr	r1, [r7, #4]
 8006476:	4613      	mov	r3, r2
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	4413      	add	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	440b      	add	r3, r1
 8006480:	3323      	adds	r3, #35	@ 0x23
 8006482:	2200      	movs	r2, #0
 8006484:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006486:	4b32      	ldr	r3, [pc, #200]	@ (8006550 <USBD_CDC_DeInit+0xfc>)
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	4619      	mov	r1, r3
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f002 fb5e 	bl	8008b4e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006492:	4b2f      	ldr	r3, [pc, #188]	@ (8006550 <USBD_CDC_DeInit+0xfc>)
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	f003 020f 	and.w	r2, r3, #15
 800649a:	6879      	ldr	r1, [r7, #4]
 800649c:	4613      	mov	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4413      	add	r3, r2
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	440b      	add	r3, r1
 80064a6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80064aa:	2200      	movs	r2, #0
 80064ac:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80064ae:	4b29      	ldr	r3, [pc, #164]	@ (8006554 <USBD_CDC_DeInit+0x100>)
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	4619      	mov	r1, r3
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f002 fb4a 	bl	8008b4e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80064ba:	4b26      	ldr	r3, [pc, #152]	@ (8006554 <USBD_CDC_DeInit+0x100>)
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	f003 020f 	and.w	r2, r3, #15
 80064c2:	6879      	ldr	r1, [r7, #4]
 80064c4:	4613      	mov	r3, r2
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	4413      	add	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	440b      	add	r3, r1
 80064ce:	3323      	adds	r3, #35	@ 0x23
 80064d0:	2200      	movs	r2, #0
 80064d2:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80064d4:	4b1f      	ldr	r3, [pc, #124]	@ (8006554 <USBD_CDC_DeInit+0x100>)
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	f003 020f 	and.w	r2, r3, #15
 80064dc:	6879      	ldr	r1, [r7, #4]
 80064de:	4613      	mov	r3, r2
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	4413      	add	r3, r2
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	440b      	add	r3, r1
 80064e8:	331c      	adds	r3, #28
 80064ea:	2200      	movs	r2, #0
 80064ec:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	32b0      	adds	r2, #176	@ 0xb0
 80064f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d01f      	beq.n	8006540 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	33b0      	adds	r3, #176	@ 0xb0
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	32b0      	adds	r2, #176	@ 0xb0
 800651e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006522:	4618      	mov	r0, r3
 8006524:	f002 fc6c 	bl	8008e00 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	32b0      	adds	r2, #176	@ 0xb0
 8006532:	2100      	movs	r1, #0
 8006534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3708      	adds	r7, #8
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	20000093 	.word	0x20000093
 8006550:	20000094 	.word	0x20000094
 8006554:	20000095 	.word	0x20000095

08006558 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b086      	sub	sp, #24
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	32b0      	adds	r2, #176	@ 0xb0
 800656c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006570:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006572:	2300      	movs	r3, #0
 8006574:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006576:	2300      	movs	r3, #0
 8006578:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800657a:	2300      	movs	r3, #0
 800657c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d101      	bne.n	8006588 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006584:	2303      	movs	r3, #3
 8006586:	e0bf      	b.n	8006708 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006590:	2b00      	cmp	r3, #0
 8006592:	d050      	beq.n	8006636 <USBD_CDC_Setup+0xde>
 8006594:	2b20      	cmp	r3, #32
 8006596:	f040 80af 	bne.w	80066f8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	88db      	ldrh	r3, [r3, #6]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d03a      	beq.n	8006618 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	b25b      	sxtb	r3, r3
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	da1b      	bge.n	80065e4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	33b0      	adds	r3, #176	@ 0xb0
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	4413      	add	r3, r2
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80065c2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80065c4:	683a      	ldr	r2, [r7, #0]
 80065c6:	88d2      	ldrh	r2, [r2, #6]
 80065c8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	88db      	ldrh	r3, [r3, #6]
 80065ce:	2b07      	cmp	r3, #7
 80065d0:	bf28      	it	cs
 80065d2:	2307      	movcs	r3, #7
 80065d4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	89fa      	ldrh	r2, [r7, #14]
 80065da:	4619      	mov	r1, r3
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f001 fdd1 	bl	8008184 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80065e2:	e090      	b.n	8006706 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	785a      	ldrb	r2, [r3, #1]
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	88db      	ldrh	r3, [r3, #6]
 80065f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80065f4:	d803      	bhi.n	80065fe <USBD_CDC_Setup+0xa6>
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	88db      	ldrh	r3, [r3, #6]
 80065fa:	b2da      	uxtb	r2, r3
 80065fc:	e000      	b.n	8006600 <USBD_CDC_Setup+0xa8>
 80065fe:	2240      	movs	r2, #64	@ 0x40
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006606:	6939      	ldr	r1, [r7, #16]
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800660e:	461a      	mov	r2, r3
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f001 fde6 	bl	80081e2 <USBD_CtlPrepareRx>
      break;
 8006616:	e076      	b.n	8006706 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	33b0      	adds	r3, #176	@ 0xb0
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	683a      	ldr	r2, [r7, #0]
 800662c:	7850      	ldrb	r0, [r2, #1]
 800662e:	2200      	movs	r2, #0
 8006630:	6839      	ldr	r1, [r7, #0]
 8006632:	4798      	blx	r3
      break;
 8006634:	e067      	b.n	8006706 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	785b      	ldrb	r3, [r3, #1]
 800663a:	2b0b      	cmp	r3, #11
 800663c:	d851      	bhi.n	80066e2 <USBD_CDC_Setup+0x18a>
 800663e:	a201      	add	r2, pc, #4	@ (adr r2, 8006644 <USBD_CDC_Setup+0xec>)
 8006640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006644:	08006675 	.word	0x08006675
 8006648:	080066f1 	.word	0x080066f1
 800664c:	080066e3 	.word	0x080066e3
 8006650:	080066e3 	.word	0x080066e3
 8006654:	080066e3 	.word	0x080066e3
 8006658:	080066e3 	.word	0x080066e3
 800665c:	080066e3 	.word	0x080066e3
 8006660:	080066e3 	.word	0x080066e3
 8006664:	080066e3 	.word	0x080066e3
 8006668:	080066e3 	.word	0x080066e3
 800666c:	0800669f 	.word	0x0800669f
 8006670:	080066c9 	.word	0x080066c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800667a:	b2db      	uxtb	r3, r3
 800667c:	2b03      	cmp	r3, #3
 800667e:	d107      	bne.n	8006690 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006680:	f107 030a 	add.w	r3, r7, #10
 8006684:	2202      	movs	r2, #2
 8006686:	4619      	mov	r1, r3
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f001 fd7b 	bl	8008184 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800668e:	e032      	b.n	80066f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006690:	6839      	ldr	r1, [r7, #0]
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f001 fcf9 	bl	800808a <USBD_CtlError>
            ret = USBD_FAIL;
 8006698:	2303      	movs	r3, #3
 800669a:	75fb      	strb	r3, [r7, #23]
          break;
 800669c:	e02b      	b.n	80066f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b03      	cmp	r3, #3
 80066a8:	d107      	bne.n	80066ba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80066aa:	f107 030d 	add.w	r3, r7, #13
 80066ae:	2201      	movs	r2, #1
 80066b0:	4619      	mov	r1, r3
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f001 fd66 	bl	8008184 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80066b8:	e01d      	b.n	80066f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80066ba:	6839      	ldr	r1, [r7, #0]
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f001 fce4 	bl	800808a <USBD_CtlError>
            ret = USBD_FAIL;
 80066c2:	2303      	movs	r3, #3
 80066c4:	75fb      	strb	r3, [r7, #23]
          break;
 80066c6:	e016      	b.n	80066f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	2b03      	cmp	r3, #3
 80066d2:	d00f      	beq.n	80066f4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80066d4:	6839      	ldr	r1, [r7, #0]
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f001 fcd7 	bl	800808a <USBD_CtlError>
            ret = USBD_FAIL;
 80066dc:	2303      	movs	r3, #3
 80066de:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80066e0:	e008      	b.n	80066f4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80066e2:	6839      	ldr	r1, [r7, #0]
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f001 fcd0 	bl	800808a <USBD_CtlError>
          ret = USBD_FAIL;
 80066ea:	2303      	movs	r3, #3
 80066ec:	75fb      	strb	r3, [r7, #23]
          break;
 80066ee:	e002      	b.n	80066f6 <USBD_CDC_Setup+0x19e>
          break;
 80066f0:	bf00      	nop
 80066f2:	e008      	b.n	8006706 <USBD_CDC_Setup+0x1ae>
          break;
 80066f4:	bf00      	nop
      }
      break;
 80066f6:	e006      	b.n	8006706 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80066f8:	6839      	ldr	r1, [r7, #0]
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f001 fcc5 	bl	800808a <USBD_CtlError>
      ret = USBD_FAIL;
 8006700:	2303      	movs	r3, #3
 8006702:	75fb      	strb	r3, [r7, #23]
      break;
 8006704:	bf00      	nop
  }

  return (uint8_t)ret;
 8006706:	7dfb      	ldrb	r3, [r7, #23]
}
 8006708:	4618      	mov	r0, r3
 800670a:	3718      	adds	r7, #24
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	460b      	mov	r3, r1
 800671a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006722:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	32b0      	adds	r2, #176	@ 0xb0
 800672e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d101      	bne.n	800673a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006736:	2303      	movs	r3, #3
 8006738:	e065      	b.n	8006806 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	32b0      	adds	r2, #176	@ 0xb0
 8006744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006748:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800674a:	78fb      	ldrb	r3, [r7, #3]
 800674c:	f003 020f 	and.w	r2, r3, #15
 8006750:	6879      	ldr	r1, [r7, #4]
 8006752:	4613      	mov	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	4413      	add	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	440b      	add	r3, r1
 800675c:	3314      	adds	r3, #20
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d02f      	beq.n	80067c4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006764:	78fb      	ldrb	r3, [r7, #3]
 8006766:	f003 020f 	and.w	r2, r3, #15
 800676a:	6879      	ldr	r1, [r7, #4]
 800676c:	4613      	mov	r3, r2
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	4413      	add	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	440b      	add	r3, r1
 8006776:	3314      	adds	r3, #20
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	78fb      	ldrb	r3, [r7, #3]
 800677c:	f003 010f 	and.w	r1, r3, #15
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	460b      	mov	r3, r1
 8006784:	00db      	lsls	r3, r3, #3
 8006786:	440b      	add	r3, r1
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	4403      	add	r3, r0
 800678c:	331c      	adds	r3, #28
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	fbb2 f1f3 	udiv	r1, r2, r3
 8006794:	fb01 f303 	mul.w	r3, r1, r3
 8006798:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800679a:	2b00      	cmp	r3, #0
 800679c:	d112      	bne.n	80067c4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800679e:	78fb      	ldrb	r3, [r7, #3]
 80067a0:	f003 020f 	and.w	r2, r3, #15
 80067a4:	6879      	ldr	r1, [r7, #4]
 80067a6:	4613      	mov	r3, r2
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	4413      	add	r3, r2
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	440b      	add	r3, r1
 80067b0:	3314      	adds	r3, #20
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80067b6:	78f9      	ldrb	r1, [r7, #3]
 80067b8:	2300      	movs	r3, #0
 80067ba:	2200      	movs	r2, #0
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f002 fa6e 	bl	8008c9e <USBD_LL_Transmit>
 80067c2:	e01f      	b.n	8006804 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	33b0      	adds	r3, #176	@ 0xb0
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4413      	add	r3, r2
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d010      	beq.n	8006804 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	33b0      	adds	r3, #176	@ 0xb0
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	4413      	add	r3, r2
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	68ba      	ldr	r2, [r7, #8]
 80067f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006800:	78fa      	ldrb	r2, [r7, #3]
 8006802:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3710      	adds	r7, #16
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b084      	sub	sp, #16
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
 8006816:	460b      	mov	r3, r1
 8006818:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	32b0      	adds	r2, #176	@ 0xb0
 8006824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006828:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	32b0      	adds	r2, #176	@ 0xb0
 8006834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d101      	bne.n	8006840 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800683c:	2303      	movs	r3, #3
 800683e:	e01a      	b.n	8006876 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006840:	78fb      	ldrb	r3, [r7, #3]
 8006842:	4619      	mov	r1, r3
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f002 fa6c 	bl	8008d22 <USBD_LL_GetRxDataSize>
 800684a:	4602      	mov	r2, r0
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	33b0      	adds	r3, #176	@ 0xb0
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	4413      	add	r3, r2
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006870:	4611      	mov	r1, r2
 8006872:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800687e:	b580      	push	{r7, lr}
 8006880:	b084      	sub	sp, #16
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	32b0      	adds	r2, #176	@ 0xb0
 8006890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006894:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d101      	bne.n	80068a0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800689c:	2303      	movs	r3, #3
 800689e:	e024      	b.n	80068ea <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	33b0      	adds	r3, #176	@ 0xb0
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	4413      	add	r3, r2
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d019      	beq.n	80068e8 <USBD_CDC_EP0_RxReady+0x6a>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80068ba:	2bff      	cmp	r3, #255	@ 0xff
 80068bc:	d014      	beq.n	80068e8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	33b0      	adds	r3, #176	@ 0xb0
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	4413      	add	r3, r2
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80068d6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80068de:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	22ff      	movs	r2, #255	@ 0xff
 80068e4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
	...

080068f4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b086      	sub	sp, #24
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80068fc:	2182      	movs	r1, #130	@ 0x82
 80068fe:	4818      	ldr	r0, [pc, #96]	@ (8006960 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006900:	f000 fd62 	bl	80073c8 <USBD_GetEpDesc>
 8006904:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006906:	2101      	movs	r1, #1
 8006908:	4815      	ldr	r0, [pc, #84]	@ (8006960 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800690a:	f000 fd5d 	bl	80073c8 <USBD_GetEpDesc>
 800690e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006910:	2181      	movs	r1, #129	@ 0x81
 8006912:	4813      	ldr	r0, [pc, #76]	@ (8006960 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006914:	f000 fd58 	bl	80073c8 <USBD_GetEpDesc>
 8006918:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	2210      	movs	r2, #16
 8006924:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d006      	beq.n	800693a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	2200      	movs	r2, #0
 8006930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006934:	711a      	strb	r2, [r3, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d006      	beq.n	800694e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006948:	711a      	strb	r2, [r3, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2243      	movs	r2, #67	@ 0x43
 8006952:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006954:	4b02      	ldr	r3, [pc, #8]	@ (8006960 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006956:	4618      	mov	r0, r3
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	20000050 	.word	0x20000050

08006964 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b086      	sub	sp, #24
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800696c:	2182      	movs	r1, #130	@ 0x82
 800696e:	4818      	ldr	r0, [pc, #96]	@ (80069d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006970:	f000 fd2a 	bl	80073c8 <USBD_GetEpDesc>
 8006974:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006976:	2101      	movs	r1, #1
 8006978:	4815      	ldr	r0, [pc, #84]	@ (80069d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800697a:	f000 fd25 	bl	80073c8 <USBD_GetEpDesc>
 800697e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006980:	2181      	movs	r1, #129	@ 0x81
 8006982:	4813      	ldr	r0, [pc, #76]	@ (80069d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006984:	f000 fd20 	bl	80073c8 <USBD_GetEpDesc>
 8006988:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d002      	beq.n	8006996 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	2210      	movs	r2, #16
 8006994:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d006      	beq.n	80069aa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	2200      	movs	r2, #0
 80069a0:	711a      	strb	r2, [r3, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f042 0202 	orr.w	r2, r2, #2
 80069a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d006      	beq.n	80069be <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	711a      	strb	r2, [r3, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f042 0202 	orr.w	r2, r2, #2
 80069bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2243      	movs	r2, #67	@ 0x43
 80069c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80069c4:	4b02      	ldr	r3, [pc, #8]	@ (80069d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3718      	adds	r7, #24
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	20000050 	.word	0x20000050

080069d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b086      	sub	sp, #24
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80069dc:	2182      	movs	r1, #130	@ 0x82
 80069de:	4818      	ldr	r0, [pc, #96]	@ (8006a40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80069e0:	f000 fcf2 	bl	80073c8 <USBD_GetEpDesc>
 80069e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80069e6:	2101      	movs	r1, #1
 80069e8:	4815      	ldr	r0, [pc, #84]	@ (8006a40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80069ea:	f000 fced 	bl	80073c8 <USBD_GetEpDesc>
 80069ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80069f0:	2181      	movs	r1, #129	@ 0x81
 80069f2:	4813      	ldr	r0, [pc, #76]	@ (8006a40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80069f4:	f000 fce8 	bl	80073c8 <USBD_GetEpDesc>
 80069f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d002      	beq.n	8006a06 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	2210      	movs	r2, #16
 8006a04:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d006      	beq.n	8006a1a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a14:	711a      	strb	r2, [r3, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d006      	beq.n	8006a2e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a28:	711a      	strb	r2, [r3, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2243      	movs	r2, #67	@ 0x43
 8006a32:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006a34:	4b02      	ldr	r3, [pc, #8]	@ (8006a40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	20000050 	.word	0x20000050

08006a44 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	220a      	movs	r2, #10
 8006a50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006a52:	4b03      	ldr	r3, [pc, #12]	@ (8006a60 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr
 8006a60:	2000000c 	.word	0x2000000c

08006a64 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d101      	bne.n	8006a78 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006a74:	2303      	movs	r3, #3
 8006a76:	e009      	b.n	8006a8c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	33b0      	adds	r3, #176	@ 0xb0
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	32b0      	adds	r2, #176	@ 0xb0
 8006aae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ab2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e008      	b.n	8006ad0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006ace:	2300      	movs	r3, #0
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	371c      	adds	r7, #28
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	32b0      	adds	r2, #176	@ 0xb0
 8006af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006af4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d101      	bne.n	8006b00 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e004      	b.n	8006b0a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	683a      	ldr	r2, [r7, #0]
 8006b04:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3714      	adds	r7, #20
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
	...

08006b18 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	32b0      	adds	r2, #176	@ 0xb0
 8006b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b2e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006b30:	2301      	movs	r3, #1
 8006b32:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d101      	bne.n	8006b3e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e025      	b.n	8006b8a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d11f      	bne.n	8006b88 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006b50:	4b10      	ldr	r3, [pc, #64]	@ (8006b94 <USBD_CDC_TransmitPacket+0x7c>)
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	f003 020f 	and.w	r2, r3, #15
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	4613      	mov	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4403      	add	r3, r0
 8006b6a:	3314      	adds	r3, #20
 8006b6c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006b6e:	4b09      	ldr	r3, [pc, #36]	@ (8006b94 <USBD_CDC_TransmitPacket+0x7c>)
 8006b70:	7819      	ldrb	r1, [r3, #0]
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f002 f88d 	bl	8008c9e <USBD_LL_Transmit>

    ret = USBD_OK;
 8006b84:	2300      	movs	r3, #0
 8006b86:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	20000093 	.word	0x20000093

08006b98 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	32b0      	adds	r2, #176	@ 0xb0
 8006baa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bae:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	32b0      	adds	r2, #176	@ 0xb0
 8006bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d101      	bne.n	8006bc6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e018      	b.n	8006bf8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	7c1b      	ldrb	r3, [r3, #16]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d10a      	bne.n	8006be4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006bce:	4b0c      	ldr	r3, [pc, #48]	@ (8006c00 <USBD_CDC_ReceivePacket+0x68>)
 8006bd0:	7819      	ldrb	r1, [r3, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006bd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f002 f87f 	bl	8008ce0 <USBD_LL_PrepareReceive>
 8006be2:	e008      	b.n	8006bf6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006be4:	4b06      	ldr	r3, [pc, #24]	@ (8006c00 <USBD_CDC_ReceivePacket+0x68>)
 8006be6:	7819      	ldrb	r1, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006bee:	2340      	movs	r3, #64	@ 0x40
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f002 f875 	bl	8008ce0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	20000094 	.word	0x20000094

08006c04 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d101      	bne.n	8006c1c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	e01f      	b.n	8006c5c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d003      	beq.n	8006c42 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2201      	movs	r2, #1
 8006c46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	79fa      	ldrb	r2, [r7, #7]
 8006c4e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f001 feef 	bl	8008a34 <USBD_LL_Init>
 8006c56:	4603      	mov	r3, r0
 8006c58:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006c5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3718      	adds	r7, #24
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d101      	bne.n	8006c7c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e025      	b.n	8006cc8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	32ae      	adds	r2, #174	@ 0xae
 8006c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00f      	beq.n	8006cb8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	32ae      	adds	r2, #174	@ 0xae
 8006ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca8:	f107 020e 	add.w	r2, r7, #14
 8006cac:	4610      	mov	r0, r2
 8006cae:	4798      	blx	r3
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006cbe:	1c5a      	adds	r2, r3, #1
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f001 fef7 	bl	8008acc <USBD_LL_Start>
 8006cde:	4603      	mov	r3, r0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3708      	adds	r7, #8
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006cf0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr

08006cfe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b084      	sub	sp, #16
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
 8006d06:	460b      	mov	r3, r1
 8006d08:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d009      	beq.n	8006d2c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	78fa      	ldrb	r2, [r7, #3]
 8006d22:	4611      	mov	r1, r2
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	4798      	blx	r3
 8006d28:	4603      	mov	r3, r0
 8006d2a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d36:	b580      	push	{r7, lr}
 8006d38:	b084      	sub	sp, #16
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
 8006d3e:	460b      	mov	r3, r1
 8006d40:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d42:	2300      	movs	r3, #0
 8006d44:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	78fa      	ldrb	r2, [r7, #3]
 8006d50:	4611      	mov	r1, r2
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	4798      	blx	r3
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d001      	beq.n	8006d60 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3710      	adds	r7, #16
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}

08006d6a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006d6a:	b580      	push	{r7, lr}
 8006d6c:	b084      	sub	sp, #16
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
 8006d72:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006d7a:	6839      	ldr	r1, [r7, #0]
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f001 f94a 	bl	8008016 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2201      	movs	r2, #1
 8006d86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006d90:	461a      	mov	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006d9e:	f003 031f 	and.w	r3, r3, #31
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	d01a      	beq.n	8006ddc <USBD_LL_SetupStage+0x72>
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d822      	bhi.n	8006df0 <USBD_LL_SetupStage+0x86>
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d002      	beq.n	8006db4 <USBD_LL_SetupStage+0x4a>
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d00a      	beq.n	8006dc8 <USBD_LL_SetupStage+0x5e>
 8006db2:	e01d      	b.n	8006df0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006dba:	4619      	mov	r1, r3
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 fb75 	bl	80074ac <USBD_StdDevReq>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	73fb      	strb	r3, [r7, #15]
      break;
 8006dc6:	e020      	b.n	8006e0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006dce:	4619      	mov	r1, r3
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 fbdd 	bl	8007590 <USBD_StdItfReq>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8006dda:	e016      	b.n	8006e0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006de2:	4619      	mov	r1, r3
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fc3f 	bl	8007668 <USBD_StdEPReq>
 8006dea:	4603      	mov	r3, r0
 8006dec:	73fb      	strb	r3, [r7, #15]
      break;
 8006dee:	e00c      	b.n	8006e0a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006df6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f001 fec4 	bl	8008b8c <USBD_LL_StallEP>
 8006e04:	4603      	mov	r3, r0
 8006e06:	73fb      	strb	r3, [r7, #15]
      break;
 8006e08:	bf00      	nop
  }

  return ret;
 8006e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3710      	adds	r7, #16
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	607a      	str	r2, [r7, #4]
 8006e20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006e22:	2300      	movs	r3, #0
 8006e24:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006e26:	7afb      	ldrb	r3, [r7, #11]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d177      	bne.n	8006f1c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006e32:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	f040 80a1 	bne.w	8006f82 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	693a      	ldr	r2, [r7, #16]
 8006e46:	8992      	ldrh	r2, [r2, #12]
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d91c      	bls.n	8006e86 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	693a      	ldr	r2, [r7, #16]
 8006e52:	8992      	ldrh	r2, [r2, #12]
 8006e54:	1a9a      	subs	r2, r3, r2
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	691b      	ldr	r3, [r3, #16]
 8006e5e:	693a      	ldr	r2, [r7, #16]
 8006e60:	8992      	ldrh	r2, [r2, #12]
 8006e62:	441a      	add	r2, r3
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	6919      	ldr	r1, [r3, #16]
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	899b      	ldrh	r3, [r3, #12]
 8006e70:	461a      	mov	r2, r3
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	4293      	cmp	r3, r2
 8006e78:	bf38      	it	cc
 8006e7a:	4613      	movcc	r3, r2
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f001 f9d0 	bl	8008224 <USBD_CtlContinueRx>
 8006e84:	e07d      	b.n	8006f82 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006e8c:	f003 031f 	and.w	r3, r3, #31
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d014      	beq.n	8006ebe <USBD_LL_DataOutStage+0xaa>
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d81d      	bhi.n	8006ed4 <USBD_LL_DataOutStage+0xc0>
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d002      	beq.n	8006ea2 <USBD_LL_DataOutStage+0x8e>
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d003      	beq.n	8006ea8 <USBD_LL_DataOutStage+0x94>
 8006ea0:	e018      	b.n	8006ed4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	75bb      	strb	r3, [r7, #22]
            break;
 8006ea6:	e018      	b.n	8006eda <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f000 fa6e 	bl	8007394 <USBD_CoreFindIF>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	75bb      	strb	r3, [r7, #22]
            break;
 8006ebc:	e00d      	b.n	8006eda <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	68f8      	ldr	r0, [r7, #12]
 8006eca:	f000 fa70 	bl	80073ae <USBD_CoreFindEP>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	75bb      	strb	r3, [r7, #22]
            break;
 8006ed2:	e002      	b.n	8006eda <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	75bb      	strb	r3, [r7, #22]
            break;
 8006ed8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006eda:	7dbb      	ldrb	r3, [r7, #22]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d119      	bne.n	8006f14 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d113      	bne.n	8006f14 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006eec:	7dba      	ldrb	r2, [r7, #22]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	32ae      	adds	r2, #174	@ 0xae
 8006ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00b      	beq.n	8006f14 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8006efc:	7dba      	ldrb	r2, [r7, #22]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006f04:	7dba      	ldrb	r2, [r7, #22]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	32ae      	adds	r2, #174	@ 0xae
 8006f0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f001 f996 	bl	8008246 <USBD_CtlSendStatus>
 8006f1a:	e032      	b.n	8006f82 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006f1c:	7afb      	ldrb	r3, [r7, #11]
 8006f1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	4619      	mov	r1, r3
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f000 fa41 	bl	80073ae <USBD_CoreFindEP>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006f30:	7dbb      	ldrb	r3, [r7, #22]
 8006f32:	2bff      	cmp	r3, #255	@ 0xff
 8006f34:	d025      	beq.n	8006f82 <USBD_LL_DataOutStage+0x16e>
 8006f36:	7dbb      	ldrb	r3, [r7, #22]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d122      	bne.n	8006f82 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	2b03      	cmp	r3, #3
 8006f46:	d117      	bne.n	8006f78 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006f48:	7dba      	ldrb	r2, [r7, #22]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	32ae      	adds	r2, #174	@ 0xae
 8006f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f52:	699b      	ldr	r3, [r3, #24]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d00f      	beq.n	8006f78 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8006f58:	7dba      	ldrb	r2, [r7, #22]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006f60:	7dba      	ldrb	r2, [r7, #22]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	32ae      	adds	r2, #174	@ 0xae
 8006f66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f6a:	699b      	ldr	r3, [r3, #24]
 8006f6c:	7afa      	ldrb	r2, [r7, #11]
 8006f6e:	4611      	mov	r1, r2
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	4798      	blx	r3
 8006f74:	4603      	mov	r3, r0
 8006f76:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006f78:	7dfb      	ldrb	r3, [r7, #23]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8006f7e:	7dfb      	ldrb	r3, [r7, #23]
 8006f80:	e000      	b.n	8006f84 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3718      	adds	r7, #24
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b086      	sub	sp, #24
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	60f8      	str	r0, [r7, #12]
 8006f94:	460b      	mov	r3, r1
 8006f96:	607a      	str	r2, [r7, #4]
 8006f98:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006f9a:	7afb      	ldrb	r3, [r7, #11]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d178      	bne.n	8007092 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	3314      	adds	r3, #20
 8006fa4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006fac:	2b02      	cmp	r3, #2
 8006fae:	d163      	bne.n	8007078 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	8992      	ldrh	r2, [r2, #12]
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d91c      	bls.n	8006ff6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	8992      	ldrh	r2, [r2, #12]
 8006fc4:	1a9a      	subs	r2, r3, r2
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	693a      	ldr	r2, [r7, #16]
 8006fd0:	8992      	ldrh	r2, [r2, #12]
 8006fd2:	441a      	add	r2, r3
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	6919      	ldr	r1, [r3, #16]
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f001 f8ec 	bl	80081c0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006fe8:	2300      	movs	r3, #0
 8006fea:	2200      	movs	r2, #0
 8006fec:	2100      	movs	r1, #0
 8006fee:	68f8      	ldr	r0, [r7, #12]
 8006ff0:	f001 fe76 	bl	8008ce0 <USBD_LL_PrepareReceive>
 8006ff4:	e040      	b.n	8007078 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	899b      	ldrh	r3, [r3, #12]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	429a      	cmp	r2, r3
 8007002:	d11c      	bne.n	800703e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800700c:	4293      	cmp	r3, r2
 800700e:	d316      	bcc.n	800703e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800701a:	429a      	cmp	r2, r3
 800701c:	d20f      	bcs.n	800703e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800701e:	2200      	movs	r2, #0
 8007020:	2100      	movs	r1, #0
 8007022:	68f8      	ldr	r0, [r7, #12]
 8007024:	f001 f8cc 	bl	80081c0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2200      	movs	r2, #0
 800702c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007030:	2300      	movs	r3, #0
 8007032:	2200      	movs	r2, #0
 8007034:	2100      	movs	r1, #0
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f001 fe52 	bl	8008ce0 <USBD_LL_PrepareReceive>
 800703c:	e01c      	b.n	8007078 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b03      	cmp	r3, #3
 8007048:	d10f      	bne.n	800706a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d009      	beq.n	800706a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2200      	movs	r2, #0
 800705a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	68f8      	ldr	r0, [r7, #12]
 8007068:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800706a:	2180      	movs	r1, #128	@ 0x80
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f001 fd8d 	bl	8008b8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f001 f8fa 	bl	800826c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d03a      	beq.n	80070f8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	f7ff fe30 	bl	8006ce8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007090:	e032      	b.n	80070f8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007092:	7afb      	ldrb	r3, [r7, #11]
 8007094:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007098:	b2db      	uxtb	r3, r3
 800709a:	4619      	mov	r1, r3
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f000 f986 	bl	80073ae <USBD_CoreFindEP>
 80070a2:	4603      	mov	r3, r0
 80070a4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80070a6:	7dfb      	ldrb	r3, [r7, #23]
 80070a8:	2bff      	cmp	r3, #255	@ 0xff
 80070aa:	d025      	beq.n	80070f8 <USBD_LL_DataInStage+0x16c>
 80070ac:	7dfb      	ldrb	r3, [r7, #23]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d122      	bne.n	80070f8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b03      	cmp	r3, #3
 80070bc:	d11c      	bne.n	80070f8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80070be:	7dfa      	ldrb	r2, [r7, #23]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	32ae      	adds	r2, #174	@ 0xae
 80070c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d014      	beq.n	80070f8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80070ce:	7dfa      	ldrb	r2, [r7, #23]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80070d6:	7dfa      	ldrb	r2, [r7, #23]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	32ae      	adds	r2, #174	@ 0xae
 80070dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	7afa      	ldrb	r2, [r7, #11]
 80070e4:	4611      	mov	r1, r2
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	4798      	blx	r3
 80070ea:	4603      	mov	r3, r0
 80070ec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80070ee:	7dbb      	ldrb	r3, [r7, #22]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d001      	beq.n	80070f8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80070f4:	7dbb      	ldrb	r3, [r7, #22]
 80070f6:	e000      	b.n	80070fa <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3718      	adds	r7, #24
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b084      	sub	sp, #16
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800710a:	2300      	movs	r3, #0
 800710c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2201      	movs	r2, #1
 8007112:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800713a:	2b00      	cmp	r3, #0
 800713c:	d014      	beq.n	8007168 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00e      	beq.n	8007168 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	6852      	ldr	r2, [r2, #4]
 8007156:	b2d2      	uxtb	r2, r2
 8007158:	4611      	mov	r1, r2
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	4798      	blx	r3
 800715e:	4603      	mov	r3, r0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d001      	beq.n	8007168 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007164:	2303      	movs	r3, #3
 8007166:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007168:	2340      	movs	r3, #64	@ 0x40
 800716a:	2200      	movs	r2, #0
 800716c:	2100      	movs	r1, #0
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f001 fcc7 	bl	8008b02 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2240      	movs	r2, #64	@ 0x40
 8007180:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007184:	2340      	movs	r3, #64	@ 0x40
 8007186:	2200      	movs	r2, #0
 8007188:	2180      	movs	r1, #128	@ 0x80
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f001 fcb9 	bl	8008b02 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2240      	movs	r2, #64	@ 0x40
 800719c:	841a      	strh	r2, [r3, #32]

  return ret;
 800719e:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	460b      	mov	r3, r1
 80071b2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	78fa      	ldrb	r2, [r7, #3]
 80071b8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	2b04      	cmp	r3, #4
 80071da:	d006      	beq.n	80071ea <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071e2:	b2da      	uxtb	r2, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2204      	movs	r2, #4
 80071ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	370c      	adds	r7, #12
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr

08007200 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800720e:	b2db      	uxtb	r3, r3
 8007210:	2b04      	cmp	r3, #4
 8007212:	d106      	bne.n	8007222 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800721a:	b2da      	uxtb	r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b082      	sub	sp, #8
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800723e:	b2db      	uxtb	r3, r3
 8007240:	2b03      	cmp	r3, #3
 8007242:	d110      	bne.n	8007266 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800724a:	2b00      	cmp	r3, #0
 800724c:	d00b      	beq.n	8007266 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007254:	69db      	ldr	r3, [r3, #28]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d005      	beq.n	8007266 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007260:	69db      	ldr	r3, [r3, #28]
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3708      	adds	r7, #8
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	460b      	mov	r3, r1
 800727a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	32ae      	adds	r2, #174	@ 0xae
 8007286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d101      	bne.n	8007292 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800728e:	2303      	movs	r3, #3
 8007290:	e01c      	b.n	80072cc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007298:	b2db      	uxtb	r3, r3
 800729a:	2b03      	cmp	r3, #3
 800729c:	d115      	bne.n	80072ca <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	32ae      	adds	r2, #174	@ 0xae
 80072a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00b      	beq.n	80072ca <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	32ae      	adds	r2, #174	@ 0xae
 80072bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072c0:	6a1b      	ldr	r3, [r3, #32]
 80072c2:	78fa      	ldrb	r2, [r7, #3]
 80072c4:	4611      	mov	r1, r2
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3708      	adds	r7, #8
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	460b      	mov	r3, r1
 80072de:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	32ae      	adds	r2, #174	@ 0xae
 80072ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e01c      	b.n	8007330 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b03      	cmp	r3, #3
 8007300:	d115      	bne.n	800732e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	32ae      	adds	r2, #174	@ 0xae
 800730c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00b      	beq.n	800732e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	32ae      	adds	r2, #174	@ 0xae
 8007320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007326:	78fa      	ldrb	r2, [r7, #3]
 8007328:	4611      	mov	r1, r2
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	3708      	adds	r7, #8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	370c      	adds	r7, #12
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800734e:	b580      	push	{r7, lr}
 8007350:	b084      	sub	sp, #16
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007356:	2300      	movs	r3, #0
 8007358:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2201      	movs	r2, #1
 800735e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007368:	2b00      	cmp	r3, #0
 800736a:	d00e      	beq.n	800738a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	6852      	ldr	r2, [r2, #4]
 8007378:	b2d2      	uxtb	r2, r2
 800737a:	4611      	mov	r1, r2
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	4798      	blx	r3
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d001      	beq.n	800738a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007386:	2303      	movs	r3, #3
 8007388:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800738a:	7bfb      	ldrb	r3, [r7, #15]
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	460b      	mov	r3, r1
 800739e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80073a0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	370c      	adds	r7, #12
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr

080073ae <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b083      	sub	sp, #12
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
 80073b6:	460b      	mov	r3, r1
 80073b8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80073ba:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80073bc:	4618      	mov	r0, r3
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b086      	sub	sp, #24
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	460b      	mov	r3, r1
 80073d2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80073dc:	2300      	movs	r3, #0
 80073de:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	885b      	ldrh	r3, [r3, #2]
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	7812      	ldrb	r2, [r2, #0]
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d91f      	bls.n	800742e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	781b      	ldrb	r3, [r3, #0]
 80073f2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80073f4:	e013      	b.n	800741e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80073f6:	f107 030a 	add.w	r3, r7, #10
 80073fa:	4619      	mov	r1, r3
 80073fc:	6978      	ldr	r0, [r7, #20]
 80073fe:	f000 f81b 	bl	8007438 <USBD_GetNextDesc>
 8007402:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	785b      	ldrb	r3, [r3, #1]
 8007408:	2b05      	cmp	r3, #5
 800740a:	d108      	bne.n	800741e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	789b      	ldrb	r3, [r3, #2]
 8007414:	78fa      	ldrb	r2, [r7, #3]
 8007416:	429a      	cmp	r2, r3
 8007418:	d008      	beq.n	800742c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800741a:	2300      	movs	r3, #0
 800741c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	885b      	ldrh	r3, [r3, #2]
 8007422:	b29a      	uxth	r2, r3
 8007424:	897b      	ldrh	r3, [r7, #10]
 8007426:	429a      	cmp	r2, r3
 8007428:	d8e5      	bhi.n	80073f6 <USBD_GetEpDesc+0x2e>
 800742a:	e000      	b.n	800742e <USBD_GetEpDesc+0x66>
          break;
 800742c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800742e:	693b      	ldr	r3, [r7, #16]
}
 8007430:	4618      	mov	r0, r3
 8007432:	3718      	adds	r7, #24
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	881b      	ldrh	r3, [r3, #0]
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	7812      	ldrb	r2, [r2, #0]
 800744e:	4413      	add	r3, r2
 8007450:	b29a      	uxth	r2, r3
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	461a      	mov	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4413      	add	r3, r2
 8007460:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007462:	68fb      	ldr	r3, [r7, #12]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007470:	b480      	push	{r7}
 8007472:	b087      	sub	sp, #28
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	3301      	adds	r3, #1
 8007486:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800748e:	8a3b      	ldrh	r3, [r7, #16]
 8007490:	021b      	lsls	r3, r3, #8
 8007492:	b21a      	sxth	r2, r3
 8007494:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007498:	4313      	orrs	r3, r2
 800749a:	b21b      	sxth	r3, r3
 800749c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800749e:	89fb      	ldrh	r3, [r7, #14]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	371c      	adds	r7, #28
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80074b6:	2300      	movs	r3, #0
 80074b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80074c2:	2b40      	cmp	r3, #64	@ 0x40
 80074c4:	d005      	beq.n	80074d2 <USBD_StdDevReq+0x26>
 80074c6:	2b40      	cmp	r3, #64	@ 0x40
 80074c8:	d857      	bhi.n	800757a <USBD_StdDevReq+0xce>
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00f      	beq.n	80074ee <USBD_StdDevReq+0x42>
 80074ce:	2b20      	cmp	r3, #32
 80074d0:	d153      	bne.n	800757a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	32ae      	adds	r2, #174	@ 0xae
 80074dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	6839      	ldr	r1, [r7, #0]
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	4798      	blx	r3
 80074e8:	4603      	mov	r3, r0
 80074ea:	73fb      	strb	r3, [r7, #15]
      break;
 80074ec:	e04a      	b.n	8007584 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	785b      	ldrb	r3, [r3, #1]
 80074f2:	2b09      	cmp	r3, #9
 80074f4:	d83b      	bhi.n	800756e <USBD_StdDevReq+0xc2>
 80074f6:	a201      	add	r2, pc, #4	@ (adr r2, 80074fc <USBD_StdDevReq+0x50>)
 80074f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074fc:	08007551 	.word	0x08007551
 8007500:	08007565 	.word	0x08007565
 8007504:	0800756f 	.word	0x0800756f
 8007508:	0800755b 	.word	0x0800755b
 800750c:	0800756f 	.word	0x0800756f
 8007510:	0800752f 	.word	0x0800752f
 8007514:	08007525 	.word	0x08007525
 8007518:	0800756f 	.word	0x0800756f
 800751c:	08007547 	.word	0x08007547
 8007520:	08007539 	.word	0x08007539
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007524:	6839      	ldr	r1, [r7, #0]
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 fa3e 	bl	80079a8 <USBD_GetDescriptor>
          break;
 800752c:	e024      	b.n	8007578 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800752e:	6839      	ldr	r1, [r7, #0]
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 fbcd 	bl	8007cd0 <USBD_SetAddress>
          break;
 8007536:	e01f      	b.n	8007578 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007538:	6839      	ldr	r1, [r7, #0]
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fc0c 	bl	8007d58 <USBD_SetConfig>
 8007540:	4603      	mov	r3, r0
 8007542:	73fb      	strb	r3, [r7, #15]
          break;
 8007544:	e018      	b.n	8007578 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007546:	6839      	ldr	r1, [r7, #0]
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fcaf 	bl	8007eac <USBD_GetConfig>
          break;
 800754e:	e013      	b.n	8007578 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007550:	6839      	ldr	r1, [r7, #0]
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 fce0 	bl	8007f18 <USBD_GetStatus>
          break;
 8007558:	e00e      	b.n	8007578 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800755a:	6839      	ldr	r1, [r7, #0]
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 fd0f 	bl	8007f80 <USBD_SetFeature>
          break;
 8007562:	e009      	b.n	8007578 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007564:	6839      	ldr	r1, [r7, #0]
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 fd33 	bl	8007fd2 <USBD_ClrFeature>
          break;
 800756c:	e004      	b.n	8007578 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800756e:	6839      	ldr	r1, [r7, #0]
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 fd8a 	bl	800808a <USBD_CtlError>
          break;
 8007576:	bf00      	nop
      }
      break;
 8007578:	e004      	b.n	8007584 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800757a:	6839      	ldr	r1, [r7, #0]
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 fd84 	bl	800808a <USBD_CtlError>
      break;
 8007582:	bf00      	nop
  }

  return ret;
 8007584:	7bfb      	ldrb	r3, [r7, #15]
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop

08007590 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800759a:	2300      	movs	r3, #0
 800759c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80075a6:	2b40      	cmp	r3, #64	@ 0x40
 80075a8:	d005      	beq.n	80075b6 <USBD_StdItfReq+0x26>
 80075aa:	2b40      	cmp	r3, #64	@ 0x40
 80075ac:	d852      	bhi.n	8007654 <USBD_StdItfReq+0xc4>
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d001      	beq.n	80075b6 <USBD_StdItfReq+0x26>
 80075b2:	2b20      	cmp	r3, #32
 80075b4:	d14e      	bne.n	8007654 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	3b01      	subs	r3, #1
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d840      	bhi.n	8007646 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	889b      	ldrh	r3, [r3, #4]
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d836      	bhi.n	800763c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	889b      	ldrh	r3, [r3, #4]
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	4619      	mov	r1, r3
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f7ff fedc 	bl	8007394 <USBD_CoreFindIF>
 80075dc:	4603      	mov	r3, r0
 80075de:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80075e0:	7bbb      	ldrb	r3, [r7, #14]
 80075e2:	2bff      	cmp	r3, #255	@ 0xff
 80075e4:	d01d      	beq.n	8007622 <USBD_StdItfReq+0x92>
 80075e6:	7bbb      	ldrb	r3, [r7, #14]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d11a      	bne.n	8007622 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80075ec:	7bba      	ldrb	r2, [r7, #14]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	32ae      	adds	r2, #174	@ 0xae
 80075f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00f      	beq.n	800761c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80075fc:	7bba      	ldrb	r2, [r7, #14]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007604:	7bba      	ldrb	r2, [r7, #14]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	32ae      	adds	r2, #174	@ 0xae
 800760a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	6839      	ldr	r1, [r7, #0]
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	4798      	blx	r3
 8007616:	4603      	mov	r3, r0
 8007618:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800761a:	e004      	b.n	8007626 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800761c:	2303      	movs	r3, #3
 800761e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007620:	e001      	b.n	8007626 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007622:	2303      	movs	r3, #3
 8007624:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	88db      	ldrh	r3, [r3, #6]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d110      	bne.n	8007650 <USBD_StdItfReq+0xc0>
 800762e:	7bfb      	ldrb	r3, [r7, #15]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d10d      	bne.n	8007650 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 fe06 	bl	8008246 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800763a:	e009      	b.n	8007650 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800763c:	6839      	ldr	r1, [r7, #0]
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 fd23 	bl	800808a <USBD_CtlError>
          break;
 8007644:	e004      	b.n	8007650 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007646:	6839      	ldr	r1, [r7, #0]
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 fd1e 	bl	800808a <USBD_CtlError>
          break;
 800764e:	e000      	b.n	8007652 <USBD_StdItfReq+0xc2>
          break;
 8007650:	bf00      	nop
      }
      break;
 8007652:	e004      	b.n	800765e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007654:	6839      	ldr	r1, [r7, #0]
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 fd17 	bl	800808a <USBD_CtlError>
      break;
 800765c:	bf00      	nop
  }

  return ret;
 800765e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007660:	4618      	mov	r0, r3
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	889b      	ldrh	r3, [r3, #4]
 800767a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007684:	2b40      	cmp	r3, #64	@ 0x40
 8007686:	d007      	beq.n	8007698 <USBD_StdEPReq+0x30>
 8007688:	2b40      	cmp	r3, #64	@ 0x40
 800768a:	f200 8181 	bhi.w	8007990 <USBD_StdEPReq+0x328>
 800768e:	2b00      	cmp	r3, #0
 8007690:	d02a      	beq.n	80076e8 <USBD_StdEPReq+0x80>
 8007692:	2b20      	cmp	r3, #32
 8007694:	f040 817c 	bne.w	8007990 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007698:	7bbb      	ldrb	r3, [r7, #14]
 800769a:	4619      	mov	r1, r3
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f7ff fe86 	bl	80073ae <USBD_CoreFindEP>
 80076a2:	4603      	mov	r3, r0
 80076a4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80076a6:	7b7b      	ldrb	r3, [r7, #13]
 80076a8:	2bff      	cmp	r3, #255	@ 0xff
 80076aa:	f000 8176 	beq.w	800799a <USBD_StdEPReq+0x332>
 80076ae:	7b7b      	ldrb	r3, [r7, #13]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f040 8172 	bne.w	800799a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80076b6:	7b7a      	ldrb	r2, [r7, #13]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80076be:	7b7a      	ldrb	r2, [r7, #13]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	32ae      	adds	r2, #174	@ 0xae
 80076c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f000 8165 	beq.w	800799a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80076d0:	7b7a      	ldrb	r2, [r7, #13]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	32ae      	adds	r2, #174	@ 0xae
 80076d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	6839      	ldr	r1, [r7, #0]
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	4798      	blx	r3
 80076e2:	4603      	mov	r3, r0
 80076e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80076e6:	e158      	b.n	800799a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	785b      	ldrb	r3, [r3, #1]
 80076ec:	2b03      	cmp	r3, #3
 80076ee:	d008      	beq.n	8007702 <USBD_StdEPReq+0x9a>
 80076f0:	2b03      	cmp	r3, #3
 80076f2:	f300 8147 	bgt.w	8007984 <USBD_StdEPReq+0x31c>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	f000 809b 	beq.w	8007832 <USBD_StdEPReq+0x1ca>
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d03c      	beq.n	800777a <USBD_StdEPReq+0x112>
 8007700:	e140      	b.n	8007984 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007708:	b2db      	uxtb	r3, r3
 800770a:	2b02      	cmp	r3, #2
 800770c:	d002      	beq.n	8007714 <USBD_StdEPReq+0xac>
 800770e:	2b03      	cmp	r3, #3
 8007710:	d016      	beq.n	8007740 <USBD_StdEPReq+0xd8>
 8007712:	e02c      	b.n	800776e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007714:	7bbb      	ldrb	r3, [r7, #14]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00d      	beq.n	8007736 <USBD_StdEPReq+0xce>
 800771a:	7bbb      	ldrb	r3, [r7, #14]
 800771c:	2b80      	cmp	r3, #128	@ 0x80
 800771e:	d00a      	beq.n	8007736 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007720:	7bbb      	ldrb	r3, [r7, #14]
 8007722:	4619      	mov	r1, r3
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f001 fa31 	bl	8008b8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800772a:	2180      	movs	r1, #128	@ 0x80
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f001 fa2d 	bl	8008b8c <USBD_LL_StallEP>
 8007732:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007734:	e020      	b.n	8007778 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007736:	6839      	ldr	r1, [r7, #0]
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 fca6 	bl	800808a <USBD_CtlError>
              break;
 800773e:	e01b      	b.n	8007778 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	885b      	ldrh	r3, [r3, #2]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d10e      	bne.n	8007766 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007748:	7bbb      	ldrb	r3, [r7, #14]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00b      	beq.n	8007766 <USBD_StdEPReq+0xfe>
 800774e:	7bbb      	ldrb	r3, [r7, #14]
 8007750:	2b80      	cmp	r3, #128	@ 0x80
 8007752:	d008      	beq.n	8007766 <USBD_StdEPReq+0xfe>
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	88db      	ldrh	r3, [r3, #6]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d104      	bne.n	8007766 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800775c:	7bbb      	ldrb	r3, [r7, #14]
 800775e:	4619      	mov	r1, r3
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f001 fa13 	bl	8008b8c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 fd6d 	bl	8008246 <USBD_CtlSendStatus>

              break;
 800776c:	e004      	b.n	8007778 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800776e:	6839      	ldr	r1, [r7, #0]
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f000 fc8a 	bl	800808a <USBD_CtlError>
              break;
 8007776:	bf00      	nop
          }
          break;
 8007778:	e109      	b.n	800798e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007780:	b2db      	uxtb	r3, r3
 8007782:	2b02      	cmp	r3, #2
 8007784:	d002      	beq.n	800778c <USBD_StdEPReq+0x124>
 8007786:	2b03      	cmp	r3, #3
 8007788:	d016      	beq.n	80077b8 <USBD_StdEPReq+0x150>
 800778a:	e04b      	b.n	8007824 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800778c:	7bbb      	ldrb	r3, [r7, #14]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00d      	beq.n	80077ae <USBD_StdEPReq+0x146>
 8007792:	7bbb      	ldrb	r3, [r7, #14]
 8007794:	2b80      	cmp	r3, #128	@ 0x80
 8007796:	d00a      	beq.n	80077ae <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007798:	7bbb      	ldrb	r3, [r7, #14]
 800779a:	4619      	mov	r1, r3
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f001 f9f5 	bl	8008b8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80077a2:	2180      	movs	r1, #128	@ 0x80
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f001 f9f1 	bl	8008b8c <USBD_LL_StallEP>
 80077aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80077ac:	e040      	b.n	8007830 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80077ae:	6839      	ldr	r1, [r7, #0]
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 fc6a 	bl	800808a <USBD_CtlError>
              break;
 80077b6:	e03b      	b.n	8007830 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	885b      	ldrh	r3, [r3, #2]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d136      	bne.n	800782e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80077c0:	7bbb      	ldrb	r3, [r7, #14]
 80077c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d004      	beq.n	80077d4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80077ca:	7bbb      	ldrb	r3, [r7, #14]
 80077cc:	4619      	mov	r1, r3
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f001 f9fb 	bl	8008bca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 fd36 	bl	8008246 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80077da:	7bbb      	ldrb	r3, [r7, #14]
 80077dc:	4619      	mov	r1, r3
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f7ff fde5 	bl	80073ae <USBD_CoreFindEP>
 80077e4:	4603      	mov	r3, r0
 80077e6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80077e8:	7b7b      	ldrb	r3, [r7, #13]
 80077ea:	2bff      	cmp	r3, #255	@ 0xff
 80077ec:	d01f      	beq.n	800782e <USBD_StdEPReq+0x1c6>
 80077ee:	7b7b      	ldrb	r3, [r7, #13]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d11c      	bne.n	800782e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80077f4:	7b7a      	ldrb	r2, [r7, #13]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80077fc:	7b7a      	ldrb	r2, [r7, #13]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	32ae      	adds	r2, #174	@ 0xae
 8007802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d010      	beq.n	800782e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800780c:	7b7a      	ldrb	r2, [r7, #13]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	32ae      	adds	r2, #174	@ 0xae
 8007812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	6839      	ldr	r1, [r7, #0]
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	4798      	blx	r3
 800781e:	4603      	mov	r3, r0
 8007820:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007822:	e004      	b.n	800782e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007824:	6839      	ldr	r1, [r7, #0]
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 fc2f 	bl	800808a <USBD_CtlError>
              break;
 800782c:	e000      	b.n	8007830 <USBD_StdEPReq+0x1c8>
              break;
 800782e:	bf00      	nop
          }
          break;
 8007830:	e0ad      	b.n	800798e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007838:	b2db      	uxtb	r3, r3
 800783a:	2b02      	cmp	r3, #2
 800783c:	d002      	beq.n	8007844 <USBD_StdEPReq+0x1dc>
 800783e:	2b03      	cmp	r3, #3
 8007840:	d033      	beq.n	80078aa <USBD_StdEPReq+0x242>
 8007842:	e099      	b.n	8007978 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007844:	7bbb      	ldrb	r3, [r7, #14]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d007      	beq.n	800785a <USBD_StdEPReq+0x1f2>
 800784a:	7bbb      	ldrb	r3, [r7, #14]
 800784c:	2b80      	cmp	r3, #128	@ 0x80
 800784e:	d004      	beq.n	800785a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007850:	6839      	ldr	r1, [r7, #0]
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 fc19 	bl	800808a <USBD_CtlError>
                break;
 8007858:	e093      	b.n	8007982 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800785a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800785e:	2b00      	cmp	r3, #0
 8007860:	da0b      	bge.n	800787a <USBD_StdEPReq+0x212>
 8007862:	7bbb      	ldrb	r3, [r7, #14]
 8007864:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007868:	4613      	mov	r3, r2
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	4413      	add	r3, r2
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	3310      	adds	r3, #16
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	4413      	add	r3, r2
 8007876:	3304      	adds	r3, #4
 8007878:	e00b      	b.n	8007892 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800787a:	7bbb      	ldrb	r3, [r7, #14]
 800787c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007880:	4613      	mov	r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	4413      	add	r3, r2
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	4413      	add	r3, r2
 8007890:	3304      	adds	r3, #4
 8007892:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	2200      	movs	r2, #0
 8007898:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	330e      	adds	r3, #14
 800789e:	2202      	movs	r2, #2
 80078a0:	4619      	mov	r1, r3
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fc6e 	bl	8008184 <USBD_CtlSendData>
              break;
 80078a8:	e06b      	b.n	8007982 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80078aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	da11      	bge.n	80078d6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80078b2:	7bbb      	ldrb	r3, [r7, #14]
 80078b4:	f003 020f 	and.w	r2, r3, #15
 80078b8:	6879      	ldr	r1, [r7, #4]
 80078ba:	4613      	mov	r3, r2
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	4413      	add	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	440b      	add	r3, r1
 80078c4:	3323      	adds	r3, #35	@ 0x23
 80078c6:	781b      	ldrb	r3, [r3, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d117      	bne.n	80078fc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80078cc:	6839      	ldr	r1, [r7, #0]
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 fbdb 	bl	800808a <USBD_CtlError>
                  break;
 80078d4:	e055      	b.n	8007982 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80078d6:	7bbb      	ldrb	r3, [r7, #14]
 80078d8:	f003 020f 	and.w	r2, r3, #15
 80078dc:	6879      	ldr	r1, [r7, #4]
 80078de:	4613      	mov	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4413      	add	r3, r2
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	440b      	add	r3, r1
 80078e8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d104      	bne.n	80078fc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80078f2:	6839      	ldr	r1, [r7, #0]
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fbc8 	bl	800808a <USBD_CtlError>
                  break;
 80078fa:	e042      	b.n	8007982 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80078fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007900:	2b00      	cmp	r3, #0
 8007902:	da0b      	bge.n	800791c <USBD_StdEPReq+0x2b4>
 8007904:	7bbb      	ldrb	r3, [r7, #14]
 8007906:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800790a:	4613      	mov	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	4413      	add	r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	3310      	adds	r3, #16
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	4413      	add	r3, r2
 8007918:	3304      	adds	r3, #4
 800791a:	e00b      	b.n	8007934 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800791c:	7bbb      	ldrb	r3, [r7, #14]
 800791e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007922:	4613      	mov	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	4413      	add	r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	4413      	add	r3, r2
 8007932:	3304      	adds	r3, #4
 8007934:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007936:	7bbb      	ldrb	r3, [r7, #14]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d002      	beq.n	8007942 <USBD_StdEPReq+0x2da>
 800793c:	7bbb      	ldrb	r3, [r7, #14]
 800793e:	2b80      	cmp	r3, #128	@ 0x80
 8007940:	d103      	bne.n	800794a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	2200      	movs	r2, #0
 8007946:	739a      	strb	r2, [r3, #14]
 8007948:	e00e      	b.n	8007968 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800794a:	7bbb      	ldrb	r3, [r7, #14]
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f001 f95a 	bl	8008c08 <USBD_LL_IsStallEP>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	2201      	movs	r2, #1
 800795e:	739a      	strb	r2, [r3, #14]
 8007960:	e002      	b.n	8007968 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	2200      	movs	r2, #0
 8007966:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	330e      	adds	r3, #14
 800796c:	2202      	movs	r2, #2
 800796e:	4619      	mov	r1, r3
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 fc07 	bl	8008184 <USBD_CtlSendData>
              break;
 8007976:	e004      	b.n	8007982 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007978:	6839      	ldr	r1, [r7, #0]
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 fb85 	bl	800808a <USBD_CtlError>
              break;
 8007980:	bf00      	nop
          }
          break;
 8007982:	e004      	b.n	800798e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007984:	6839      	ldr	r1, [r7, #0]
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 fb7f 	bl	800808a <USBD_CtlError>
          break;
 800798c:	bf00      	nop
      }
      break;
 800798e:	e005      	b.n	800799c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007990:	6839      	ldr	r1, [r7, #0]
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f000 fb79 	bl	800808a <USBD_CtlError>
      break;
 8007998:	e000      	b.n	800799c <USBD_StdEPReq+0x334>
      break;
 800799a:	bf00      	nop
  }

  return ret;
 800799c:	7bfb      	ldrb	r3, [r7, #15]
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
	...

080079a8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80079b2:	2300      	movs	r3, #0
 80079b4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80079b6:	2300      	movs	r3, #0
 80079b8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	885b      	ldrh	r3, [r3, #2]
 80079c2:	0a1b      	lsrs	r3, r3, #8
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	3b01      	subs	r3, #1
 80079c8:	2b0e      	cmp	r3, #14
 80079ca:	f200 8152 	bhi.w	8007c72 <USBD_GetDescriptor+0x2ca>
 80079ce:	a201      	add	r2, pc, #4	@ (adr r2, 80079d4 <USBD_GetDescriptor+0x2c>)
 80079d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d4:	08007a45 	.word	0x08007a45
 80079d8:	08007a5d 	.word	0x08007a5d
 80079dc:	08007a9d 	.word	0x08007a9d
 80079e0:	08007c73 	.word	0x08007c73
 80079e4:	08007c73 	.word	0x08007c73
 80079e8:	08007c13 	.word	0x08007c13
 80079ec:	08007c3f 	.word	0x08007c3f
 80079f0:	08007c73 	.word	0x08007c73
 80079f4:	08007c73 	.word	0x08007c73
 80079f8:	08007c73 	.word	0x08007c73
 80079fc:	08007c73 	.word	0x08007c73
 8007a00:	08007c73 	.word	0x08007c73
 8007a04:	08007c73 	.word	0x08007c73
 8007a08:	08007c73 	.word	0x08007c73
 8007a0c:	08007a11 	.word	0x08007a11
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a16:	69db      	ldr	r3, [r3, #28]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00b      	beq.n	8007a34 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a22:	69db      	ldr	r3, [r3, #28]
 8007a24:	687a      	ldr	r2, [r7, #4]
 8007a26:	7c12      	ldrb	r2, [r2, #16]
 8007a28:	f107 0108 	add.w	r1, r7, #8
 8007a2c:	4610      	mov	r0, r2
 8007a2e:	4798      	blx	r3
 8007a30:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007a32:	e126      	b.n	8007c82 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007a34:	6839      	ldr	r1, [r7, #0]
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 fb27 	bl	800808a <USBD_CtlError>
        err++;
 8007a3c:	7afb      	ldrb	r3, [r7, #11]
 8007a3e:	3301      	adds	r3, #1
 8007a40:	72fb      	strb	r3, [r7, #11]
      break;
 8007a42:	e11e      	b.n	8007c82 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	7c12      	ldrb	r2, [r2, #16]
 8007a50:	f107 0108 	add.w	r1, r7, #8
 8007a54:	4610      	mov	r0, r2
 8007a56:	4798      	blx	r3
 8007a58:	60f8      	str	r0, [r7, #12]
      break;
 8007a5a:	e112      	b.n	8007c82 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	7c1b      	ldrb	r3, [r3, #16]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d10d      	bne.n	8007a80 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a6c:	f107 0208 	add.w	r2, r7, #8
 8007a70:	4610      	mov	r0, r2
 8007a72:	4798      	blx	r3
 8007a74:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	3301      	adds	r3, #1
 8007a7a:	2202      	movs	r2, #2
 8007a7c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007a7e:	e100      	b.n	8007c82 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a88:	f107 0208 	add.w	r2, r7, #8
 8007a8c:	4610      	mov	r0, r2
 8007a8e:	4798      	blx	r3
 8007a90:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	3301      	adds	r3, #1
 8007a96:	2202      	movs	r2, #2
 8007a98:	701a      	strb	r2, [r3, #0]
      break;
 8007a9a:	e0f2      	b.n	8007c82 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	885b      	ldrh	r3, [r3, #2]
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	2b05      	cmp	r3, #5
 8007aa4:	f200 80ac 	bhi.w	8007c00 <USBD_GetDescriptor+0x258>
 8007aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab0 <USBD_GetDescriptor+0x108>)
 8007aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aae:	bf00      	nop
 8007ab0:	08007ac9 	.word	0x08007ac9
 8007ab4:	08007afd 	.word	0x08007afd
 8007ab8:	08007b31 	.word	0x08007b31
 8007abc:	08007b65 	.word	0x08007b65
 8007ac0:	08007b99 	.word	0x08007b99
 8007ac4:	08007bcd 	.word	0x08007bcd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00b      	beq.n	8007aec <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	7c12      	ldrb	r2, [r2, #16]
 8007ae0:	f107 0108 	add.w	r1, r7, #8
 8007ae4:	4610      	mov	r0, r2
 8007ae6:	4798      	blx	r3
 8007ae8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007aea:	e091      	b.n	8007c10 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007aec:	6839      	ldr	r1, [r7, #0]
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 facb 	bl	800808a <USBD_CtlError>
            err++;
 8007af4:	7afb      	ldrb	r3, [r7, #11]
 8007af6:	3301      	adds	r3, #1
 8007af8:	72fb      	strb	r3, [r7, #11]
          break;
 8007afa:	e089      	b.n	8007c10 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00b      	beq.n	8007b20 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	7c12      	ldrb	r2, [r2, #16]
 8007b14:	f107 0108 	add.w	r1, r7, #8
 8007b18:	4610      	mov	r0, r2
 8007b1a:	4798      	blx	r3
 8007b1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b1e:	e077      	b.n	8007c10 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007b20:	6839      	ldr	r1, [r7, #0]
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 fab1 	bl	800808a <USBD_CtlError>
            err++;
 8007b28:	7afb      	ldrb	r3, [r7, #11]
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	72fb      	strb	r3, [r7, #11]
          break;
 8007b2e:	e06f      	b.n	8007c10 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d00b      	beq.n	8007b54 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	7c12      	ldrb	r2, [r2, #16]
 8007b48:	f107 0108 	add.w	r1, r7, #8
 8007b4c:	4610      	mov	r0, r2
 8007b4e:	4798      	blx	r3
 8007b50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b52:	e05d      	b.n	8007c10 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007b54:	6839      	ldr	r1, [r7, #0]
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f000 fa97 	bl	800808a <USBD_CtlError>
            err++;
 8007b5c:	7afb      	ldrb	r3, [r7, #11]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	72fb      	strb	r3, [r7, #11]
          break;
 8007b62:	e055      	b.n	8007c10 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d00b      	beq.n	8007b88 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	7c12      	ldrb	r2, [r2, #16]
 8007b7c:	f107 0108 	add.w	r1, r7, #8
 8007b80:	4610      	mov	r0, r2
 8007b82:	4798      	blx	r3
 8007b84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b86:	e043      	b.n	8007c10 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007b88:	6839      	ldr	r1, [r7, #0]
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 fa7d 	bl	800808a <USBD_CtlError>
            err++;
 8007b90:	7afb      	ldrb	r3, [r7, #11]
 8007b92:	3301      	adds	r3, #1
 8007b94:	72fb      	strb	r3, [r7, #11]
          break;
 8007b96:	e03b      	b.n	8007c10 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b9e:	695b      	ldr	r3, [r3, #20]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d00b      	beq.n	8007bbc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007baa:	695b      	ldr	r3, [r3, #20]
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	7c12      	ldrb	r2, [r2, #16]
 8007bb0:	f107 0108 	add.w	r1, r7, #8
 8007bb4:	4610      	mov	r0, r2
 8007bb6:	4798      	blx	r3
 8007bb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007bba:	e029      	b.n	8007c10 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007bbc:	6839      	ldr	r1, [r7, #0]
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 fa63 	bl	800808a <USBD_CtlError>
            err++;
 8007bc4:	7afb      	ldrb	r3, [r7, #11]
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	72fb      	strb	r3, [r7, #11]
          break;
 8007bca:	e021      	b.n	8007c10 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bd2:	699b      	ldr	r3, [r3, #24]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d00b      	beq.n	8007bf0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bde:	699b      	ldr	r3, [r3, #24]
 8007be0:	687a      	ldr	r2, [r7, #4]
 8007be2:	7c12      	ldrb	r2, [r2, #16]
 8007be4:	f107 0108 	add.w	r1, r7, #8
 8007be8:	4610      	mov	r0, r2
 8007bea:	4798      	blx	r3
 8007bec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007bee:	e00f      	b.n	8007c10 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007bf0:	6839      	ldr	r1, [r7, #0]
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 fa49 	bl	800808a <USBD_CtlError>
            err++;
 8007bf8:	7afb      	ldrb	r3, [r7, #11]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	72fb      	strb	r3, [r7, #11]
          break;
 8007bfe:	e007      	b.n	8007c10 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007c00:	6839      	ldr	r1, [r7, #0]
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 fa41 	bl	800808a <USBD_CtlError>
          err++;
 8007c08:	7afb      	ldrb	r3, [r7, #11]
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007c0e:	bf00      	nop
      }
      break;
 8007c10:	e037      	b.n	8007c82 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	7c1b      	ldrb	r3, [r3, #16]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d109      	bne.n	8007c2e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c22:	f107 0208 	add.w	r2, r7, #8
 8007c26:	4610      	mov	r0, r2
 8007c28:	4798      	blx	r3
 8007c2a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007c2c:	e029      	b.n	8007c82 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007c2e:	6839      	ldr	r1, [r7, #0]
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f000 fa2a 	bl	800808a <USBD_CtlError>
        err++;
 8007c36:	7afb      	ldrb	r3, [r7, #11]
 8007c38:	3301      	adds	r3, #1
 8007c3a:	72fb      	strb	r3, [r7, #11]
      break;
 8007c3c:	e021      	b.n	8007c82 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	7c1b      	ldrb	r3, [r3, #16]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10d      	bne.n	8007c62 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c4e:	f107 0208 	add.w	r2, r7, #8
 8007c52:	4610      	mov	r0, r2
 8007c54:	4798      	blx	r3
 8007c56:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	2207      	movs	r2, #7
 8007c5e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007c60:	e00f      	b.n	8007c82 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007c62:	6839      	ldr	r1, [r7, #0]
 8007c64:	6878      	ldr	r0, [r7, #4]
 8007c66:	f000 fa10 	bl	800808a <USBD_CtlError>
        err++;
 8007c6a:	7afb      	ldrb	r3, [r7, #11]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	72fb      	strb	r3, [r7, #11]
      break;
 8007c70:	e007      	b.n	8007c82 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8007c72:	6839      	ldr	r1, [r7, #0]
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f000 fa08 	bl	800808a <USBD_CtlError>
      err++;
 8007c7a:	7afb      	ldrb	r3, [r7, #11]
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	72fb      	strb	r3, [r7, #11]
      break;
 8007c80:	bf00      	nop
  }

  if (err != 0U)
 8007c82:	7afb      	ldrb	r3, [r7, #11]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d11e      	bne.n	8007cc6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	88db      	ldrh	r3, [r3, #6]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d016      	beq.n	8007cbe <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8007c90:	893b      	ldrh	r3, [r7, #8]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00e      	beq.n	8007cb4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	88da      	ldrh	r2, [r3, #6]
 8007c9a:	893b      	ldrh	r3, [r7, #8]
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	bf28      	it	cs
 8007ca0:	4613      	movcs	r3, r2
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007ca6:	893b      	ldrh	r3, [r7, #8]
 8007ca8:	461a      	mov	r2, r3
 8007caa:	68f9      	ldr	r1, [r7, #12]
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 fa69 	bl	8008184 <USBD_CtlSendData>
 8007cb2:	e009      	b.n	8007cc8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007cb4:	6839      	ldr	r1, [r7, #0]
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 f9e7 	bl	800808a <USBD_CtlError>
 8007cbc:	e004      	b.n	8007cc8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 fac1 	bl	8008246 <USBD_CtlSendStatus>
 8007cc4:	e000      	b.n	8007cc8 <USBD_GetDescriptor+0x320>
    return;
 8007cc6:	bf00      	nop
  }
}
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop

08007cd0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	889b      	ldrh	r3, [r3, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d131      	bne.n	8007d46 <USBD_SetAddress+0x76>
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	88db      	ldrh	r3, [r3, #6]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d12d      	bne.n	8007d46 <USBD_SetAddress+0x76>
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	885b      	ldrh	r3, [r3, #2]
 8007cee:	2b7f      	cmp	r3, #127	@ 0x7f
 8007cf0:	d829      	bhi.n	8007d46 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	885b      	ldrh	r3, [r3, #2]
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cfc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b03      	cmp	r3, #3
 8007d08:	d104      	bne.n	8007d14 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007d0a:	6839      	ldr	r1, [r7, #0]
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 f9bc 	bl	800808a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d12:	e01d      	b.n	8007d50 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	7bfa      	ldrb	r2, [r7, #15]
 8007d18:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007d1c:	7bfb      	ldrb	r3, [r7, #15]
 8007d1e:	4619      	mov	r1, r3
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 ff9d 	bl	8008c60 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f000 fa8d 	bl	8008246 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007d2c:	7bfb      	ldrb	r3, [r7, #15]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d004      	beq.n	8007d3c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2202      	movs	r2, #2
 8007d36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d3a:	e009      	b.n	8007d50 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d44:	e004      	b.n	8007d50 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007d46:	6839      	ldr	r1, [r7, #0]
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 f99e 	bl	800808a <USBD_CtlError>
  }
}
 8007d4e:	bf00      	nop
 8007d50:	bf00      	nop
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d62:	2300      	movs	r3, #0
 8007d64:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	885b      	ldrh	r3, [r3, #2]
 8007d6a:	b2da      	uxtb	r2, r3
 8007d6c:	4b4e      	ldr	r3, [pc, #312]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007d6e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007d70:	4b4d      	ldr	r3, [pc, #308]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d905      	bls.n	8007d84 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007d78:	6839      	ldr	r1, [r7, #0]
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 f985 	bl	800808a <USBD_CtlError>
    return USBD_FAIL;
 8007d80:	2303      	movs	r3, #3
 8007d82:	e08c      	b.n	8007e9e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	2b02      	cmp	r3, #2
 8007d8e:	d002      	beq.n	8007d96 <USBD_SetConfig+0x3e>
 8007d90:	2b03      	cmp	r3, #3
 8007d92:	d029      	beq.n	8007de8 <USBD_SetConfig+0x90>
 8007d94:	e075      	b.n	8007e82 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007d96:	4b44      	ldr	r3, [pc, #272]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d020      	beq.n	8007de0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007d9e:	4b42      	ldr	r3, [pc, #264]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007da8:	4b3f      	ldr	r3, [pc, #252]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	4619      	mov	r1, r3
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f7fe ffa5 	bl	8006cfe <USBD_SetClassConfig>
 8007db4:	4603      	mov	r3, r0
 8007db6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007db8:	7bfb      	ldrb	r3, [r7, #15]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d008      	beq.n	8007dd0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007dbe:	6839      	ldr	r1, [r7, #0]
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f000 f962 	bl	800808a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2202      	movs	r2, #2
 8007dca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007dce:	e065      	b.n	8007e9c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f000 fa38 	bl	8008246 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2203      	movs	r2, #3
 8007dda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007dde:	e05d      	b.n	8007e9c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 fa30 	bl	8008246 <USBD_CtlSendStatus>
      break;
 8007de6:	e059      	b.n	8007e9c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007de8:	4b2f      	ldr	r3, [pc, #188]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d112      	bne.n	8007e16 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2202      	movs	r2, #2
 8007df4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007df8:	4b2b      	ldr	r3, [pc, #172]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007dfa:	781b      	ldrb	r3, [r3, #0]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007e02:	4b29      	ldr	r3, [pc, #164]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	4619      	mov	r1, r3
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f7fe ff94 	bl	8006d36 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 fa19 	bl	8008246 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007e14:	e042      	b.n	8007e9c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007e16:	4b24      	ldr	r3, [pc, #144]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007e18:	781b      	ldrb	r3, [r3, #0]
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d02a      	beq.n	8007e7a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f7fe ff82 	bl	8006d36 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007e32:	4b1d      	ldr	r3, [pc, #116]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	461a      	mov	r2, r3
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	4619      	mov	r1, r3
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7fe ff5b 	bl	8006cfe <USBD_SetClassConfig>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007e4c:	7bfb      	ldrb	r3, [r7, #15]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d00f      	beq.n	8007e72 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007e52:	6839      	ldr	r1, [r7, #0]
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f918 	bl	800808a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	4619      	mov	r1, r3
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f7fe ff67 	bl	8006d36 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007e70:	e014      	b.n	8007e9c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f000 f9e7 	bl	8008246 <USBD_CtlSendStatus>
      break;
 8007e78:	e010      	b.n	8007e9c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f9e3 	bl	8008246 <USBD_CtlSendStatus>
      break;
 8007e80:	e00c      	b.n	8007e9c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007e82:	6839      	ldr	r1, [r7, #0]
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 f900 	bl	800808a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007e8a:	4b07      	ldr	r3, [pc, #28]	@ (8007ea8 <USBD_SetConfig+0x150>)
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	4619      	mov	r1, r3
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f7fe ff50 	bl	8006d36 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007e96:	2303      	movs	r3, #3
 8007e98:	73fb      	strb	r3, [r7, #15]
      break;
 8007e9a:	bf00      	nop
  }

  return ret;
 8007e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	20000348 	.word	0x20000348

08007eac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	88db      	ldrh	r3, [r3, #6]
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d004      	beq.n	8007ec8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007ebe:	6839      	ldr	r1, [r7, #0]
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 f8e2 	bl	800808a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007ec6:	e023      	b.n	8007f10 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	2b02      	cmp	r3, #2
 8007ed2:	dc02      	bgt.n	8007eda <USBD_GetConfig+0x2e>
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	dc03      	bgt.n	8007ee0 <USBD_GetConfig+0x34>
 8007ed8:	e015      	b.n	8007f06 <USBD_GetConfig+0x5a>
 8007eda:	2b03      	cmp	r3, #3
 8007edc:	d00b      	beq.n	8007ef6 <USBD_GetConfig+0x4a>
 8007ede:	e012      	b.n	8007f06 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	3308      	adds	r3, #8
 8007eea:	2201      	movs	r2, #1
 8007eec:	4619      	mov	r1, r3
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 f948 	bl	8008184 <USBD_CtlSendData>
        break;
 8007ef4:	e00c      	b.n	8007f10 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	3304      	adds	r3, #4
 8007efa:	2201      	movs	r2, #1
 8007efc:	4619      	mov	r1, r3
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f940 	bl	8008184 <USBD_CtlSendData>
        break;
 8007f04:	e004      	b.n	8007f10 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007f06:	6839      	ldr	r1, [r7, #0]
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f000 f8be 	bl	800808a <USBD_CtlError>
        break;
 8007f0e:	bf00      	nop
}
 8007f10:	bf00      	nop
 8007f12:	3708      	adds	r7, #8
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	d81e      	bhi.n	8007f6e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	88db      	ldrh	r3, [r3, #6]
 8007f34:	2b02      	cmp	r3, #2
 8007f36:	d004      	beq.n	8007f42 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007f38:	6839      	ldr	r1, [r7, #0]
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f8a5 	bl	800808a <USBD_CtlError>
        break;
 8007f40:	e01a      	b.n	8007f78 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2201      	movs	r2, #1
 8007f46:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d005      	beq.n	8007f5e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	68db      	ldr	r3, [r3, #12]
 8007f56:	f043 0202 	orr.w	r2, r3, #2
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	330c      	adds	r3, #12
 8007f62:	2202      	movs	r2, #2
 8007f64:	4619      	mov	r1, r3
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 f90c 	bl	8008184 <USBD_CtlSendData>
      break;
 8007f6c:	e004      	b.n	8007f78 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007f6e:	6839      	ldr	r1, [r7, #0]
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 f88a 	bl	800808a <USBD_CtlError>
      break;
 8007f76:	bf00      	nop
  }
}
 8007f78:	bf00      	nop
 8007f7a:	3708      	adds	r7, #8
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	885b      	ldrh	r3, [r3, #2]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d107      	bne.n	8007fa2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2201      	movs	r2, #1
 8007f96:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 f953 	bl	8008246 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007fa0:	e013      	b.n	8007fca <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	885b      	ldrh	r3, [r3, #2]
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d10b      	bne.n	8007fc2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	889b      	ldrh	r3, [r3, #4]
 8007fae:	0a1b      	lsrs	r3, r3, #8
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	b2da      	uxtb	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 f943 	bl	8008246 <USBD_CtlSendStatus>
}
 8007fc0:	e003      	b.n	8007fca <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007fc2:	6839      	ldr	r1, [r7, #0]
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 f860 	bl	800808a <USBD_CtlError>
}
 8007fca:	bf00      	nop
 8007fcc:	3708      	adds	r7, #8
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b082      	sub	sp, #8
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
 8007fda:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	2b02      	cmp	r3, #2
 8007fe8:	d80b      	bhi.n	8008002 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	885b      	ldrh	r3, [r3, #2]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d10c      	bne.n	800800c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 f923 	bl	8008246 <USBD_CtlSendStatus>
      }
      break;
 8008000:	e004      	b.n	800800c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008002:	6839      	ldr	r1, [r7, #0]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 f840 	bl	800808a <USBD_CtlError>
      break;
 800800a:	e000      	b.n	800800e <USBD_ClrFeature+0x3c>
      break;
 800800c:	bf00      	nop
  }
}
 800800e:	bf00      	nop
 8008010:	3708      	adds	r7, #8
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}

08008016 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008016:	b580      	push	{r7, lr}
 8008018:	b084      	sub	sp, #16
 800801a:	af00      	add	r7, sp, #0
 800801c:	6078      	str	r0, [r7, #4]
 800801e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	781a      	ldrb	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	3301      	adds	r3, #1
 8008030:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	781a      	ldrb	r2, [r3, #0]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	3301      	adds	r3, #1
 800803e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008040:	68f8      	ldr	r0, [r7, #12]
 8008042:	f7ff fa15 	bl	8007470 <SWAPBYTE>
 8008046:	4603      	mov	r3, r0
 8008048:	461a      	mov	r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	3301      	adds	r3, #1
 8008052:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	3301      	adds	r3, #1
 8008058:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	f7ff fa08 	bl	8007470 <SWAPBYTE>
 8008060:	4603      	mov	r3, r0
 8008062:	461a      	mov	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	3301      	adds	r3, #1
 800806c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	3301      	adds	r3, #1
 8008072:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008074:	68f8      	ldr	r0, [r7, #12]
 8008076:	f7ff f9fb 	bl	8007470 <SWAPBYTE>
 800807a:	4603      	mov	r3, r0
 800807c:	461a      	mov	r2, r3
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	80da      	strh	r2, [r3, #6]
}
 8008082:	bf00      	nop
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b082      	sub	sp, #8
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
 8008092:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008094:	2180      	movs	r1, #128	@ 0x80
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 fd78 	bl	8008b8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800809c:	2100      	movs	r1, #0
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 fd74 	bl	8008b8c <USBD_LL_StallEP>
}
 80080a4:	bf00      	nop
 80080a6:	3708      	adds	r7, #8
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}

080080ac <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80080b8:	2300      	movs	r3, #0
 80080ba:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d042      	beq.n	8008148 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80080c6:	6938      	ldr	r0, [r7, #16]
 80080c8:	f000 f842 	bl	8008150 <USBD_GetLen>
 80080cc:	4603      	mov	r3, r0
 80080ce:	3301      	adds	r3, #1
 80080d0:	005b      	lsls	r3, r3, #1
 80080d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080d6:	d808      	bhi.n	80080ea <USBD_GetString+0x3e>
 80080d8:	6938      	ldr	r0, [r7, #16]
 80080da:	f000 f839 	bl	8008150 <USBD_GetLen>
 80080de:	4603      	mov	r3, r0
 80080e0:	3301      	adds	r3, #1
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	005b      	lsls	r3, r3, #1
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	e001      	b.n	80080ee <USBD_GetString+0x42>
 80080ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80080f2:	7dfb      	ldrb	r3, [r7, #23]
 80080f4:	68ba      	ldr	r2, [r7, #8]
 80080f6:	4413      	add	r3, r2
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	7812      	ldrb	r2, [r2, #0]
 80080fc:	701a      	strb	r2, [r3, #0]
  idx++;
 80080fe:	7dfb      	ldrb	r3, [r7, #23]
 8008100:	3301      	adds	r3, #1
 8008102:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008104:	7dfb      	ldrb	r3, [r7, #23]
 8008106:	68ba      	ldr	r2, [r7, #8]
 8008108:	4413      	add	r3, r2
 800810a:	2203      	movs	r2, #3
 800810c:	701a      	strb	r2, [r3, #0]
  idx++;
 800810e:	7dfb      	ldrb	r3, [r7, #23]
 8008110:	3301      	adds	r3, #1
 8008112:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008114:	e013      	b.n	800813e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008116:	7dfb      	ldrb	r3, [r7, #23]
 8008118:	68ba      	ldr	r2, [r7, #8]
 800811a:	4413      	add	r3, r2
 800811c:	693a      	ldr	r2, [r7, #16]
 800811e:	7812      	ldrb	r2, [r2, #0]
 8008120:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	3301      	adds	r3, #1
 8008126:	613b      	str	r3, [r7, #16]
    idx++;
 8008128:	7dfb      	ldrb	r3, [r7, #23]
 800812a:	3301      	adds	r3, #1
 800812c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800812e:	7dfb      	ldrb	r3, [r7, #23]
 8008130:	68ba      	ldr	r2, [r7, #8]
 8008132:	4413      	add	r3, r2
 8008134:	2200      	movs	r2, #0
 8008136:	701a      	strb	r2, [r3, #0]
    idx++;
 8008138:	7dfb      	ldrb	r3, [r7, #23]
 800813a:	3301      	adds	r3, #1
 800813c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d1e7      	bne.n	8008116 <USBD_GetString+0x6a>
 8008146:	e000      	b.n	800814a <USBD_GetString+0x9e>
    return;
 8008148:	bf00      	nop
  }
}
 800814a:	3718      	adds	r7, #24
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008150:	b480      	push	{r7}
 8008152:	b085      	sub	sp, #20
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008158:	2300      	movs	r3, #0
 800815a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008160:	e005      	b.n	800816e <USBD_GetLen+0x1e>
  {
    len++;
 8008162:	7bfb      	ldrb	r3, [r7, #15]
 8008164:	3301      	adds	r3, #1
 8008166:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	3301      	adds	r3, #1
 800816c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1f5      	bne.n	8008162 <USBD_GetLen+0x12>
  }

  return len;
 8008176:	7bfb      	ldrb	r3, [r7, #15]
}
 8008178:	4618      	mov	r0, r3
 800817a:	3714      	adds	r7, #20
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2202      	movs	r2, #2
 8008194:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	68ba      	ldr	r2, [r7, #8]
 80081a2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	68ba      	ldr	r2, [r7, #8]
 80081ae:	2100      	movs	r1, #0
 80081b0:	68f8      	ldr	r0, [r7, #12]
 80081b2:	f000 fd74 	bl	8008c9e <USBD_LL_Transmit>

  return USBD_OK;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3710      	adds	r7, #16
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}

080081c0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	68ba      	ldr	r2, [r7, #8]
 80081d0:	2100      	movs	r1, #0
 80081d2:	68f8      	ldr	r0, [r7, #12]
 80081d4:	f000 fd63 	bl	8008c9e <USBD_LL_Transmit>

  return USBD_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b084      	sub	sp, #16
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	60f8      	str	r0, [r7, #12]
 80081ea:	60b9      	str	r1, [r7, #8]
 80081ec:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2203      	movs	r2, #3
 80081f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	687a      	ldr	r2, [r7, #4]
 80081fa:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	68ba      	ldr	r2, [r7, #8]
 8008202:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	68ba      	ldr	r2, [r7, #8]
 8008212:	2100      	movs	r1, #0
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f000 fd63 	bl	8008ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3710      	adds	r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	68ba      	ldr	r2, [r7, #8]
 8008234:	2100      	movs	r1, #0
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f000 fd52 	bl	8008ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}

08008246 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008246:	b580      	push	{r7, lr}
 8008248:	b082      	sub	sp, #8
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2204      	movs	r2, #4
 8008252:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008256:	2300      	movs	r3, #0
 8008258:	2200      	movs	r2, #0
 800825a:	2100      	movs	r1, #0
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 fd1e 	bl	8008c9e <USBD_LL_Transmit>

  return USBD_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	3708      	adds	r7, #8
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2205      	movs	r2, #5
 8008278:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800827c:	2300      	movs	r3, #0
 800827e:	2200      	movs	r2, #0
 8008280:	2100      	movs	r1, #0
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fd2c 	bl	8008ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
	...

08008294 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008298:	2200      	movs	r2, #0
 800829a:	4912      	ldr	r1, [pc, #72]	@ (80082e4 <MX_USB_DEVICE_Init+0x50>)
 800829c:	4812      	ldr	r0, [pc, #72]	@ (80082e8 <MX_USB_DEVICE_Init+0x54>)
 800829e:	f7fe fcb1 	bl	8006c04 <USBD_Init>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d001      	beq.n	80082ac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80082a8:	f7f8 fc22 	bl	8000af0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80082ac:	490f      	ldr	r1, [pc, #60]	@ (80082ec <MX_USB_DEVICE_Init+0x58>)
 80082ae:	480e      	ldr	r0, [pc, #56]	@ (80082e8 <MX_USB_DEVICE_Init+0x54>)
 80082b0:	f7fe fcd8 	bl	8006c64 <USBD_RegisterClass>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80082ba:	f7f8 fc19 	bl	8000af0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80082be:	490c      	ldr	r1, [pc, #48]	@ (80082f0 <MX_USB_DEVICE_Init+0x5c>)
 80082c0:	4809      	ldr	r0, [pc, #36]	@ (80082e8 <MX_USB_DEVICE_Init+0x54>)
 80082c2:	f7fe fbcf 	bl	8006a64 <USBD_CDC_RegisterInterface>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d001      	beq.n	80082d0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80082cc:	f7f8 fc10 	bl	8000af0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80082d0:	4805      	ldr	r0, [pc, #20]	@ (80082e8 <MX_USB_DEVICE_Init+0x54>)
 80082d2:	f7fe fcfd 	bl	8006cd0 <USBD_Start>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d001      	beq.n	80082e0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80082dc:	f7f8 fc08 	bl	8000af0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80082e0:	bf00      	nop
 80082e2:	bd80      	pop	{r7, pc}
 80082e4:	200000b4 	.word	0x200000b4
 80082e8:	2000034c 	.word	0x2000034c
 80082ec:	20000018 	.word	0x20000018
 80082f0:	200000a0 	.word	0x200000a0

080082f4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80082f8:	2200      	movs	r2, #0
 80082fa:	4905      	ldr	r1, [pc, #20]	@ (8008310 <CDC_Init_FS+0x1c>)
 80082fc:	4805      	ldr	r0, [pc, #20]	@ (8008314 <CDC_Init_FS+0x20>)
 80082fe:	f7fe fbcb 	bl	8006a98 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008302:	4905      	ldr	r1, [pc, #20]	@ (8008318 <CDC_Init_FS+0x24>)
 8008304:	4803      	ldr	r0, [pc, #12]	@ (8008314 <CDC_Init_FS+0x20>)
 8008306:	f7fe fbe9 	bl	8006adc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800830a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800830c:	4618      	mov	r0, r3
 800830e:	bd80      	pop	{r7, pc}
 8008310:	20000e28 	.word	0x20000e28
 8008314:	2000034c 	.word	0x2000034c
 8008318:	20000628 	.word	0x20000628

0800831c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800831c:	b480      	push	{r7}
 800831e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008320:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008322:	4618      	mov	r0, r3
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr

0800832c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	4603      	mov	r3, r0
 8008334:	6039      	str	r1, [r7, #0]
 8008336:	71fb      	strb	r3, [r7, #7]
 8008338:	4613      	mov	r3, r2
 800833a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800833c:	79fb      	ldrb	r3, [r7, #7]
 800833e:	2b23      	cmp	r3, #35	@ 0x23
 8008340:	f200 8098 	bhi.w	8008474 <CDC_Control_FS+0x148>
 8008344:	a201      	add	r2, pc, #4	@ (adr r2, 800834c <CDC_Control_FS+0x20>)
 8008346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800834a:	bf00      	nop
 800834c:	08008475 	.word	0x08008475
 8008350:	08008475 	.word	0x08008475
 8008354:	08008475 	.word	0x08008475
 8008358:	08008475 	.word	0x08008475
 800835c:	08008475 	.word	0x08008475
 8008360:	08008475 	.word	0x08008475
 8008364:	08008475 	.word	0x08008475
 8008368:	08008475 	.word	0x08008475
 800836c:	08008475 	.word	0x08008475
 8008370:	08008475 	.word	0x08008475
 8008374:	08008475 	.word	0x08008475
 8008378:	08008475 	.word	0x08008475
 800837c:	08008475 	.word	0x08008475
 8008380:	08008475 	.word	0x08008475
 8008384:	08008475 	.word	0x08008475
 8008388:	08008475 	.word	0x08008475
 800838c:	08008475 	.word	0x08008475
 8008390:	08008475 	.word	0x08008475
 8008394:	08008475 	.word	0x08008475
 8008398:	08008475 	.word	0x08008475
 800839c:	08008475 	.word	0x08008475
 80083a0:	08008475 	.word	0x08008475
 80083a4:	08008475 	.word	0x08008475
 80083a8:	08008475 	.word	0x08008475
 80083ac:	08008475 	.word	0x08008475
 80083b0:	08008475 	.word	0x08008475
 80083b4:	08008475 	.word	0x08008475
 80083b8:	08008475 	.word	0x08008475
 80083bc:	08008475 	.word	0x08008475
 80083c0:	08008475 	.word	0x08008475
 80083c4:	08008475 	.word	0x08008475
 80083c8:	08008475 	.word	0x08008475
 80083cc:	080083dd 	.word	0x080083dd
 80083d0:	08008421 	.word	0x08008421
 80083d4:	08008475 	.word	0x08008475
 80083d8:	08008475 	.word	0x08008475
    /*                                        4 - Space                            */
    /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
    /*******************************************************************************/

    case CDC_SET_LINE_CODING:
      LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	461a      	mov	r2, r3
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	3301      	adds	r3, #1
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	021b      	lsls	r3, r3, #8
 80083ea:	431a      	orrs	r2, r3
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	3302      	adds	r3, #2
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	041b      	lsls	r3, r3, #16
 80083f4:	431a      	orrs	r2, r3
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	3303      	adds	r3, #3
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	061b      	lsls	r3, r3, #24
 80083fe:	4313      	orrs	r3, r2
 8008400:	461a      	mov	r2, r3
 8008402:	4b20      	ldr	r3, [pc, #128]	@ (8008484 <CDC_Control_FS+0x158>)
 8008404:	601a      	str	r2, [r3, #0]
      LineCoding.format = pbuf[4];
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	791a      	ldrb	r2, [r3, #4]
 800840a:	4b1e      	ldr	r3, [pc, #120]	@ (8008484 <CDC_Control_FS+0x158>)
 800840c:	711a      	strb	r2, [r3, #4]
      LineCoding.paritytype = pbuf[5];
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	795a      	ldrb	r2, [r3, #5]
 8008412:	4b1c      	ldr	r3, [pc, #112]	@ (8008484 <CDC_Control_FS+0x158>)
 8008414:	715a      	strb	r2, [r3, #5]
      LineCoding.datatype = pbuf[6];
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	799a      	ldrb	r2, [r3, #6]
 800841a:	4b1a      	ldr	r3, [pc, #104]	@ (8008484 <CDC_Control_FS+0x158>)
 800841c:	719a      	strb	r2, [r3, #6]
      break;
 800841e:	e02a      	b.n	8008476 <CDC_Control_FS+0x14a>

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8008420:	4b18      	ldr	r3, [pc, #96]	@ (8008484 <CDC_Control_FS+0x158>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	b2da      	uxtb	r2, r3
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800842a:	4b16      	ldr	r3, [pc, #88]	@ (8008484 <CDC_Control_FS+0x158>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	0a1a      	lsrs	r2, r3, #8
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	3301      	adds	r3, #1
 8008434:	b2d2      	uxtb	r2, r2
 8008436:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8008438:	4b12      	ldr	r3, [pc, #72]	@ (8008484 <CDC_Control_FS+0x158>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	0c1a      	lsrs	r2, r3, #16
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	3302      	adds	r3, #2
 8008442:	b2d2      	uxtb	r2, r2
 8008444:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8008446:	4b0f      	ldr	r3, [pc, #60]	@ (8008484 <CDC_Control_FS+0x158>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	0e1a      	lsrs	r2, r3, #24
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	3303      	adds	r3, #3
 8008450:	b2d2      	uxtb	r2, r2
 8008452:	701a      	strb	r2, [r3, #0]
      pbuf[4] = LineCoding.format;
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	3304      	adds	r3, #4
 8008458:	4a0a      	ldr	r2, [pc, #40]	@ (8008484 <CDC_Control_FS+0x158>)
 800845a:	7912      	ldrb	r2, [r2, #4]
 800845c:	701a      	strb	r2, [r3, #0]
      pbuf[5] = LineCoding.paritytype;
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	3305      	adds	r3, #5
 8008462:	4a08      	ldr	r2, [pc, #32]	@ (8008484 <CDC_Control_FS+0x158>)
 8008464:	7952      	ldrb	r2, [r2, #5]
 8008466:	701a      	strb	r2, [r3, #0]
      pbuf[6] = LineCoding.datatype;
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	3306      	adds	r3, #6
 800846c:	4a05      	ldr	r2, [pc, #20]	@ (8008484 <CDC_Control_FS+0x158>)
 800846e:	7992      	ldrb	r2, [r2, #6]
 8008470:	701a      	strb	r2, [r3, #0]
      break;
 8008472:	e000      	b.n	8008476 <CDC_Control_FS+0x14a>

    case CDC_SEND_BREAK:
      break;

    default:
      break;
 8008474:	bf00      	nop
  }

  return (USBD_OK);
 8008476:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008478:	4618      	mov	r0, r3
 800847a:	370c      	adds	r7, #12
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr
 8008484:	20000098 	.word	0x20000098

08008488 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b082      	sub	sp, #8
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008492:	6879      	ldr	r1, [r7, #4]
 8008494:	4805      	ldr	r0, [pc, #20]	@ (80084ac <CDC_Receive_FS+0x24>)
 8008496:	f7fe fb21 	bl	8006adc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800849a:	4804      	ldr	r0, [pc, #16]	@ (80084ac <CDC_Receive_FS+0x24>)
 800849c:	f7fe fb7c 	bl	8006b98 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80084a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3708      	adds	r7, #8
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	2000034c 	.word	0x2000034c

080084b0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
 80084b8:	460b      	mov	r3, r1
 80084ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80084bc:	2300      	movs	r3, #0
 80084be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80084c0:	4b0d      	ldr	r3, [pc, #52]	@ (80084f8 <CDC_Transmit_FS+0x48>)
 80084c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80084c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d001      	beq.n	80084d6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80084d2:	2301      	movs	r3, #1
 80084d4:	e00b      	b.n	80084ee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80084d6:	887b      	ldrh	r3, [r7, #2]
 80084d8:	461a      	mov	r2, r3
 80084da:	6879      	ldr	r1, [r7, #4]
 80084dc:	4806      	ldr	r0, [pc, #24]	@ (80084f8 <CDC_Transmit_FS+0x48>)
 80084de:	f7fe fadb 	bl	8006a98 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80084e2:	4805      	ldr	r0, [pc, #20]	@ (80084f8 <CDC_Transmit_FS+0x48>)
 80084e4:	f7fe fb18 	bl	8006b18 <USBD_CDC_TransmitPacket>
 80084e8:	4603      	mov	r3, r0
 80084ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80084ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	2000034c 	.word	0x2000034c

080084fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b087      	sub	sp, #28
 8008500:	af00      	add	r7, sp, #0
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	4613      	mov	r3, r2
 8008508:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800850a:	2300      	movs	r3, #0
 800850c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800850e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008512:	4618      	mov	r0, r3
 8008514:	371c      	adds	r7, #28
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
	...

08008520 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	4603      	mov	r3, r0
 8008528:	6039      	str	r1, [r7, #0]
 800852a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	2212      	movs	r2, #18
 8008530:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008532:	4b03      	ldr	r3, [pc, #12]	@ (8008540 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008534:	4618      	mov	r0, r3
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr
 8008540:	200000d4 	.word	0x200000d4

08008544 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	4603      	mov	r3, r0
 800854c:	6039      	str	r1, [r7, #0]
 800854e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	2204      	movs	r2, #4
 8008554:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008556:	4b03      	ldr	r3, [pc, #12]	@ (8008564 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008558:	4618      	mov	r0, r3
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr
 8008564:	200000f4 	.word	0x200000f4

08008568 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
 800856e:	4603      	mov	r3, r0
 8008570:	6039      	str	r1, [r7, #0]
 8008572:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008574:	79fb      	ldrb	r3, [r7, #7]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d105      	bne.n	8008586 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800857a:	683a      	ldr	r2, [r7, #0]
 800857c:	4907      	ldr	r1, [pc, #28]	@ (800859c <USBD_FS_ProductStrDescriptor+0x34>)
 800857e:	4808      	ldr	r0, [pc, #32]	@ (80085a0 <USBD_FS_ProductStrDescriptor+0x38>)
 8008580:	f7ff fd94 	bl	80080ac <USBD_GetString>
 8008584:	e004      	b.n	8008590 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008586:	683a      	ldr	r2, [r7, #0]
 8008588:	4904      	ldr	r1, [pc, #16]	@ (800859c <USBD_FS_ProductStrDescriptor+0x34>)
 800858a:	4805      	ldr	r0, [pc, #20]	@ (80085a0 <USBD_FS_ProductStrDescriptor+0x38>)
 800858c:	f7ff fd8e 	bl	80080ac <USBD_GetString>
  }
  return USBD_StrDesc;
 8008590:	4b02      	ldr	r3, [pc, #8]	@ (800859c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008592:	4618      	mov	r0, r3
 8008594:	3708      	adds	r7, #8
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}
 800859a:	bf00      	nop
 800859c:	20001628 	.word	0x20001628
 80085a0:	08009808 	.word	0x08009808

080085a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b082      	sub	sp, #8
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	4603      	mov	r3, r0
 80085ac:	6039      	str	r1, [r7, #0]
 80085ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80085b0:	683a      	ldr	r2, [r7, #0]
 80085b2:	4904      	ldr	r1, [pc, #16]	@ (80085c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80085b4:	4804      	ldr	r0, [pc, #16]	@ (80085c8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80085b6:	f7ff fd79 	bl	80080ac <USBD_GetString>
  return USBD_StrDesc;
 80085ba:	4b02      	ldr	r3, [pc, #8]	@ (80085c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3708      	adds	r7, #8
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	20001628 	.word	0x20001628
 80085c8:	08009820 	.word	0x08009820

080085cc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	4603      	mov	r3, r0
 80085d4:	6039      	str	r1, [r7, #0]
 80085d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	221a      	movs	r2, #26
 80085dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80085de:	f000 f855 	bl	800868c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80085e2:	4b02      	ldr	r3, [pc, #8]	@ (80085ec <USBD_FS_SerialStrDescriptor+0x20>)
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3708      	adds	r7, #8
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}
 80085ec:	200000f8 	.word	0x200000f8

080085f0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b082      	sub	sp, #8
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	4603      	mov	r3, r0
 80085f8:	6039      	str	r1, [r7, #0]
 80085fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80085fc:	79fb      	ldrb	r3, [r7, #7]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d105      	bne.n	800860e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	4907      	ldr	r1, [pc, #28]	@ (8008624 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008606:	4808      	ldr	r0, [pc, #32]	@ (8008628 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008608:	f7ff fd50 	bl	80080ac <USBD_GetString>
 800860c:	e004      	b.n	8008618 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	4904      	ldr	r1, [pc, #16]	@ (8008624 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008612:	4805      	ldr	r0, [pc, #20]	@ (8008628 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008614:	f7ff fd4a 	bl	80080ac <USBD_GetString>
  }
  return USBD_StrDesc;
 8008618:	4b02      	ldr	r3, [pc, #8]	@ (8008624 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800861a:	4618      	mov	r0, r3
 800861c:	3708      	adds	r7, #8
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
 8008622:	bf00      	nop
 8008624:	20001628 	.word	0x20001628
 8008628:	08009834 	.word	0x08009834

0800862c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b082      	sub	sp, #8
 8008630:	af00      	add	r7, sp, #0
 8008632:	4603      	mov	r3, r0
 8008634:	6039      	str	r1, [r7, #0]
 8008636:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008638:	79fb      	ldrb	r3, [r7, #7]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d105      	bne.n	800864a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800863e:	683a      	ldr	r2, [r7, #0]
 8008640:	4907      	ldr	r1, [pc, #28]	@ (8008660 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008642:	4808      	ldr	r0, [pc, #32]	@ (8008664 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008644:	f7ff fd32 	bl	80080ac <USBD_GetString>
 8008648:	e004      	b.n	8008654 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800864a:	683a      	ldr	r2, [r7, #0]
 800864c:	4904      	ldr	r1, [pc, #16]	@ (8008660 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800864e:	4805      	ldr	r0, [pc, #20]	@ (8008664 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008650:	f7ff fd2c 	bl	80080ac <USBD_GetString>
  }
  return USBD_StrDesc;
 8008654:	4b02      	ldr	r3, [pc, #8]	@ (8008660 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008656:	4618      	mov	r0, r3
 8008658:	3708      	adds	r7, #8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	20001628 	.word	0x20001628
 8008664:	08009840 	.word	0x08009840

08008668 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	4603      	mov	r3, r0
 8008670:	6039      	str	r1, [r7, #0]
 8008672:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	220c      	movs	r2, #12
 8008678:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800867a:	4b03      	ldr	r3, [pc, #12]	@ (8008688 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800867c:	4618      	mov	r0, r3
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr
 8008688:	200000e8 	.word	0x200000e8

0800868c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b084      	sub	sp, #16
 8008690:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008692:	4b0f      	ldr	r3, [pc, #60]	@ (80086d0 <Get_SerialNum+0x44>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008698:	4b0e      	ldr	r3, [pc, #56]	@ (80086d4 <Get_SerialNum+0x48>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800869e:	4b0e      	ldr	r3, [pc, #56]	@ (80086d8 <Get_SerialNum+0x4c>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	4413      	add	r3, r2
 80086aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d009      	beq.n	80086c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80086b2:	2208      	movs	r2, #8
 80086b4:	4909      	ldr	r1, [pc, #36]	@ (80086dc <Get_SerialNum+0x50>)
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f000 f814 	bl	80086e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80086bc:	2204      	movs	r2, #4
 80086be:	4908      	ldr	r1, [pc, #32]	@ (80086e0 <Get_SerialNum+0x54>)
 80086c0:	68b8      	ldr	r0, [r7, #8]
 80086c2:	f000 f80f 	bl	80086e4 <IntToUnicode>
  }
}
 80086c6:	bf00      	nop
 80086c8:	3710      	adds	r7, #16
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop
 80086d0:	1fff7a10 	.word	0x1fff7a10
 80086d4:	1fff7a14 	.word	0x1fff7a14
 80086d8:	1fff7a18 	.word	0x1fff7a18
 80086dc:	200000fa 	.word	0x200000fa
 80086e0:	2000010a 	.word	0x2000010a

080086e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b087      	sub	sp, #28
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	4613      	mov	r3, r2
 80086f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80086f2:	2300      	movs	r3, #0
 80086f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80086f6:	2300      	movs	r3, #0
 80086f8:	75fb      	strb	r3, [r7, #23]
 80086fa:	e027      	b.n	800874c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	0f1b      	lsrs	r3, r3, #28
 8008700:	2b09      	cmp	r3, #9
 8008702:	d80b      	bhi.n	800871c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	0f1b      	lsrs	r3, r3, #28
 8008708:	b2da      	uxtb	r2, r3
 800870a:	7dfb      	ldrb	r3, [r7, #23]
 800870c:	005b      	lsls	r3, r3, #1
 800870e:	4619      	mov	r1, r3
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	440b      	add	r3, r1
 8008714:	3230      	adds	r2, #48	@ 0x30
 8008716:	b2d2      	uxtb	r2, r2
 8008718:	701a      	strb	r2, [r3, #0]
 800871a:	e00a      	b.n	8008732 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	0f1b      	lsrs	r3, r3, #28
 8008720:	b2da      	uxtb	r2, r3
 8008722:	7dfb      	ldrb	r3, [r7, #23]
 8008724:	005b      	lsls	r3, r3, #1
 8008726:	4619      	mov	r1, r3
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	440b      	add	r3, r1
 800872c:	3237      	adds	r2, #55	@ 0x37
 800872e:	b2d2      	uxtb	r2, r2
 8008730:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	011b      	lsls	r3, r3, #4
 8008736:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008738:	7dfb      	ldrb	r3, [r7, #23]
 800873a:	005b      	lsls	r3, r3, #1
 800873c:	3301      	adds	r3, #1
 800873e:	68ba      	ldr	r2, [r7, #8]
 8008740:	4413      	add	r3, r2
 8008742:	2200      	movs	r2, #0
 8008744:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008746:	7dfb      	ldrb	r3, [r7, #23]
 8008748:	3301      	adds	r3, #1
 800874a:	75fb      	strb	r3, [r7, #23]
 800874c:	7dfa      	ldrb	r2, [r7, #23]
 800874e:	79fb      	ldrb	r3, [r7, #7]
 8008750:	429a      	cmp	r2, r3
 8008752:	d3d3      	bcc.n	80086fc <IntToUnicode+0x18>
  }
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop
 8008758:	371c      	adds	r7, #28
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
	...

08008764 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b0a0      	sub	sp, #128	@ 0x80
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800876c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8008770:	2200      	movs	r2, #0
 8008772:	601a      	str	r2, [r3, #0]
 8008774:	605a      	str	r2, [r3, #4]
 8008776:	609a      	str	r2, [r3, #8]
 8008778:	60da      	str	r2, [r3, #12]
 800877a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800877c:	f107 0310 	add.w	r3, r7, #16
 8008780:	225c      	movs	r2, #92	@ 0x5c
 8008782:	2100      	movs	r1, #0
 8008784:	4618      	mov	r0, r3
 8008786:	f000 fba7 	bl	8008ed8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008792:	d154      	bne.n	800883e <HAL_PCD_MspInit+0xda>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8008794:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008798:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 800879a:	2304      	movs	r3, #4
 800879c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 800879e:	2360      	movs	r3, #96	@ 0x60
 80087a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80087a2:	2302      	movs	r3, #2
 80087a4:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 80087a6:	2304      	movs	r3, #4
 80087a8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80087aa:	2301      	movs	r3, #1
 80087ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 80087ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80087b2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80087b4:	f107 0310 	add.w	r3, r7, #16
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7fa fec5 	bl	8003548 <HAL_RCCEx_PeriphCLKConfig>
 80087be:	4603      	mov	r3, r0
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d001      	beq.n	80087c8 <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 80087c4:	f7f8 f994 	bl	8000af0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087c8:	2300      	movs	r3, #0
 80087ca:	60fb      	str	r3, [r7, #12]
 80087cc:	4b1e      	ldr	r3, [pc, #120]	@ (8008848 <HAL_PCD_MspInit+0xe4>)
 80087ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087d0:	4a1d      	ldr	r2, [pc, #116]	@ (8008848 <HAL_PCD_MspInit+0xe4>)
 80087d2:	f043 0301 	orr.w	r3, r3, #1
 80087d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80087d8:	4b1b      	ldr	r3, [pc, #108]	@ (8008848 <HAL_PCD_MspInit+0xe4>)
 80087da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087dc:	f003 0301 	and.w	r3, r3, #1
 80087e0:	60fb      	str	r3, [r7, #12]
 80087e2:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80087e4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80087e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087ea:	2302      	movs	r3, #2
 80087ec:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087ee:	2300      	movs	r3, #0
 80087f0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087f2:	2303      	movs	r3, #3
 80087f4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80087f6:	230a      	movs	r3, #10
 80087f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80087fa:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80087fe:	4619      	mov	r1, r3
 8008800:	4812      	ldr	r0, [pc, #72]	@ (800884c <HAL_PCD_MspInit+0xe8>)
 8008802:	f7f8 ffa7 	bl	8001754 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008806:	4b10      	ldr	r3, [pc, #64]	@ (8008848 <HAL_PCD_MspInit+0xe4>)
 8008808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800880a:	4a0f      	ldr	r2, [pc, #60]	@ (8008848 <HAL_PCD_MspInit+0xe4>)
 800880c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008810:	6353      	str	r3, [r2, #52]	@ 0x34
 8008812:	2300      	movs	r3, #0
 8008814:	60bb      	str	r3, [r7, #8]
 8008816:	4b0c      	ldr	r3, [pc, #48]	@ (8008848 <HAL_PCD_MspInit+0xe4>)
 8008818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800881a:	4a0b      	ldr	r2, [pc, #44]	@ (8008848 <HAL_PCD_MspInit+0xe4>)
 800881c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008820:	6453      	str	r3, [r2, #68]	@ 0x44
 8008822:	4b09      	ldr	r3, [pc, #36]	@ (8008848 <HAL_PCD_MspInit+0xe4>)
 8008824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800882a:	60bb      	str	r3, [r7, #8]
 800882c:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800882e:	2200      	movs	r2, #0
 8008830:	2100      	movs	r1, #0
 8008832:	2043      	movs	r0, #67	@ 0x43
 8008834:	f7f8 ff57 	bl	80016e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008838:	2043      	movs	r0, #67	@ 0x43
 800883a:	f7f8 ff70 	bl	800171e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800883e:	bf00      	nop
 8008840:	3780      	adds	r7, #128	@ 0x80
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	40023800 	.word	0x40023800
 800884c:	40020000 	.word	0x40020000

08008850 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b082      	sub	sp, #8
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008864:	4619      	mov	r1, r3
 8008866:	4610      	mov	r0, r2
 8008868:	f7fe fa7f 	bl	8006d6a <USBD_LL_SetupStage>
}
 800886c:	bf00      	nop
 800886e:	3708      	adds	r7, #8
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
 800887c:	460b      	mov	r3, r1
 800887e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008886:	78fa      	ldrb	r2, [r7, #3]
 8008888:	6879      	ldr	r1, [r7, #4]
 800888a:	4613      	mov	r3, r2
 800888c:	00db      	lsls	r3, r3, #3
 800888e:	4413      	add	r3, r2
 8008890:	009b      	lsls	r3, r3, #2
 8008892:	440b      	add	r3, r1
 8008894:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	78fb      	ldrb	r3, [r7, #3]
 800889c:	4619      	mov	r1, r3
 800889e:	f7fe fab9 	bl	8006e14 <USBD_LL_DataOutStage>
}
 80088a2:	bf00      	nop
 80088a4:	3708      	adds	r7, #8
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b082      	sub	sp, #8
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
 80088b2:	460b      	mov	r3, r1
 80088b4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80088bc:	78fa      	ldrb	r2, [r7, #3]
 80088be:	6879      	ldr	r1, [r7, #4]
 80088c0:	4613      	mov	r3, r2
 80088c2:	00db      	lsls	r3, r3, #3
 80088c4:	4413      	add	r3, r2
 80088c6:	009b      	lsls	r3, r3, #2
 80088c8:	440b      	add	r3, r1
 80088ca:	3320      	adds	r3, #32
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	78fb      	ldrb	r3, [r7, #3]
 80088d0:	4619      	mov	r1, r3
 80088d2:	f7fe fb5b 	bl	8006f8c <USBD_LL_DataInStage>
}
 80088d6:	bf00      	nop
 80088d8:	3708      	adds	r7, #8
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b082      	sub	sp, #8
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7fe fc9f 	bl	8007230 <USBD_LL_SOF>
}
 80088f2:	bf00      	nop
 80088f4:	3708      	adds	r7, #8
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}

080088fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088fa:	b580      	push	{r7, lr}
 80088fc:	b084      	sub	sp, #16
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008902:	2301      	movs	r3, #1
 8008904:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	79db      	ldrb	r3, [r3, #7]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d102      	bne.n	8008914 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800890e:	2300      	movs	r3, #0
 8008910:	73fb      	strb	r3, [r7, #15]
 8008912:	e008      	b.n	8008926 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	79db      	ldrb	r3, [r3, #7]
 8008918:	2b02      	cmp	r3, #2
 800891a:	d102      	bne.n	8008922 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800891c:	2301      	movs	r3, #1
 800891e:	73fb      	strb	r3, [r7, #15]
 8008920:	e001      	b.n	8008926 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008922:	f7f8 f8e5 	bl	8000af0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800892c:	7bfa      	ldrb	r2, [r7, #15]
 800892e:	4611      	mov	r1, r2
 8008930:	4618      	mov	r0, r3
 8008932:	f7fe fc39 	bl	80071a8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800893c:	4618      	mov	r0, r3
 800893e:	f7fe fbe0 	bl	8007102 <USBD_LL_Reset>
}
 8008942:	bf00      	nop
 8008944:	3710      	adds	r7, #16
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
	...

0800894c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800895a:	4618      	mov	r0, r3
 800895c:	f7fe fc34 	bl	80071c8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	6812      	ldr	r2, [r2, #0]
 800896e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008972:	f043 0301 	orr.w	r3, r3, #1
 8008976:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	7adb      	ldrb	r3, [r3, #11]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d005      	beq.n	800898c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008980:	4b04      	ldr	r3, [pc, #16]	@ (8008994 <HAL_PCD_SuspendCallback+0x48>)
 8008982:	691b      	ldr	r3, [r3, #16]
 8008984:	4a03      	ldr	r2, [pc, #12]	@ (8008994 <HAL_PCD_SuspendCallback+0x48>)
 8008986:	f043 0306 	orr.w	r3, r3, #6
 800898a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800898c:	bf00      	nop
 800898e:	3708      	adds	r7, #8
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}
 8008994:	e000ed00 	.word	0xe000ed00

08008998 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b082      	sub	sp, #8
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7fe fc2a 	bl	8007200 <USBD_LL_Resume>
}
 80089ac:	bf00      	nop
 80089ae:	3708      	adds	r7, #8
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	460b      	mov	r3, r1
 80089be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80089c6:	78fa      	ldrb	r2, [r7, #3]
 80089c8:	4611      	mov	r1, r2
 80089ca:	4618      	mov	r0, r3
 80089cc:	f7fe fc82 	bl	80072d4 <USBD_LL_IsoOUTIncomplete>
}
 80089d0:	bf00      	nop
 80089d2:	3708      	adds	r7, #8
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	460b      	mov	r3, r1
 80089e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80089ea:	78fa      	ldrb	r2, [r7, #3]
 80089ec:	4611      	mov	r1, r2
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7fe fc3e 	bl	8007270 <USBD_LL_IsoINIncomplete>
}
 80089f4:	bf00      	nop
 80089f6:	3708      	adds	r7, #8
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7fe fc94 	bl	8007338 <USBD_LL_DevConnected>
}
 8008a10:	bf00      	nop
 8008a12:	3708      	adds	r7, #8
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b082      	sub	sp, #8
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7fe fc91 	bl	800734e <USBD_LL_DevDisconnected>
}
 8008a2c:	bf00      	nop
 8008a2e:	3708      	adds	r7, #8
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b082      	sub	sp, #8
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d13c      	bne.n	8008abe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008a44:	4a20      	ldr	r2, [pc, #128]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a50:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008a54:	4b1c      	ldr	r3, [pc, #112]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a56:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008a5a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a5e:	2206      	movs	r2, #6
 8008a60:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008a62:	4b19      	ldr	r3, [pc, #100]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a64:	2202      	movs	r2, #2
 8008a66:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008a68:	4b17      	ldr	r3, [pc, #92]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008a6e:	4b16      	ldr	r3, [pc, #88]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a70:	2202      	movs	r2, #2
 8008a72:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008a74:	4b14      	ldr	r3, [pc, #80]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a76:	2200      	movs	r2, #0
 8008a78:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008a7a:	4b13      	ldr	r3, [pc, #76]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008a80:	4b11      	ldr	r3, [pc, #68]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a82:	2200      	movs	r2, #0
 8008a84:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008a86:	4b10      	ldr	r3, [pc, #64]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a88:	2200      	movs	r2, #0
 8008a8a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a8e:	2200      	movs	r2, #0
 8008a90:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008a92:	480d      	ldr	r0, [pc, #52]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008a94:	f7f9 f950 	bl	8001d38 <HAL_PCD_Init>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d001      	beq.n	8008aa2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008a9e:	f7f8 f827 	bl	8000af0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008aa2:	2180      	movs	r1, #128	@ 0x80
 8008aa4:	4808      	ldr	r0, [pc, #32]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008aa6:	f7fa fbb0 	bl	800320a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008aaa:	2240      	movs	r2, #64	@ 0x40
 8008aac:	2100      	movs	r1, #0
 8008aae:	4806      	ldr	r0, [pc, #24]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008ab0:	f7fa fb64 	bl	800317c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008ab4:	2280      	movs	r2, #128	@ 0x80
 8008ab6:	2101      	movs	r1, #1
 8008ab8:	4803      	ldr	r0, [pc, #12]	@ (8008ac8 <USBD_LL_Init+0x94>)
 8008aba:	f7fa fb5f 	bl	800317c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008abe:	2300      	movs	r3, #0
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3708      	adds	r7, #8
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}
 8008ac8:	20001828 	.word	0x20001828

08008acc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f7f9 fa3e 	bl	8001f64 <HAL_PCD_Start>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008aec:	7bfb      	ldrb	r3, [r7, #15]
 8008aee:	4618      	mov	r0, r3
 8008af0:	f000 f990 	bl	8008e14 <USBD_Get_USB_Status>
 8008af4:	4603      	mov	r3, r0
 8008af6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008af8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3710      	adds	r7, #16
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b084      	sub	sp, #16
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
 8008b0a:	4608      	mov	r0, r1
 8008b0c:	4611      	mov	r1, r2
 8008b0e:	461a      	mov	r2, r3
 8008b10:	4603      	mov	r3, r0
 8008b12:	70fb      	strb	r3, [r7, #3]
 8008b14:	460b      	mov	r3, r1
 8008b16:	70bb      	strb	r3, [r7, #2]
 8008b18:	4613      	mov	r3, r2
 8008b1a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b20:	2300      	movs	r3, #0
 8008b22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008b2a:	78bb      	ldrb	r3, [r7, #2]
 8008b2c:	883a      	ldrh	r2, [r7, #0]
 8008b2e:	78f9      	ldrb	r1, [r7, #3]
 8008b30:	f7f9 ff3f 	bl	80029b2 <HAL_PCD_EP_Open>
 8008b34:	4603      	mov	r3, r0
 8008b36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b38:	7bfb      	ldrb	r3, [r7, #15]
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f000 f96a 	bl	8008e14 <USBD_Get_USB_Status>
 8008b40:	4603      	mov	r3, r0
 8008b42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b44:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3710      	adds	r7, #16
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b084      	sub	sp, #16
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	6078      	str	r0, [r7, #4]
 8008b56:	460b      	mov	r3, r1
 8008b58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008b68:	78fa      	ldrb	r2, [r7, #3]
 8008b6a:	4611      	mov	r1, r2
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f7f9 ff8a 	bl	8002a86 <HAL_PCD_EP_Close>
 8008b72:	4603      	mov	r3, r0
 8008b74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b76:	7bfb      	ldrb	r3, [r7, #15]
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f000 f94b 	bl	8008e14 <USBD_Get_USB_Status>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b82:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	460b      	mov	r3, r1
 8008b96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b98:	2300      	movs	r3, #0
 8008b9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ba6:	78fa      	ldrb	r2, [r7, #3]
 8008ba8:	4611      	mov	r1, r2
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7fa f842 	bl	8002c34 <HAL_PCD_EP_SetStall>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008bb4:	7bfb      	ldrb	r3, [r7, #15]
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f000 f92c 	bl	8008e14 <USBD_Get_USB_Status>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3710      	adds	r7, #16
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b084      	sub	sp, #16
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008be4:	78fa      	ldrb	r2, [r7, #3]
 8008be6:	4611      	mov	r1, r2
 8008be8:	4618      	mov	r0, r3
 8008bea:	f7fa f886 	bl	8002cfa <HAL_PCD_EP_ClrStall>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008bf2:	7bfb      	ldrb	r3, [r7, #15]
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f000 f90d 	bl	8008e14 <USBD_Get_USB_Status>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bfe:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3710      	adds	r7, #16
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	460b      	mov	r3, r1
 8008c12:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c1a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008c1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	da0b      	bge.n	8008c3c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008c24:	78fb      	ldrb	r3, [r7, #3]
 8008c26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c2a:	68f9      	ldr	r1, [r7, #12]
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	00db      	lsls	r3, r3, #3
 8008c30:	4413      	add	r3, r2
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	440b      	add	r3, r1
 8008c36:	3316      	adds	r3, #22
 8008c38:	781b      	ldrb	r3, [r3, #0]
 8008c3a:	e00b      	b.n	8008c54 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008c3c:	78fb      	ldrb	r3, [r7, #3]
 8008c3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c42:	68f9      	ldr	r1, [r7, #12]
 8008c44:	4613      	mov	r3, r2
 8008c46:	00db      	lsls	r3, r3, #3
 8008c48:	4413      	add	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	440b      	add	r3, r1
 8008c4e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008c52:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3714      	adds	r7, #20
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	460b      	mov	r3, r1
 8008c6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c70:	2300      	movs	r3, #0
 8008c72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c7a:	78fa      	ldrb	r2, [r7, #3]
 8008c7c:	4611      	mov	r1, r2
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7f9 fe73 	bl	800296a <HAL_PCD_SetAddress>
 8008c84:	4603      	mov	r3, r0
 8008c86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c88:	7bfb      	ldrb	r3, [r7, #15]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f000 f8c2 	bl	8008e14 <USBD_Get_USB_Status>
 8008c90:	4603      	mov	r3, r0
 8008c92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c94:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b086      	sub	sp, #24
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	60f8      	str	r0, [r7, #12]
 8008ca6:	607a      	str	r2, [r7, #4]
 8008ca8:	603b      	str	r3, [r7, #0]
 8008caa:	460b      	mov	r3, r1
 8008cac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008cbc:	7af9      	ldrb	r1, [r7, #11]
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	f7f9 ff7d 	bl	8002bc0 <HAL_PCD_EP_Transmit>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008cca:	7dfb      	ldrb	r3, [r7, #23]
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f000 f8a1 	bl	8008e14 <USBD_Get_USB_Status>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008cd6:	7dbb      	ldrb	r3, [r7, #22]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3718      	adds	r7, #24
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	607a      	str	r2, [r7, #4]
 8008cea:	603b      	str	r3, [r7, #0]
 8008cec:	460b      	mov	r3, r1
 8008cee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008cfe:	7af9      	ldrb	r1, [r7, #11]
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	f7f9 ff09 	bl	8002b1a <HAL_PCD_EP_Receive>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d0c:	7dfb      	ldrb	r3, [r7, #23]
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f000 f880 	bl	8008e14 <USBD_Get_USB_Status>
 8008d14:	4603      	mov	r3, r0
 8008d16:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008d18:	7dbb      	ldrb	r3, [r7, #22]
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3718      	adds	r7, #24
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b082      	sub	sp, #8
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d34:	78fa      	ldrb	r2, [r7, #3]
 8008d36:	4611      	mov	r1, r2
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f7f9 ff29 	bl	8002b90 <HAL_PCD_EP_GetRxCount>
 8008d3e:	4603      	mov	r3, r0
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3708      	adds	r7, #8
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	460b      	mov	r3, r1
 8008d52:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8008d54:	78fb      	ldrb	r3, [r7, #3]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d002      	beq.n	8008d60 <HAL_PCDEx_LPM_Callback+0x18>
 8008d5a:	2b01      	cmp	r3, #1
 8008d5c:	d01f      	beq.n	8008d9e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8008d5e:	e03b      	b.n	8008dd8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	7adb      	ldrb	r3, [r3, #11]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d007      	beq.n	8008d78 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8008d68:	f7f7 fc74 	bl	8000654 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8008de0 <HAL_PCDEx_LPM_Callback+0x98>)
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	4a1b      	ldr	r2, [pc, #108]	@ (8008de0 <HAL_PCDEx_LPM_Callback+0x98>)
 8008d72:	f023 0306 	bic.w	r3, r3, #6
 8008d76:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	6812      	ldr	r2, [r2, #0]
 8008d86:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008d8a:	f023 0301 	bic.w	r3, r3, #1
 8008d8e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7fe fa32 	bl	8007200 <USBD_LL_Resume>
    break;
 8008d9c:	e01c      	b.n	8008dd8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	6812      	ldr	r2, [r2, #0]
 8008dac:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008db0:	f043 0301 	orr.w	r3, r3, #1
 8008db4:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7fe fa03 	bl	80071c8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	7adb      	ldrb	r3, [r3, #11]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d005      	beq.n	8008dd6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008dca:	4b05      	ldr	r3, [pc, #20]	@ (8008de0 <HAL_PCDEx_LPM_Callback+0x98>)
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	4a04      	ldr	r2, [pc, #16]	@ (8008de0 <HAL_PCDEx_LPM_Callback+0x98>)
 8008dd0:	f043 0306 	orr.w	r3, r3, #6
 8008dd4:	6113      	str	r3, [r2, #16]
    break;
 8008dd6:	bf00      	nop
}
 8008dd8:	bf00      	nop
 8008dda:	3708      	adds	r7, #8
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	e000ed00 	.word	0xe000ed00

08008de4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008dec:	4b03      	ldr	r3, [pc, #12]	@ (8008dfc <USBD_static_malloc+0x18>)
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	370c      	adds	r7, #12
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	20001d0c 	.word	0x20001d0c

08008e00 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]

}
 8008e08:	bf00      	nop
 8008e0a:	370c      	adds	r7, #12
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008e22:	79fb      	ldrb	r3, [r7, #7]
 8008e24:	2b03      	cmp	r3, #3
 8008e26:	d817      	bhi.n	8008e58 <USBD_Get_USB_Status+0x44>
 8008e28:	a201      	add	r2, pc, #4	@ (adr r2, 8008e30 <USBD_Get_USB_Status+0x1c>)
 8008e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e2e:	bf00      	nop
 8008e30:	08008e41 	.word	0x08008e41
 8008e34:	08008e47 	.word	0x08008e47
 8008e38:	08008e4d 	.word	0x08008e4d
 8008e3c:	08008e53 	.word	0x08008e53
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008e40:	2300      	movs	r3, #0
 8008e42:	73fb      	strb	r3, [r7, #15]
    break;
 8008e44:	e00b      	b.n	8008e5e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008e46:	2303      	movs	r3, #3
 8008e48:	73fb      	strb	r3, [r7, #15]
    break;
 8008e4a:	e008      	b.n	8008e5e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	73fb      	strb	r3, [r7, #15]
    break;
 8008e50:	e005      	b.n	8008e5e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008e52:	2303      	movs	r3, #3
 8008e54:	73fb      	strb	r3, [r7, #15]
    break;
 8008e56:	e002      	b.n	8008e5e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008e58:	2303      	movs	r3, #3
 8008e5a:	73fb      	strb	r3, [r7, #15]
    break;
 8008e5c:	bf00      	nop
  }
  return usb_status;
 8008e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3714      	adds	r7, #20
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <sniprintf>:
 8008e6c:	b40c      	push	{r2, r3}
 8008e6e:	b530      	push	{r4, r5, lr}
 8008e70:	4b18      	ldr	r3, [pc, #96]	@ (8008ed4 <sniprintf+0x68>)
 8008e72:	1e0c      	subs	r4, r1, #0
 8008e74:	681d      	ldr	r5, [r3, #0]
 8008e76:	b09d      	sub	sp, #116	@ 0x74
 8008e78:	da08      	bge.n	8008e8c <sniprintf+0x20>
 8008e7a:	238b      	movs	r3, #139	@ 0x8b
 8008e7c:	602b      	str	r3, [r5, #0]
 8008e7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e82:	b01d      	add	sp, #116	@ 0x74
 8008e84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e88:	b002      	add	sp, #8
 8008e8a:	4770      	bx	lr
 8008e8c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008e90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008e94:	f04f 0300 	mov.w	r3, #0
 8008e98:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008e9a:	bf14      	ite	ne
 8008e9c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8008ea0:	4623      	moveq	r3, r4
 8008ea2:	9304      	str	r3, [sp, #16]
 8008ea4:	9307      	str	r3, [sp, #28]
 8008ea6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008eaa:	9002      	str	r0, [sp, #8]
 8008eac:	9006      	str	r0, [sp, #24]
 8008eae:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008eb2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008eb4:	ab21      	add	r3, sp, #132	@ 0x84
 8008eb6:	a902      	add	r1, sp, #8
 8008eb8:	4628      	mov	r0, r5
 8008eba:	9301      	str	r3, [sp, #4]
 8008ebc:	f000 f994 	bl	80091e8 <_svfiprintf_r>
 8008ec0:	1c43      	adds	r3, r0, #1
 8008ec2:	bfbc      	itt	lt
 8008ec4:	238b      	movlt	r3, #139	@ 0x8b
 8008ec6:	602b      	strlt	r3, [r5, #0]
 8008ec8:	2c00      	cmp	r4, #0
 8008eca:	d0da      	beq.n	8008e82 <sniprintf+0x16>
 8008ecc:	9b02      	ldr	r3, [sp, #8]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	701a      	strb	r2, [r3, #0]
 8008ed2:	e7d6      	b.n	8008e82 <sniprintf+0x16>
 8008ed4:	20000114 	.word	0x20000114

08008ed8 <memset>:
 8008ed8:	4402      	add	r2, r0
 8008eda:	4603      	mov	r3, r0
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d100      	bne.n	8008ee2 <memset+0xa>
 8008ee0:	4770      	bx	lr
 8008ee2:	f803 1b01 	strb.w	r1, [r3], #1
 8008ee6:	e7f9      	b.n	8008edc <memset+0x4>

08008ee8 <__errno>:
 8008ee8:	4b01      	ldr	r3, [pc, #4]	@ (8008ef0 <__errno+0x8>)
 8008eea:	6818      	ldr	r0, [r3, #0]
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	20000114 	.word	0x20000114

08008ef4 <__libc_init_array>:
 8008ef4:	b570      	push	{r4, r5, r6, lr}
 8008ef6:	4d0d      	ldr	r5, [pc, #52]	@ (8008f2c <__libc_init_array+0x38>)
 8008ef8:	4c0d      	ldr	r4, [pc, #52]	@ (8008f30 <__libc_init_array+0x3c>)
 8008efa:	1b64      	subs	r4, r4, r5
 8008efc:	10a4      	asrs	r4, r4, #2
 8008efe:	2600      	movs	r6, #0
 8008f00:	42a6      	cmp	r6, r4
 8008f02:	d109      	bne.n	8008f18 <__libc_init_array+0x24>
 8008f04:	4d0b      	ldr	r5, [pc, #44]	@ (8008f34 <__libc_init_array+0x40>)
 8008f06:	4c0c      	ldr	r4, [pc, #48]	@ (8008f38 <__libc_init_array+0x44>)
 8008f08:	f000 fc64 	bl	80097d4 <_init>
 8008f0c:	1b64      	subs	r4, r4, r5
 8008f0e:	10a4      	asrs	r4, r4, #2
 8008f10:	2600      	movs	r6, #0
 8008f12:	42a6      	cmp	r6, r4
 8008f14:	d105      	bne.n	8008f22 <__libc_init_array+0x2e>
 8008f16:	bd70      	pop	{r4, r5, r6, pc}
 8008f18:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f1c:	4798      	blx	r3
 8008f1e:	3601      	adds	r6, #1
 8008f20:	e7ee      	b.n	8008f00 <__libc_init_array+0xc>
 8008f22:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f26:	4798      	blx	r3
 8008f28:	3601      	adds	r6, #1
 8008f2a:	e7f2      	b.n	8008f12 <__libc_init_array+0x1e>
 8008f2c:	080098a4 	.word	0x080098a4
 8008f30:	080098a4 	.word	0x080098a4
 8008f34:	080098a4 	.word	0x080098a4
 8008f38:	080098a8 	.word	0x080098a8

08008f3c <__retarget_lock_acquire_recursive>:
 8008f3c:	4770      	bx	lr

08008f3e <__retarget_lock_release_recursive>:
 8008f3e:	4770      	bx	lr

08008f40 <_free_r>:
 8008f40:	b538      	push	{r3, r4, r5, lr}
 8008f42:	4605      	mov	r5, r0
 8008f44:	2900      	cmp	r1, #0
 8008f46:	d041      	beq.n	8008fcc <_free_r+0x8c>
 8008f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f4c:	1f0c      	subs	r4, r1, #4
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	bfb8      	it	lt
 8008f52:	18e4      	addlt	r4, r4, r3
 8008f54:	f000 f8e0 	bl	8009118 <__malloc_lock>
 8008f58:	4a1d      	ldr	r2, [pc, #116]	@ (8008fd0 <_free_r+0x90>)
 8008f5a:	6813      	ldr	r3, [r2, #0]
 8008f5c:	b933      	cbnz	r3, 8008f6c <_free_r+0x2c>
 8008f5e:	6063      	str	r3, [r4, #4]
 8008f60:	6014      	str	r4, [r2, #0]
 8008f62:	4628      	mov	r0, r5
 8008f64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f68:	f000 b8dc 	b.w	8009124 <__malloc_unlock>
 8008f6c:	42a3      	cmp	r3, r4
 8008f6e:	d908      	bls.n	8008f82 <_free_r+0x42>
 8008f70:	6820      	ldr	r0, [r4, #0]
 8008f72:	1821      	adds	r1, r4, r0
 8008f74:	428b      	cmp	r3, r1
 8008f76:	bf01      	itttt	eq
 8008f78:	6819      	ldreq	r1, [r3, #0]
 8008f7a:	685b      	ldreq	r3, [r3, #4]
 8008f7c:	1809      	addeq	r1, r1, r0
 8008f7e:	6021      	streq	r1, [r4, #0]
 8008f80:	e7ed      	b.n	8008f5e <_free_r+0x1e>
 8008f82:	461a      	mov	r2, r3
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	b10b      	cbz	r3, 8008f8c <_free_r+0x4c>
 8008f88:	42a3      	cmp	r3, r4
 8008f8a:	d9fa      	bls.n	8008f82 <_free_r+0x42>
 8008f8c:	6811      	ldr	r1, [r2, #0]
 8008f8e:	1850      	adds	r0, r2, r1
 8008f90:	42a0      	cmp	r0, r4
 8008f92:	d10b      	bne.n	8008fac <_free_r+0x6c>
 8008f94:	6820      	ldr	r0, [r4, #0]
 8008f96:	4401      	add	r1, r0
 8008f98:	1850      	adds	r0, r2, r1
 8008f9a:	4283      	cmp	r3, r0
 8008f9c:	6011      	str	r1, [r2, #0]
 8008f9e:	d1e0      	bne.n	8008f62 <_free_r+0x22>
 8008fa0:	6818      	ldr	r0, [r3, #0]
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	6053      	str	r3, [r2, #4]
 8008fa6:	4408      	add	r0, r1
 8008fa8:	6010      	str	r0, [r2, #0]
 8008faa:	e7da      	b.n	8008f62 <_free_r+0x22>
 8008fac:	d902      	bls.n	8008fb4 <_free_r+0x74>
 8008fae:	230c      	movs	r3, #12
 8008fb0:	602b      	str	r3, [r5, #0]
 8008fb2:	e7d6      	b.n	8008f62 <_free_r+0x22>
 8008fb4:	6820      	ldr	r0, [r4, #0]
 8008fb6:	1821      	adds	r1, r4, r0
 8008fb8:	428b      	cmp	r3, r1
 8008fba:	bf04      	itt	eq
 8008fbc:	6819      	ldreq	r1, [r3, #0]
 8008fbe:	685b      	ldreq	r3, [r3, #4]
 8008fc0:	6063      	str	r3, [r4, #4]
 8008fc2:	bf04      	itt	eq
 8008fc4:	1809      	addeq	r1, r1, r0
 8008fc6:	6021      	streq	r1, [r4, #0]
 8008fc8:	6054      	str	r4, [r2, #4]
 8008fca:	e7ca      	b.n	8008f62 <_free_r+0x22>
 8008fcc:	bd38      	pop	{r3, r4, r5, pc}
 8008fce:	bf00      	nop
 8008fd0:	20002070 	.word	0x20002070

08008fd4 <sbrk_aligned>:
 8008fd4:	b570      	push	{r4, r5, r6, lr}
 8008fd6:	4e0f      	ldr	r6, [pc, #60]	@ (8009014 <sbrk_aligned+0x40>)
 8008fd8:	460c      	mov	r4, r1
 8008fda:	6831      	ldr	r1, [r6, #0]
 8008fdc:	4605      	mov	r5, r0
 8008fde:	b911      	cbnz	r1, 8008fe6 <sbrk_aligned+0x12>
 8008fe0:	f000 fba4 	bl	800972c <_sbrk_r>
 8008fe4:	6030      	str	r0, [r6, #0]
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	4628      	mov	r0, r5
 8008fea:	f000 fb9f 	bl	800972c <_sbrk_r>
 8008fee:	1c43      	adds	r3, r0, #1
 8008ff0:	d103      	bne.n	8008ffa <sbrk_aligned+0x26>
 8008ff2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	bd70      	pop	{r4, r5, r6, pc}
 8008ffa:	1cc4      	adds	r4, r0, #3
 8008ffc:	f024 0403 	bic.w	r4, r4, #3
 8009000:	42a0      	cmp	r0, r4
 8009002:	d0f8      	beq.n	8008ff6 <sbrk_aligned+0x22>
 8009004:	1a21      	subs	r1, r4, r0
 8009006:	4628      	mov	r0, r5
 8009008:	f000 fb90 	bl	800972c <_sbrk_r>
 800900c:	3001      	adds	r0, #1
 800900e:	d1f2      	bne.n	8008ff6 <sbrk_aligned+0x22>
 8009010:	e7ef      	b.n	8008ff2 <sbrk_aligned+0x1e>
 8009012:	bf00      	nop
 8009014:	2000206c 	.word	0x2000206c

08009018 <_malloc_r>:
 8009018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800901c:	1ccd      	adds	r5, r1, #3
 800901e:	f025 0503 	bic.w	r5, r5, #3
 8009022:	3508      	adds	r5, #8
 8009024:	2d0c      	cmp	r5, #12
 8009026:	bf38      	it	cc
 8009028:	250c      	movcc	r5, #12
 800902a:	2d00      	cmp	r5, #0
 800902c:	4606      	mov	r6, r0
 800902e:	db01      	blt.n	8009034 <_malloc_r+0x1c>
 8009030:	42a9      	cmp	r1, r5
 8009032:	d904      	bls.n	800903e <_malloc_r+0x26>
 8009034:	230c      	movs	r3, #12
 8009036:	6033      	str	r3, [r6, #0]
 8009038:	2000      	movs	r0, #0
 800903a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800903e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009114 <_malloc_r+0xfc>
 8009042:	f000 f869 	bl	8009118 <__malloc_lock>
 8009046:	f8d8 3000 	ldr.w	r3, [r8]
 800904a:	461c      	mov	r4, r3
 800904c:	bb44      	cbnz	r4, 80090a0 <_malloc_r+0x88>
 800904e:	4629      	mov	r1, r5
 8009050:	4630      	mov	r0, r6
 8009052:	f7ff ffbf 	bl	8008fd4 <sbrk_aligned>
 8009056:	1c43      	adds	r3, r0, #1
 8009058:	4604      	mov	r4, r0
 800905a:	d158      	bne.n	800910e <_malloc_r+0xf6>
 800905c:	f8d8 4000 	ldr.w	r4, [r8]
 8009060:	4627      	mov	r7, r4
 8009062:	2f00      	cmp	r7, #0
 8009064:	d143      	bne.n	80090ee <_malloc_r+0xd6>
 8009066:	2c00      	cmp	r4, #0
 8009068:	d04b      	beq.n	8009102 <_malloc_r+0xea>
 800906a:	6823      	ldr	r3, [r4, #0]
 800906c:	4639      	mov	r1, r7
 800906e:	4630      	mov	r0, r6
 8009070:	eb04 0903 	add.w	r9, r4, r3
 8009074:	f000 fb5a 	bl	800972c <_sbrk_r>
 8009078:	4581      	cmp	r9, r0
 800907a:	d142      	bne.n	8009102 <_malloc_r+0xea>
 800907c:	6821      	ldr	r1, [r4, #0]
 800907e:	1a6d      	subs	r5, r5, r1
 8009080:	4629      	mov	r1, r5
 8009082:	4630      	mov	r0, r6
 8009084:	f7ff ffa6 	bl	8008fd4 <sbrk_aligned>
 8009088:	3001      	adds	r0, #1
 800908a:	d03a      	beq.n	8009102 <_malloc_r+0xea>
 800908c:	6823      	ldr	r3, [r4, #0]
 800908e:	442b      	add	r3, r5
 8009090:	6023      	str	r3, [r4, #0]
 8009092:	f8d8 3000 	ldr.w	r3, [r8]
 8009096:	685a      	ldr	r2, [r3, #4]
 8009098:	bb62      	cbnz	r2, 80090f4 <_malloc_r+0xdc>
 800909a:	f8c8 7000 	str.w	r7, [r8]
 800909e:	e00f      	b.n	80090c0 <_malloc_r+0xa8>
 80090a0:	6822      	ldr	r2, [r4, #0]
 80090a2:	1b52      	subs	r2, r2, r5
 80090a4:	d420      	bmi.n	80090e8 <_malloc_r+0xd0>
 80090a6:	2a0b      	cmp	r2, #11
 80090a8:	d917      	bls.n	80090da <_malloc_r+0xc2>
 80090aa:	1961      	adds	r1, r4, r5
 80090ac:	42a3      	cmp	r3, r4
 80090ae:	6025      	str	r5, [r4, #0]
 80090b0:	bf18      	it	ne
 80090b2:	6059      	strne	r1, [r3, #4]
 80090b4:	6863      	ldr	r3, [r4, #4]
 80090b6:	bf08      	it	eq
 80090b8:	f8c8 1000 	streq.w	r1, [r8]
 80090bc:	5162      	str	r2, [r4, r5]
 80090be:	604b      	str	r3, [r1, #4]
 80090c0:	4630      	mov	r0, r6
 80090c2:	f000 f82f 	bl	8009124 <__malloc_unlock>
 80090c6:	f104 000b 	add.w	r0, r4, #11
 80090ca:	1d23      	adds	r3, r4, #4
 80090cc:	f020 0007 	bic.w	r0, r0, #7
 80090d0:	1ac2      	subs	r2, r0, r3
 80090d2:	bf1c      	itt	ne
 80090d4:	1a1b      	subne	r3, r3, r0
 80090d6:	50a3      	strne	r3, [r4, r2]
 80090d8:	e7af      	b.n	800903a <_malloc_r+0x22>
 80090da:	6862      	ldr	r2, [r4, #4]
 80090dc:	42a3      	cmp	r3, r4
 80090de:	bf0c      	ite	eq
 80090e0:	f8c8 2000 	streq.w	r2, [r8]
 80090e4:	605a      	strne	r2, [r3, #4]
 80090e6:	e7eb      	b.n	80090c0 <_malloc_r+0xa8>
 80090e8:	4623      	mov	r3, r4
 80090ea:	6864      	ldr	r4, [r4, #4]
 80090ec:	e7ae      	b.n	800904c <_malloc_r+0x34>
 80090ee:	463c      	mov	r4, r7
 80090f0:	687f      	ldr	r7, [r7, #4]
 80090f2:	e7b6      	b.n	8009062 <_malloc_r+0x4a>
 80090f4:	461a      	mov	r2, r3
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	42a3      	cmp	r3, r4
 80090fa:	d1fb      	bne.n	80090f4 <_malloc_r+0xdc>
 80090fc:	2300      	movs	r3, #0
 80090fe:	6053      	str	r3, [r2, #4]
 8009100:	e7de      	b.n	80090c0 <_malloc_r+0xa8>
 8009102:	230c      	movs	r3, #12
 8009104:	6033      	str	r3, [r6, #0]
 8009106:	4630      	mov	r0, r6
 8009108:	f000 f80c 	bl	8009124 <__malloc_unlock>
 800910c:	e794      	b.n	8009038 <_malloc_r+0x20>
 800910e:	6005      	str	r5, [r0, #0]
 8009110:	e7d6      	b.n	80090c0 <_malloc_r+0xa8>
 8009112:	bf00      	nop
 8009114:	20002070 	.word	0x20002070

08009118 <__malloc_lock>:
 8009118:	4801      	ldr	r0, [pc, #4]	@ (8009120 <__malloc_lock+0x8>)
 800911a:	f7ff bf0f 	b.w	8008f3c <__retarget_lock_acquire_recursive>
 800911e:	bf00      	nop
 8009120:	20002068 	.word	0x20002068

08009124 <__malloc_unlock>:
 8009124:	4801      	ldr	r0, [pc, #4]	@ (800912c <__malloc_unlock+0x8>)
 8009126:	f7ff bf0a 	b.w	8008f3e <__retarget_lock_release_recursive>
 800912a:	bf00      	nop
 800912c:	20002068 	.word	0x20002068

08009130 <__ssputs_r>:
 8009130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009134:	688e      	ldr	r6, [r1, #8]
 8009136:	461f      	mov	r7, r3
 8009138:	42be      	cmp	r6, r7
 800913a:	680b      	ldr	r3, [r1, #0]
 800913c:	4682      	mov	sl, r0
 800913e:	460c      	mov	r4, r1
 8009140:	4690      	mov	r8, r2
 8009142:	d82d      	bhi.n	80091a0 <__ssputs_r+0x70>
 8009144:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009148:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800914c:	d026      	beq.n	800919c <__ssputs_r+0x6c>
 800914e:	6965      	ldr	r5, [r4, #20]
 8009150:	6909      	ldr	r1, [r1, #16]
 8009152:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009156:	eba3 0901 	sub.w	r9, r3, r1
 800915a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800915e:	1c7b      	adds	r3, r7, #1
 8009160:	444b      	add	r3, r9
 8009162:	106d      	asrs	r5, r5, #1
 8009164:	429d      	cmp	r5, r3
 8009166:	bf38      	it	cc
 8009168:	461d      	movcc	r5, r3
 800916a:	0553      	lsls	r3, r2, #21
 800916c:	d527      	bpl.n	80091be <__ssputs_r+0x8e>
 800916e:	4629      	mov	r1, r5
 8009170:	f7ff ff52 	bl	8009018 <_malloc_r>
 8009174:	4606      	mov	r6, r0
 8009176:	b360      	cbz	r0, 80091d2 <__ssputs_r+0xa2>
 8009178:	6921      	ldr	r1, [r4, #16]
 800917a:	464a      	mov	r2, r9
 800917c:	f000 fae6 	bl	800974c <memcpy>
 8009180:	89a3      	ldrh	r3, [r4, #12]
 8009182:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009186:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800918a:	81a3      	strh	r3, [r4, #12]
 800918c:	6126      	str	r6, [r4, #16]
 800918e:	6165      	str	r5, [r4, #20]
 8009190:	444e      	add	r6, r9
 8009192:	eba5 0509 	sub.w	r5, r5, r9
 8009196:	6026      	str	r6, [r4, #0]
 8009198:	60a5      	str	r5, [r4, #8]
 800919a:	463e      	mov	r6, r7
 800919c:	42be      	cmp	r6, r7
 800919e:	d900      	bls.n	80091a2 <__ssputs_r+0x72>
 80091a0:	463e      	mov	r6, r7
 80091a2:	6820      	ldr	r0, [r4, #0]
 80091a4:	4632      	mov	r2, r6
 80091a6:	4641      	mov	r1, r8
 80091a8:	f000 faa6 	bl	80096f8 <memmove>
 80091ac:	68a3      	ldr	r3, [r4, #8]
 80091ae:	1b9b      	subs	r3, r3, r6
 80091b0:	60a3      	str	r3, [r4, #8]
 80091b2:	6823      	ldr	r3, [r4, #0]
 80091b4:	4433      	add	r3, r6
 80091b6:	6023      	str	r3, [r4, #0]
 80091b8:	2000      	movs	r0, #0
 80091ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091be:	462a      	mov	r2, r5
 80091c0:	f000 fad2 	bl	8009768 <_realloc_r>
 80091c4:	4606      	mov	r6, r0
 80091c6:	2800      	cmp	r0, #0
 80091c8:	d1e0      	bne.n	800918c <__ssputs_r+0x5c>
 80091ca:	6921      	ldr	r1, [r4, #16]
 80091cc:	4650      	mov	r0, sl
 80091ce:	f7ff feb7 	bl	8008f40 <_free_r>
 80091d2:	230c      	movs	r3, #12
 80091d4:	f8ca 3000 	str.w	r3, [sl]
 80091d8:	89a3      	ldrh	r3, [r4, #12]
 80091da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091de:	81a3      	strh	r3, [r4, #12]
 80091e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091e4:	e7e9      	b.n	80091ba <__ssputs_r+0x8a>
	...

080091e8 <_svfiprintf_r>:
 80091e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091ec:	4698      	mov	r8, r3
 80091ee:	898b      	ldrh	r3, [r1, #12]
 80091f0:	061b      	lsls	r3, r3, #24
 80091f2:	b09d      	sub	sp, #116	@ 0x74
 80091f4:	4607      	mov	r7, r0
 80091f6:	460d      	mov	r5, r1
 80091f8:	4614      	mov	r4, r2
 80091fa:	d510      	bpl.n	800921e <_svfiprintf_r+0x36>
 80091fc:	690b      	ldr	r3, [r1, #16]
 80091fe:	b973      	cbnz	r3, 800921e <_svfiprintf_r+0x36>
 8009200:	2140      	movs	r1, #64	@ 0x40
 8009202:	f7ff ff09 	bl	8009018 <_malloc_r>
 8009206:	6028      	str	r0, [r5, #0]
 8009208:	6128      	str	r0, [r5, #16]
 800920a:	b930      	cbnz	r0, 800921a <_svfiprintf_r+0x32>
 800920c:	230c      	movs	r3, #12
 800920e:	603b      	str	r3, [r7, #0]
 8009210:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009214:	b01d      	add	sp, #116	@ 0x74
 8009216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800921a:	2340      	movs	r3, #64	@ 0x40
 800921c:	616b      	str	r3, [r5, #20]
 800921e:	2300      	movs	r3, #0
 8009220:	9309      	str	r3, [sp, #36]	@ 0x24
 8009222:	2320      	movs	r3, #32
 8009224:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009228:	f8cd 800c 	str.w	r8, [sp, #12]
 800922c:	2330      	movs	r3, #48	@ 0x30
 800922e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80093cc <_svfiprintf_r+0x1e4>
 8009232:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009236:	f04f 0901 	mov.w	r9, #1
 800923a:	4623      	mov	r3, r4
 800923c:	469a      	mov	sl, r3
 800923e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009242:	b10a      	cbz	r2, 8009248 <_svfiprintf_r+0x60>
 8009244:	2a25      	cmp	r2, #37	@ 0x25
 8009246:	d1f9      	bne.n	800923c <_svfiprintf_r+0x54>
 8009248:	ebba 0b04 	subs.w	fp, sl, r4
 800924c:	d00b      	beq.n	8009266 <_svfiprintf_r+0x7e>
 800924e:	465b      	mov	r3, fp
 8009250:	4622      	mov	r2, r4
 8009252:	4629      	mov	r1, r5
 8009254:	4638      	mov	r0, r7
 8009256:	f7ff ff6b 	bl	8009130 <__ssputs_r>
 800925a:	3001      	adds	r0, #1
 800925c:	f000 80a7 	beq.w	80093ae <_svfiprintf_r+0x1c6>
 8009260:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009262:	445a      	add	r2, fp
 8009264:	9209      	str	r2, [sp, #36]	@ 0x24
 8009266:	f89a 3000 	ldrb.w	r3, [sl]
 800926a:	2b00      	cmp	r3, #0
 800926c:	f000 809f 	beq.w	80093ae <_svfiprintf_r+0x1c6>
 8009270:	2300      	movs	r3, #0
 8009272:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009276:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800927a:	f10a 0a01 	add.w	sl, sl, #1
 800927e:	9304      	str	r3, [sp, #16]
 8009280:	9307      	str	r3, [sp, #28]
 8009282:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009286:	931a      	str	r3, [sp, #104]	@ 0x68
 8009288:	4654      	mov	r4, sl
 800928a:	2205      	movs	r2, #5
 800928c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009290:	484e      	ldr	r0, [pc, #312]	@ (80093cc <_svfiprintf_r+0x1e4>)
 8009292:	f7f6 ffbd 	bl	8000210 <memchr>
 8009296:	9a04      	ldr	r2, [sp, #16]
 8009298:	b9d8      	cbnz	r0, 80092d2 <_svfiprintf_r+0xea>
 800929a:	06d0      	lsls	r0, r2, #27
 800929c:	bf44      	itt	mi
 800929e:	2320      	movmi	r3, #32
 80092a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092a4:	0711      	lsls	r1, r2, #28
 80092a6:	bf44      	itt	mi
 80092a8:	232b      	movmi	r3, #43	@ 0x2b
 80092aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092ae:	f89a 3000 	ldrb.w	r3, [sl]
 80092b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80092b4:	d015      	beq.n	80092e2 <_svfiprintf_r+0xfa>
 80092b6:	9a07      	ldr	r2, [sp, #28]
 80092b8:	4654      	mov	r4, sl
 80092ba:	2000      	movs	r0, #0
 80092bc:	f04f 0c0a 	mov.w	ip, #10
 80092c0:	4621      	mov	r1, r4
 80092c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092c6:	3b30      	subs	r3, #48	@ 0x30
 80092c8:	2b09      	cmp	r3, #9
 80092ca:	d94b      	bls.n	8009364 <_svfiprintf_r+0x17c>
 80092cc:	b1b0      	cbz	r0, 80092fc <_svfiprintf_r+0x114>
 80092ce:	9207      	str	r2, [sp, #28]
 80092d0:	e014      	b.n	80092fc <_svfiprintf_r+0x114>
 80092d2:	eba0 0308 	sub.w	r3, r0, r8
 80092d6:	fa09 f303 	lsl.w	r3, r9, r3
 80092da:	4313      	orrs	r3, r2
 80092dc:	9304      	str	r3, [sp, #16]
 80092de:	46a2      	mov	sl, r4
 80092e0:	e7d2      	b.n	8009288 <_svfiprintf_r+0xa0>
 80092e2:	9b03      	ldr	r3, [sp, #12]
 80092e4:	1d19      	adds	r1, r3, #4
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	9103      	str	r1, [sp, #12]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	bfbb      	ittet	lt
 80092ee:	425b      	neglt	r3, r3
 80092f0:	f042 0202 	orrlt.w	r2, r2, #2
 80092f4:	9307      	strge	r3, [sp, #28]
 80092f6:	9307      	strlt	r3, [sp, #28]
 80092f8:	bfb8      	it	lt
 80092fa:	9204      	strlt	r2, [sp, #16]
 80092fc:	7823      	ldrb	r3, [r4, #0]
 80092fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8009300:	d10a      	bne.n	8009318 <_svfiprintf_r+0x130>
 8009302:	7863      	ldrb	r3, [r4, #1]
 8009304:	2b2a      	cmp	r3, #42	@ 0x2a
 8009306:	d132      	bne.n	800936e <_svfiprintf_r+0x186>
 8009308:	9b03      	ldr	r3, [sp, #12]
 800930a:	1d1a      	adds	r2, r3, #4
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	9203      	str	r2, [sp, #12]
 8009310:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009314:	3402      	adds	r4, #2
 8009316:	9305      	str	r3, [sp, #20]
 8009318:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80093dc <_svfiprintf_r+0x1f4>
 800931c:	7821      	ldrb	r1, [r4, #0]
 800931e:	2203      	movs	r2, #3
 8009320:	4650      	mov	r0, sl
 8009322:	f7f6 ff75 	bl	8000210 <memchr>
 8009326:	b138      	cbz	r0, 8009338 <_svfiprintf_r+0x150>
 8009328:	9b04      	ldr	r3, [sp, #16]
 800932a:	eba0 000a 	sub.w	r0, r0, sl
 800932e:	2240      	movs	r2, #64	@ 0x40
 8009330:	4082      	lsls	r2, r0
 8009332:	4313      	orrs	r3, r2
 8009334:	3401      	adds	r4, #1
 8009336:	9304      	str	r3, [sp, #16]
 8009338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800933c:	4824      	ldr	r0, [pc, #144]	@ (80093d0 <_svfiprintf_r+0x1e8>)
 800933e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009342:	2206      	movs	r2, #6
 8009344:	f7f6 ff64 	bl	8000210 <memchr>
 8009348:	2800      	cmp	r0, #0
 800934a:	d036      	beq.n	80093ba <_svfiprintf_r+0x1d2>
 800934c:	4b21      	ldr	r3, [pc, #132]	@ (80093d4 <_svfiprintf_r+0x1ec>)
 800934e:	bb1b      	cbnz	r3, 8009398 <_svfiprintf_r+0x1b0>
 8009350:	9b03      	ldr	r3, [sp, #12]
 8009352:	3307      	adds	r3, #7
 8009354:	f023 0307 	bic.w	r3, r3, #7
 8009358:	3308      	adds	r3, #8
 800935a:	9303      	str	r3, [sp, #12]
 800935c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800935e:	4433      	add	r3, r6
 8009360:	9309      	str	r3, [sp, #36]	@ 0x24
 8009362:	e76a      	b.n	800923a <_svfiprintf_r+0x52>
 8009364:	fb0c 3202 	mla	r2, ip, r2, r3
 8009368:	460c      	mov	r4, r1
 800936a:	2001      	movs	r0, #1
 800936c:	e7a8      	b.n	80092c0 <_svfiprintf_r+0xd8>
 800936e:	2300      	movs	r3, #0
 8009370:	3401      	adds	r4, #1
 8009372:	9305      	str	r3, [sp, #20]
 8009374:	4619      	mov	r1, r3
 8009376:	f04f 0c0a 	mov.w	ip, #10
 800937a:	4620      	mov	r0, r4
 800937c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009380:	3a30      	subs	r2, #48	@ 0x30
 8009382:	2a09      	cmp	r2, #9
 8009384:	d903      	bls.n	800938e <_svfiprintf_r+0x1a6>
 8009386:	2b00      	cmp	r3, #0
 8009388:	d0c6      	beq.n	8009318 <_svfiprintf_r+0x130>
 800938a:	9105      	str	r1, [sp, #20]
 800938c:	e7c4      	b.n	8009318 <_svfiprintf_r+0x130>
 800938e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009392:	4604      	mov	r4, r0
 8009394:	2301      	movs	r3, #1
 8009396:	e7f0      	b.n	800937a <_svfiprintf_r+0x192>
 8009398:	ab03      	add	r3, sp, #12
 800939a:	9300      	str	r3, [sp, #0]
 800939c:	462a      	mov	r2, r5
 800939e:	4b0e      	ldr	r3, [pc, #56]	@ (80093d8 <_svfiprintf_r+0x1f0>)
 80093a0:	a904      	add	r1, sp, #16
 80093a2:	4638      	mov	r0, r7
 80093a4:	f3af 8000 	nop.w
 80093a8:	1c42      	adds	r2, r0, #1
 80093aa:	4606      	mov	r6, r0
 80093ac:	d1d6      	bne.n	800935c <_svfiprintf_r+0x174>
 80093ae:	89ab      	ldrh	r3, [r5, #12]
 80093b0:	065b      	lsls	r3, r3, #25
 80093b2:	f53f af2d 	bmi.w	8009210 <_svfiprintf_r+0x28>
 80093b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093b8:	e72c      	b.n	8009214 <_svfiprintf_r+0x2c>
 80093ba:	ab03      	add	r3, sp, #12
 80093bc:	9300      	str	r3, [sp, #0]
 80093be:	462a      	mov	r2, r5
 80093c0:	4b05      	ldr	r3, [pc, #20]	@ (80093d8 <_svfiprintf_r+0x1f0>)
 80093c2:	a904      	add	r1, sp, #16
 80093c4:	4638      	mov	r0, r7
 80093c6:	f000 f879 	bl	80094bc <_printf_i>
 80093ca:	e7ed      	b.n	80093a8 <_svfiprintf_r+0x1c0>
 80093cc:	08009868 	.word	0x08009868
 80093d0:	08009872 	.word	0x08009872
 80093d4:	00000000 	.word	0x00000000
 80093d8:	08009131 	.word	0x08009131
 80093dc:	0800986e 	.word	0x0800986e

080093e0 <_printf_common>:
 80093e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093e4:	4616      	mov	r6, r2
 80093e6:	4698      	mov	r8, r3
 80093e8:	688a      	ldr	r2, [r1, #8]
 80093ea:	690b      	ldr	r3, [r1, #16]
 80093ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80093f0:	4293      	cmp	r3, r2
 80093f2:	bfb8      	it	lt
 80093f4:	4613      	movlt	r3, r2
 80093f6:	6033      	str	r3, [r6, #0]
 80093f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80093fc:	4607      	mov	r7, r0
 80093fe:	460c      	mov	r4, r1
 8009400:	b10a      	cbz	r2, 8009406 <_printf_common+0x26>
 8009402:	3301      	adds	r3, #1
 8009404:	6033      	str	r3, [r6, #0]
 8009406:	6823      	ldr	r3, [r4, #0]
 8009408:	0699      	lsls	r1, r3, #26
 800940a:	bf42      	ittt	mi
 800940c:	6833      	ldrmi	r3, [r6, #0]
 800940e:	3302      	addmi	r3, #2
 8009410:	6033      	strmi	r3, [r6, #0]
 8009412:	6825      	ldr	r5, [r4, #0]
 8009414:	f015 0506 	ands.w	r5, r5, #6
 8009418:	d106      	bne.n	8009428 <_printf_common+0x48>
 800941a:	f104 0a19 	add.w	sl, r4, #25
 800941e:	68e3      	ldr	r3, [r4, #12]
 8009420:	6832      	ldr	r2, [r6, #0]
 8009422:	1a9b      	subs	r3, r3, r2
 8009424:	42ab      	cmp	r3, r5
 8009426:	dc26      	bgt.n	8009476 <_printf_common+0x96>
 8009428:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800942c:	6822      	ldr	r2, [r4, #0]
 800942e:	3b00      	subs	r3, #0
 8009430:	bf18      	it	ne
 8009432:	2301      	movne	r3, #1
 8009434:	0692      	lsls	r2, r2, #26
 8009436:	d42b      	bmi.n	8009490 <_printf_common+0xb0>
 8009438:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800943c:	4641      	mov	r1, r8
 800943e:	4638      	mov	r0, r7
 8009440:	47c8      	blx	r9
 8009442:	3001      	adds	r0, #1
 8009444:	d01e      	beq.n	8009484 <_printf_common+0xa4>
 8009446:	6823      	ldr	r3, [r4, #0]
 8009448:	6922      	ldr	r2, [r4, #16]
 800944a:	f003 0306 	and.w	r3, r3, #6
 800944e:	2b04      	cmp	r3, #4
 8009450:	bf02      	ittt	eq
 8009452:	68e5      	ldreq	r5, [r4, #12]
 8009454:	6833      	ldreq	r3, [r6, #0]
 8009456:	1aed      	subeq	r5, r5, r3
 8009458:	68a3      	ldr	r3, [r4, #8]
 800945a:	bf0c      	ite	eq
 800945c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009460:	2500      	movne	r5, #0
 8009462:	4293      	cmp	r3, r2
 8009464:	bfc4      	itt	gt
 8009466:	1a9b      	subgt	r3, r3, r2
 8009468:	18ed      	addgt	r5, r5, r3
 800946a:	2600      	movs	r6, #0
 800946c:	341a      	adds	r4, #26
 800946e:	42b5      	cmp	r5, r6
 8009470:	d11a      	bne.n	80094a8 <_printf_common+0xc8>
 8009472:	2000      	movs	r0, #0
 8009474:	e008      	b.n	8009488 <_printf_common+0xa8>
 8009476:	2301      	movs	r3, #1
 8009478:	4652      	mov	r2, sl
 800947a:	4641      	mov	r1, r8
 800947c:	4638      	mov	r0, r7
 800947e:	47c8      	blx	r9
 8009480:	3001      	adds	r0, #1
 8009482:	d103      	bne.n	800948c <_printf_common+0xac>
 8009484:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800948c:	3501      	adds	r5, #1
 800948e:	e7c6      	b.n	800941e <_printf_common+0x3e>
 8009490:	18e1      	adds	r1, r4, r3
 8009492:	1c5a      	adds	r2, r3, #1
 8009494:	2030      	movs	r0, #48	@ 0x30
 8009496:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800949a:	4422      	add	r2, r4
 800949c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80094a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80094a4:	3302      	adds	r3, #2
 80094a6:	e7c7      	b.n	8009438 <_printf_common+0x58>
 80094a8:	2301      	movs	r3, #1
 80094aa:	4622      	mov	r2, r4
 80094ac:	4641      	mov	r1, r8
 80094ae:	4638      	mov	r0, r7
 80094b0:	47c8      	blx	r9
 80094b2:	3001      	adds	r0, #1
 80094b4:	d0e6      	beq.n	8009484 <_printf_common+0xa4>
 80094b6:	3601      	adds	r6, #1
 80094b8:	e7d9      	b.n	800946e <_printf_common+0x8e>
	...

080094bc <_printf_i>:
 80094bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094c0:	7e0f      	ldrb	r7, [r1, #24]
 80094c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80094c4:	2f78      	cmp	r7, #120	@ 0x78
 80094c6:	4691      	mov	r9, r2
 80094c8:	4680      	mov	r8, r0
 80094ca:	460c      	mov	r4, r1
 80094cc:	469a      	mov	sl, r3
 80094ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80094d2:	d807      	bhi.n	80094e4 <_printf_i+0x28>
 80094d4:	2f62      	cmp	r7, #98	@ 0x62
 80094d6:	d80a      	bhi.n	80094ee <_printf_i+0x32>
 80094d8:	2f00      	cmp	r7, #0
 80094da:	f000 80d1 	beq.w	8009680 <_printf_i+0x1c4>
 80094de:	2f58      	cmp	r7, #88	@ 0x58
 80094e0:	f000 80b8 	beq.w	8009654 <_printf_i+0x198>
 80094e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80094ec:	e03a      	b.n	8009564 <_printf_i+0xa8>
 80094ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80094f2:	2b15      	cmp	r3, #21
 80094f4:	d8f6      	bhi.n	80094e4 <_printf_i+0x28>
 80094f6:	a101      	add	r1, pc, #4	@ (adr r1, 80094fc <_printf_i+0x40>)
 80094f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094fc:	08009555 	.word	0x08009555
 8009500:	08009569 	.word	0x08009569
 8009504:	080094e5 	.word	0x080094e5
 8009508:	080094e5 	.word	0x080094e5
 800950c:	080094e5 	.word	0x080094e5
 8009510:	080094e5 	.word	0x080094e5
 8009514:	08009569 	.word	0x08009569
 8009518:	080094e5 	.word	0x080094e5
 800951c:	080094e5 	.word	0x080094e5
 8009520:	080094e5 	.word	0x080094e5
 8009524:	080094e5 	.word	0x080094e5
 8009528:	08009667 	.word	0x08009667
 800952c:	08009593 	.word	0x08009593
 8009530:	08009621 	.word	0x08009621
 8009534:	080094e5 	.word	0x080094e5
 8009538:	080094e5 	.word	0x080094e5
 800953c:	08009689 	.word	0x08009689
 8009540:	080094e5 	.word	0x080094e5
 8009544:	08009593 	.word	0x08009593
 8009548:	080094e5 	.word	0x080094e5
 800954c:	080094e5 	.word	0x080094e5
 8009550:	08009629 	.word	0x08009629
 8009554:	6833      	ldr	r3, [r6, #0]
 8009556:	1d1a      	adds	r2, r3, #4
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	6032      	str	r2, [r6, #0]
 800955c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009560:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009564:	2301      	movs	r3, #1
 8009566:	e09c      	b.n	80096a2 <_printf_i+0x1e6>
 8009568:	6833      	ldr	r3, [r6, #0]
 800956a:	6820      	ldr	r0, [r4, #0]
 800956c:	1d19      	adds	r1, r3, #4
 800956e:	6031      	str	r1, [r6, #0]
 8009570:	0606      	lsls	r6, r0, #24
 8009572:	d501      	bpl.n	8009578 <_printf_i+0xbc>
 8009574:	681d      	ldr	r5, [r3, #0]
 8009576:	e003      	b.n	8009580 <_printf_i+0xc4>
 8009578:	0645      	lsls	r5, r0, #25
 800957a:	d5fb      	bpl.n	8009574 <_printf_i+0xb8>
 800957c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009580:	2d00      	cmp	r5, #0
 8009582:	da03      	bge.n	800958c <_printf_i+0xd0>
 8009584:	232d      	movs	r3, #45	@ 0x2d
 8009586:	426d      	negs	r5, r5
 8009588:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800958c:	4858      	ldr	r0, [pc, #352]	@ (80096f0 <_printf_i+0x234>)
 800958e:	230a      	movs	r3, #10
 8009590:	e011      	b.n	80095b6 <_printf_i+0xfa>
 8009592:	6821      	ldr	r1, [r4, #0]
 8009594:	6833      	ldr	r3, [r6, #0]
 8009596:	0608      	lsls	r0, r1, #24
 8009598:	f853 5b04 	ldr.w	r5, [r3], #4
 800959c:	d402      	bmi.n	80095a4 <_printf_i+0xe8>
 800959e:	0649      	lsls	r1, r1, #25
 80095a0:	bf48      	it	mi
 80095a2:	b2ad      	uxthmi	r5, r5
 80095a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80095a6:	4852      	ldr	r0, [pc, #328]	@ (80096f0 <_printf_i+0x234>)
 80095a8:	6033      	str	r3, [r6, #0]
 80095aa:	bf14      	ite	ne
 80095ac:	230a      	movne	r3, #10
 80095ae:	2308      	moveq	r3, #8
 80095b0:	2100      	movs	r1, #0
 80095b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80095b6:	6866      	ldr	r6, [r4, #4]
 80095b8:	60a6      	str	r6, [r4, #8]
 80095ba:	2e00      	cmp	r6, #0
 80095bc:	db05      	blt.n	80095ca <_printf_i+0x10e>
 80095be:	6821      	ldr	r1, [r4, #0]
 80095c0:	432e      	orrs	r6, r5
 80095c2:	f021 0104 	bic.w	r1, r1, #4
 80095c6:	6021      	str	r1, [r4, #0]
 80095c8:	d04b      	beq.n	8009662 <_printf_i+0x1a6>
 80095ca:	4616      	mov	r6, r2
 80095cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80095d0:	fb03 5711 	mls	r7, r3, r1, r5
 80095d4:	5dc7      	ldrb	r7, [r0, r7]
 80095d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80095da:	462f      	mov	r7, r5
 80095dc:	42bb      	cmp	r3, r7
 80095de:	460d      	mov	r5, r1
 80095e0:	d9f4      	bls.n	80095cc <_printf_i+0x110>
 80095e2:	2b08      	cmp	r3, #8
 80095e4:	d10b      	bne.n	80095fe <_printf_i+0x142>
 80095e6:	6823      	ldr	r3, [r4, #0]
 80095e8:	07df      	lsls	r7, r3, #31
 80095ea:	d508      	bpl.n	80095fe <_printf_i+0x142>
 80095ec:	6923      	ldr	r3, [r4, #16]
 80095ee:	6861      	ldr	r1, [r4, #4]
 80095f0:	4299      	cmp	r1, r3
 80095f2:	bfde      	ittt	le
 80095f4:	2330      	movle	r3, #48	@ 0x30
 80095f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80095fa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80095fe:	1b92      	subs	r2, r2, r6
 8009600:	6122      	str	r2, [r4, #16]
 8009602:	f8cd a000 	str.w	sl, [sp]
 8009606:	464b      	mov	r3, r9
 8009608:	aa03      	add	r2, sp, #12
 800960a:	4621      	mov	r1, r4
 800960c:	4640      	mov	r0, r8
 800960e:	f7ff fee7 	bl	80093e0 <_printf_common>
 8009612:	3001      	adds	r0, #1
 8009614:	d14a      	bne.n	80096ac <_printf_i+0x1f0>
 8009616:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800961a:	b004      	add	sp, #16
 800961c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009620:	6823      	ldr	r3, [r4, #0]
 8009622:	f043 0320 	orr.w	r3, r3, #32
 8009626:	6023      	str	r3, [r4, #0]
 8009628:	4832      	ldr	r0, [pc, #200]	@ (80096f4 <_printf_i+0x238>)
 800962a:	2778      	movs	r7, #120	@ 0x78
 800962c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009630:	6823      	ldr	r3, [r4, #0]
 8009632:	6831      	ldr	r1, [r6, #0]
 8009634:	061f      	lsls	r7, r3, #24
 8009636:	f851 5b04 	ldr.w	r5, [r1], #4
 800963a:	d402      	bmi.n	8009642 <_printf_i+0x186>
 800963c:	065f      	lsls	r7, r3, #25
 800963e:	bf48      	it	mi
 8009640:	b2ad      	uxthmi	r5, r5
 8009642:	6031      	str	r1, [r6, #0]
 8009644:	07d9      	lsls	r1, r3, #31
 8009646:	bf44      	itt	mi
 8009648:	f043 0320 	orrmi.w	r3, r3, #32
 800964c:	6023      	strmi	r3, [r4, #0]
 800964e:	b11d      	cbz	r5, 8009658 <_printf_i+0x19c>
 8009650:	2310      	movs	r3, #16
 8009652:	e7ad      	b.n	80095b0 <_printf_i+0xf4>
 8009654:	4826      	ldr	r0, [pc, #152]	@ (80096f0 <_printf_i+0x234>)
 8009656:	e7e9      	b.n	800962c <_printf_i+0x170>
 8009658:	6823      	ldr	r3, [r4, #0]
 800965a:	f023 0320 	bic.w	r3, r3, #32
 800965e:	6023      	str	r3, [r4, #0]
 8009660:	e7f6      	b.n	8009650 <_printf_i+0x194>
 8009662:	4616      	mov	r6, r2
 8009664:	e7bd      	b.n	80095e2 <_printf_i+0x126>
 8009666:	6833      	ldr	r3, [r6, #0]
 8009668:	6825      	ldr	r5, [r4, #0]
 800966a:	6961      	ldr	r1, [r4, #20]
 800966c:	1d18      	adds	r0, r3, #4
 800966e:	6030      	str	r0, [r6, #0]
 8009670:	062e      	lsls	r6, r5, #24
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	d501      	bpl.n	800967a <_printf_i+0x1be>
 8009676:	6019      	str	r1, [r3, #0]
 8009678:	e002      	b.n	8009680 <_printf_i+0x1c4>
 800967a:	0668      	lsls	r0, r5, #25
 800967c:	d5fb      	bpl.n	8009676 <_printf_i+0x1ba>
 800967e:	8019      	strh	r1, [r3, #0]
 8009680:	2300      	movs	r3, #0
 8009682:	6123      	str	r3, [r4, #16]
 8009684:	4616      	mov	r6, r2
 8009686:	e7bc      	b.n	8009602 <_printf_i+0x146>
 8009688:	6833      	ldr	r3, [r6, #0]
 800968a:	1d1a      	adds	r2, r3, #4
 800968c:	6032      	str	r2, [r6, #0]
 800968e:	681e      	ldr	r6, [r3, #0]
 8009690:	6862      	ldr	r2, [r4, #4]
 8009692:	2100      	movs	r1, #0
 8009694:	4630      	mov	r0, r6
 8009696:	f7f6 fdbb 	bl	8000210 <memchr>
 800969a:	b108      	cbz	r0, 80096a0 <_printf_i+0x1e4>
 800969c:	1b80      	subs	r0, r0, r6
 800969e:	6060      	str	r0, [r4, #4]
 80096a0:	6863      	ldr	r3, [r4, #4]
 80096a2:	6123      	str	r3, [r4, #16]
 80096a4:	2300      	movs	r3, #0
 80096a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096aa:	e7aa      	b.n	8009602 <_printf_i+0x146>
 80096ac:	6923      	ldr	r3, [r4, #16]
 80096ae:	4632      	mov	r2, r6
 80096b0:	4649      	mov	r1, r9
 80096b2:	4640      	mov	r0, r8
 80096b4:	47d0      	blx	sl
 80096b6:	3001      	adds	r0, #1
 80096b8:	d0ad      	beq.n	8009616 <_printf_i+0x15a>
 80096ba:	6823      	ldr	r3, [r4, #0]
 80096bc:	079b      	lsls	r3, r3, #30
 80096be:	d413      	bmi.n	80096e8 <_printf_i+0x22c>
 80096c0:	68e0      	ldr	r0, [r4, #12]
 80096c2:	9b03      	ldr	r3, [sp, #12]
 80096c4:	4298      	cmp	r0, r3
 80096c6:	bfb8      	it	lt
 80096c8:	4618      	movlt	r0, r3
 80096ca:	e7a6      	b.n	800961a <_printf_i+0x15e>
 80096cc:	2301      	movs	r3, #1
 80096ce:	4632      	mov	r2, r6
 80096d0:	4649      	mov	r1, r9
 80096d2:	4640      	mov	r0, r8
 80096d4:	47d0      	blx	sl
 80096d6:	3001      	adds	r0, #1
 80096d8:	d09d      	beq.n	8009616 <_printf_i+0x15a>
 80096da:	3501      	adds	r5, #1
 80096dc:	68e3      	ldr	r3, [r4, #12]
 80096de:	9903      	ldr	r1, [sp, #12]
 80096e0:	1a5b      	subs	r3, r3, r1
 80096e2:	42ab      	cmp	r3, r5
 80096e4:	dcf2      	bgt.n	80096cc <_printf_i+0x210>
 80096e6:	e7eb      	b.n	80096c0 <_printf_i+0x204>
 80096e8:	2500      	movs	r5, #0
 80096ea:	f104 0619 	add.w	r6, r4, #25
 80096ee:	e7f5      	b.n	80096dc <_printf_i+0x220>
 80096f0:	08009879 	.word	0x08009879
 80096f4:	0800988a 	.word	0x0800988a

080096f8 <memmove>:
 80096f8:	4288      	cmp	r0, r1
 80096fa:	b510      	push	{r4, lr}
 80096fc:	eb01 0402 	add.w	r4, r1, r2
 8009700:	d902      	bls.n	8009708 <memmove+0x10>
 8009702:	4284      	cmp	r4, r0
 8009704:	4623      	mov	r3, r4
 8009706:	d807      	bhi.n	8009718 <memmove+0x20>
 8009708:	1e43      	subs	r3, r0, #1
 800970a:	42a1      	cmp	r1, r4
 800970c:	d008      	beq.n	8009720 <memmove+0x28>
 800970e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009712:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009716:	e7f8      	b.n	800970a <memmove+0x12>
 8009718:	4402      	add	r2, r0
 800971a:	4601      	mov	r1, r0
 800971c:	428a      	cmp	r2, r1
 800971e:	d100      	bne.n	8009722 <memmove+0x2a>
 8009720:	bd10      	pop	{r4, pc}
 8009722:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009726:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800972a:	e7f7      	b.n	800971c <memmove+0x24>

0800972c <_sbrk_r>:
 800972c:	b538      	push	{r3, r4, r5, lr}
 800972e:	4d06      	ldr	r5, [pc, #24]	@ (8009748 <_sbrk_r+0x1c>)
 8009730:	2300      	movs	r3, #0
 8009732:	4604      	mov	r4, r0
 8009734:	4608      	mov	r0, r1
 8009736:	602b      	str	r3, [r5, #0]
 8009738:	f7f7 fb80 	bl	8000e3c <_sbrk>
 800973c:	1c43      	adds	r3, r0, #1
 800973e:	d102      	bne.n	8009746 <_sbrk_r+0x1a>
 8009740:	682b      	ldr	r3, [r5, #0]
 8009742:	b103      	cbz	r3, 8009746 <_sbrk_r+0x1a>
 8009744:	6023      	str	r3, [r4, #0]
 8009746:	bd38      	pop	{r3, r4, r5, pc}
 8009748:	20002064 	.word	0x20002064

0800974c <memcpy>:
 800974c:	440a      	add	r2, r1
 800974e:	4291      	cmp	r1, r2
 8009750:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009754:	d100      	bne.n	8009758 <memcpy+0xc>
 8009756:	4770      	bx	lr
 8009758:	b510      	push	{r4, lr}
 800975a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800975e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009762:	4291      	cmp	r1, r2
 8009764:	d1f9      	bne.n	800975a <memcpy+0xe>
 8009766:	bd10      	pop	{r4, pc}

08009768 <_realloc_r>:
 8009768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800976c:	4607      	mov	r7, r0
 800976e:	4614      	mov	r4, r2
 8009770:	460d      	mov	r5, r1
 8009772:	b921      	cbnz	r1, 800977e <_realloc_r+0x16>
 8009774:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009778:	4611      	mov	r1, r2
 800977a:	f7ff bc4d 	b.w	8009018 <_malloc_r>
 800977e:	b92a      	cbnz	r2, 800978c <_realloc_r+0x24>
 8009780:	f7ff fbde 	bl	8008f40 <_free_r>
 8009784:	4625      	mov	r5, r4
 8009786:	4628      	mov	r0, r5
 8009788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800978c:	f000 f81a 	bl	80097c4 <_malloc_usable_size_r>
 8009790:	4284      	cmp	r4, r0
 8009792:	4606      	mov	r6, r0
 8009794:	d802      	bhi.n	800979c <_realloc_r+0x34>
 8009796:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800979a:	d8f4      	bhi.n	8009786 <_realloc_r+0x1e>
 800979c:	4621      	mov	r1, r4
 800979e:	4638      	mov	r0, r7
 80097a0:	f7ff fc3a 	bl	8009018 <_malloc_r>
 80097a4:	4680      	mov	r8, r0
 80097a6:	b908      	cbnz	r0, 80097ac <_realloc_r+0x44>
 80097a8:	4645      	mov	r5, r8
 80097aa:	e7ec      	b.n	8009786 <_realloc_r+0x1e>
 80097ac:	42b4      	cmp	r4, r6
 80097ae:	4622      	mov	r2, r4
 80097b0:	4629      	mov	r1, r5
 80097b2:	bf28      	it	cs
 80097b4:	4632      	movcs	r2, r6
 80097b6:	f7ff ffc9 	bl	800974c <memcpy>
 80097ba:	4629      	mov	r1, r5
 80097bc:	4638      	mov	r0, r7
 80097be:	f7ff fbbf 	bl	8008f40 <_free_r>
 80097c2:	e7f1      	b.n	80097a8 <_realloc_r+0x40>

080097c4 <_malloc_usable_size_r>:
 80097c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097c8:	1f18      	subs	r0, r3, #4
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	bfbc      	itt	lt
 80097ce:	580b      	ldrlt	r3, [r1, r0]
 80097d0:	18c0      	addlt	r0, r0, r3
 80097d2:	4770      	bx	lr

080097d4 <_init>:
 80097d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097d6:	bf00      	nop
 80097d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097da:	bc08      	pop	{r3}
 80097dc:	469e      	mov	lr, r3
 80097de:	4770      	bx	lr

080097e0 <_fini>:
 80097e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097e2:	bf00      	nop
 80097e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097e6:	bc08      	pop	{r3}
 80097e8:	469e      	mov	lr, r3
 80097ea:	4770      	bx	lr
