

================================================================
== Vivado HLS Report for 'complexDoubleAdder'
================================================================
* Date:           Wed Jun 01 19:45:09 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        complexAdder
* Solution:       compleDoubleAdder
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   16|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outerloop  |   13|   13|         8|          1|          1|     7|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      5|
|FIFO             |        -|      -|       -|      -|
|Instance         |       24|      6|    1438|   2822|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      5|
|Register         |        -|      -|     402|      4|
+-----------------+---------+-------+--------+-------+
|Total            |       24|      6|    1840|   2836|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|      2|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+------+
    |                      Instance                      |                      Module                     | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+------+
    |complexDoubleAdder_AXILiteS_s_axi_U                 |complexDoubleAdder_AXILiteS_s_axi                |       24|      0|  548|   524|
    |complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0  |complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp  |        0|      3|  445|  1149|
    |complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1  |complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp  |        0|      3|  445|  1149|
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+------+
    |Total                                               |                                                 |       24|      6| 1438|  2822|
    +----------------------------------------------------+-------------------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |index_1_fu_155_p2   |     +    |      0|  0|   3|           3|           1|
    |exitcond_fu_149_p2  |   icmp   |      0|  0|   2|           3|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|   5|           6|           3|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it7  |   1|          2|    1|          2|
    |index_reg_130          |   3|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |   5|          8|    5|         12|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7    |   1|   0|    1|          0|
    |exitcond_reg_169         |   1|   0|    1|          0|
    |in1_M_imag_load_reg_209  |  64|   0|   64|          0|
    |in1_M_real_load_reg_204  |  64|   0|   64|          0|
    |in2_M_imag_load_reg_219  |  64|   0|   64|          0|
    |in2_M_real_load_reg_214  |  64|   0|   64|          0|
    |index_reg_130            |   3|   0|    3|          0|
    |p_r_M_imag_reg_229       |  64|   0|   64|          0|
    |p_r_M_real_reg_224       |  64|   0|   64|          0|
    |tmp_reg_178              |   3|   0|   64|         61|
    |exitcond_reg_169         |   0|   1|    1|          0|
    |tmp_reg_178              |   0|   3|   64|         61|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 402|   4|  528|        122|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    9|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    9|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS      |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS      |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | complexDoubleAdder | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | complexDoubleAdder | return value |
|interrupt               | out |    1| ap_ctrl_hs | complexDoubleAdder | return value |
+------------------------+-----+-----+------------+--------------------+--------------+

