Protel Design System Design Rule Check
PCB File : C:\Users\ACER\Desktop\Project_I\DA1_Project\DA1_Project\DA1_ver2.PcbDoc
Date     : 8/16/2023
Time     : 10:32:37 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad COM1-5(2915mil,2938.622mil) on Multi-Layer on Net GND
   Pad COM1-3(2915mil,2722.874mil) on Multi-Layer on Net NetCOM1_3
   Pad COM1-2(2915mil,2615mil) on Multi-Layer on Net NetCOM1_2

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=40mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (3155mil,2155mil) on Top Overlay And Pad C15-1(3205mil,2155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (3155mil,2155mil) on Top Overlay And Pad C15-2(3105mil,2155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (3155mil,2350mil) on Top Overlay And Pad C9-1(3105mil,2350mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (3155mil,2350mil) on Top Overlay And Pad C9-2(3205mil,2350mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (3155mil,2735mil) on Top Overlay And Pad C8-1(3155mil,2785mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (3155mil,2735mil) on Top Overlay And Pad C8-2(3155mil,2685mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (3155mil,2925mil) on Top Overlay And Pad C7-1(3155mil,2975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (3155mil,2925mil) on Top Overlay And Pad C7-2(3155mil,2875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (3360mil,3020mil) on Top Overlay And Pad C10-1(3310mil,3020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (3360mil,3020mil) on Top Overlay And Pad C10-2(3410mil,3020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3534mil,3075mil) on Top Overlay And Pad VR1-1(3565mil,3020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (3625mil,4220mil) on Top Overlay And Pad C3-1(3640mil,4235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (3625mil,4250mil) on Top Overlay And Pad C3-1(3640mil,4235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (3735mil,2125mil) on Top Overlay And Pad C6-1(3750mil,2140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (3735mil,2255mil) on Top Overlay And Pad C6-2(3750mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (3755mil,4220mil) on Top Overlay And Pad C3-2(3740mil,4235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.133mil < 10mil) Between Arc (3755mil,4250mil) on Top Overlay And Pad C3-2(3740mil,4235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (3765mil,2125mil) on Top Overlay And Pad C6-1(3750mil,2140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.133mil < 10mil) Between Arc (3765mil,2255mil) on Top Overlay And Pad C6-2(3750mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3795mil,1774mil) on Top Overlay And Pad VR2-1(3850mil,1805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (4005mil,2210mil) on Top Overlay And Pad C13-1(4020mil,2225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (4005mil,2340mil) on Top Overlay And Pad C13-2(4020mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Arc (4035mil,2210mil) on Top Overlay And Pad C13-1(4020mil,2225mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.133mil < 10mil) Between Arc (4035mil,2340mil) on Top Overlay And Pad C13-2(4020mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4110.828mil,2790mil) on Top Overlay And Pad SW1-2(4010mil,2790mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (4160mil,3025mil) on Top Overlay And Pad C11-1(4110mil,3025mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (4160mil,3025mil) on Top Overlay And Pad C11-2(4210mil,3025mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(4110mil,3025mil) on Multi-Layer And Text "SW1" (3978mil,2948mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-1(4020mil,2225mil) on Top Layer And Track (3985mil,2210mil)(3985mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-1(4020mil,2225mil) on Top Layer And Track (4005mil,2190mil)(4035mil,2190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-1(4020mil,2225mil) on Top Layer And Track (4055mil,2210mil)(4055mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-2(4020mil,2325mil) on Top Layer And Track (3985mil,2210mil)(3985mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-2(4020mil,2325mil) on Top Layer And Track (4005mil,2360mil)(4020mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-2(4020mil,2325mil) on Top Layer And Track (4020mil,2360mil)(4035mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C13-2(4020mil,2325mil) on Top Layer And Track (4055mil,2210mil)(4055mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(3205mil,2155mil) on Multi-Layer And Text "R24" (3058mil,2080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(3205mil,2155mil) on Multi-Layer And Text "R25" (3218mil,2080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(3105mil,2155mil) on Multi-Layer And Text "R24" (3058mil,2080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2985mil,3985mil) on Multi-Layer And Text "C1" (2981mil,3954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(3640mil,4235mil) on Top Layer And Text "R7" (3618mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-1(3640mil,4235mil) on Top Layer And Track (3605mil,4220mil)(3605mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-1(3640mil,4235mil) on Top Layer And Track (3625mil,4200mil)(3755mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-1(3640mil,4235mil) on Top Layer And Track (3625mil,4270mil)(3755mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3740mil,4235mil) on Top Layer And Text "R7" (3618mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-2(3740mil,4235mil) on Top Layer And Track (3625mil,4200mil)(3755mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-2(3740mil,4235mil) on Top Layer And Track (3625mil,4270mil)(3755mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-2(3740mil,4235mil) on Top Layer And Track (3775mil,4220mil)(3775mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C3-2(3740mil,4235mil) on Top Layer And Track (3775mil,4235mil)(3775mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(3750mil,2140mil) on Top Layer And Text "VR2" (3755mil,2121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-1(3750mil,2140mil) on Top Layer And Track (3715mil,2125mil)(3715mil,2255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-1(3750mil,2140mil) on Top Layer And Track (3735mil,2105mil)(3765mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-1(3750mil,2140mil) on Top Layer And Track (3785mil,2125mil)(3785mil,2255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-2(3750mil,2240mil) on Top Layer And Track (3715mil,2125mil)(3715mil,2255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-2(3750mil,2240mil) on Top Layer And Track (3735mil,2275mil)(3750mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-2(3750mil,2240mil) on Top Layer And Track (3750mil,2275mil)(3765mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.995mil < 10mil) Between Pad C6-2(3750mil,2240mil) on Top Layer And Track (3785mil,2125mil)(3785mil,2255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(3155mil,2875mil) on Multi-Layer And Text "C8" (3066mil,2864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3105mil,2350mil) on Multi-Layer And Text "C15" (3066mil,2284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3205mil,2350mil) on Multi-Layer And Text "C15" (3066mil,2284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(3145mil,3094.843mil) on Top Layer And Text "C7" (3066mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-1(2940mil,4225mil) on Top Layer And Text "C2" (2891mil,4169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad DIO1-1(2940mil,4225mil) on Top Layer And Track (2885mil,4170mil)(2885mil,4280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-1(2940mil,4225mil) on Top Layer And Track (2885mil,4170mil)(2967.756mil,4170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-1(2940mil,4225mil) on Top Layer And Track (2885mil,4280mil)(2967.756mil,4280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(3100mil,4225mil) on Top Layer And Text "R4" (3114mil,4142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-2(3100mil,4225mil) on Top Layer And Track (3062.244mil,4170mil)(3140mil,4170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-2(3100mil,4225mil) on Top Layer And Track (3062.244mil,4280mil)(3140mil,4280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(3100mil,4225mil) on Top Layer And Track (3140mil,4170mil)(3150mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(3100mil,4225mil) on Top Layer And Track (3140mil,4280mil)(3150mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad DIO1-2(3100mil,4225mil) on Top Layer And Track (3150mil,4180mil)(3150mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-10(3870mil,3295mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-11(4170mil,3295mil) on Multi-Layer And Track (4220mil,3245mil)(4220mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-14(4170mil,3595mil) on Multi-Layer And Track (4220mil,3245mil)(4220mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-15(4170mil,3695mil) on Multi-Layer And Track (4220mil,3245mil)(4220mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-16(4170mil,3795mil) on Multi-Layer And Track (4220mil,3245mil)(4220mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-17(4170mil,3895mil) on Multi-Layer And Track (4220mil,3245mil)(4220mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-18(4170mil,3995mil) on Multi-Layer And Track (4220mil,3245mil)(4220mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-19(4170mil,4095mil) on Multi-Layer And Track (4220mil,3245mil)(4220mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-2(3870mil,4095mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-20(4170mil,4195mil) on Multi-Layer And Track (4220mil,3245mil)(4220mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-3(3870mil,3995mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-4(3870mil,3895mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-5(3870mil,3795mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-6(3870mil,3695mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-7(3870mil,3595mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-8(3870mil,3495mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-9(3870mil,3395mil) on Multi-Layer And Track (3820mil,3245mil)(3820mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC2-1(3330mil,2820mil) on Multi-Layer And Track (3280mil,2070mil)(3280mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-10(3630mil,2220mil) on Multi-Layer And Track (3680mil,2070mil)(3680mil,2869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-11(3630mil,2320mil) on Multi-Layer And Track (3680mil,2070mil)(3680mil,2869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-12(3630mil,2420mil) on Multi-Layer And Track (3680mil,2070mil)(3680mil,2869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.769mil < 10mil) Between Pad IC2-15(3630mil,2720mil) on Multi-Layer And Text "JP1" (3686mil,2718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-15(3630mil,2720mil) on Multi-Layer And Track (3680mil,2070mil)(3680mil,2869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-2(3330mil,2720mil) on Multi-Layer And Track (3280mil,2070mil)(3280mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-3(3330mil,2620mil) on Multi-Layer And Track (3280mil,2070mil)(3280mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-5(3330mil,2420mil) on Multi-Layer And Track (3280mil,2070mil)(3280mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-6(3330mil,2320mil) on Multi-Layer And Track (3280mil,2070mil)(3280mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-7(3330mil,2220mil) on Multi-Layer And Track (3280mil,2070mil)(3280mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-9(3630mil,2120mil) on Multi-Layer And Text "R17" (3532mil,2080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-9(3630mil,2120mil) on Multi-Layer And Track (3680mil,2070mil)(3680mil,2869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-10(4385mil,3265mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-11(4385mil,3165mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-12(4385mil,3065mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-13(4385mil,2965mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-14(4385mil,2865mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-15(4385mil,2765mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-16(4385mil,2665mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-17(4385mil,2565mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-19(4385mil,2365mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-2(4385mil,4065mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-20(4385mil,2265mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-21(4985mil,2265mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-22(4985mil,2365mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-23(4985mil,2465mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-24(4985mil,2565mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-25(4985mil,2665mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-26(4985mil,2765mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-29(4985mil,3065mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-3(4385mil,3965mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-32(4985mil,3365mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-33(4985mil,3465mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-34(4985mil,3565mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-36(4985mil,3765mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-37(4985mil,3865mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-38(4985mil,3965mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-39(4985mil,4065mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-4(4385mil,3865mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-40(4985mil,4165mil) on Multi-Layer And Track (5035mil,2215mil)(5035mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-7(4385mil,3565mil) on Multi-Layer And Track (4335mil,2215mil)(4335mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-3(3429mil,4225mil) on Multi-Layer And Text "R10" (3288mil,4146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-3(3429mil,4225mil) on Multi-Layer And Text "R2" (3448mil,4146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-3(3429mil,4225mil) on Multi-Layer And Track (3180mil,4175mil)(3480mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-3(3429mil,4225mil) on Multi-Layer And Track (3180mil,4275mil)(3480mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC1-1(2810mil,4115mil) on Multi-Layer And Track (2805mil,3935mil)(2805mil,4265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-2(3825mil,2485mil) on Multi-Layer And Text "LED1" (3731mil,2397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(3145mil,3433.78mil) on Top Layer And Text "D1" (3075mil,3385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(3145mil,3433.78mil) on Top Layer And Track (3001.299mil,3408.189mil)(3105.63mil,3408.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(3145mil,3433.78mil) on Top Layer And Track (3184.37mil,3408.189mil)(3288.701mil,3408.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-2(3145mil,3670mil) on Top Layer And Track (3001.299mil,3695.591mil)(3105.63mil,3695.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-2(3145mil,3670mil) on Top Layer And Track (3184.37mil,3695.591mil)(3288.701mil,3695.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(3840mil,2330mil) on Top Layer And Text "C5" (3810mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(3840mil,2330mil) on Top Layer And Text "C6" (3720mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3840mil,2330mil) on Top Layer And Track (3750mil,2295mil)(3840mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(3840mil,2330mil) on Top Layer And Track (3750mil,2365mil)(3840mil,2365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3840mil,2330mil) on Top Layer And Track (3840mil,2295mil)(3840mil,2300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(3840mil,2330mil) on Top Layer And Track (3840mil,2360mil)(3840mil,2365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(3840mil,2735mil) on Top Layer And Text "JP1" (3686mil,2718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3840mil,2735mil) on Top Layer And Track (3750mil,2700mil)(3840mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3840mil,2735mil) on Top Layer And Track (3750mil,2770mil)(3840mil,2770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3840mil,2735mil) on Top Layer And Track (3840mil,2700mil)(3840mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3840mil,2735mil) on Top Layer And Track (3840mil,2765mil)(3840mil,2770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad LED2-1(3840mil,2735mil) on Top Layer And Track (3877mil,2705mil)(3877mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.758mil < 10mil) Between Pad LED2-1(3840mil,2735mil) on Top Layer And Track (3877mil,2705mil)(3944mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(3750mil,2735mil) on Top Layer And Text "JP1" (3686mil,2718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3750mil,2735mil) on Top Layer And Track (3750mil,2700mil)(3750mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3750mil,2735mil) on Top Layer And Track (3750mil,2700mil)(3840mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3750mil,2735mil) on Top Layer And Track (3750mil,2765mil)(3750mil,2770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3750mil,2735mil) on Top Layer And Track (3750mil,2770mil)(3840mil,2770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3304.998mil,4080mil) on Top Layer And Text "R3" (3288mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(3304.998mil,4080mil) on Top Layer And Track (3280mil,4046mil)(3280mil,4113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(3304.998mil,4080mil) on Top Layer And Track (3280mil,4046mil)(3420mil,4046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(3304.998mil,4080mil) on Top Layer And Track (3280mil,4113mil)(3420mil,4113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(3304.998mil,4080mil) on Top Layer And Track (3332.998mil,4055mil)(3366.998mil,4055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(3304.998mil,4080mil) on Top Layer And Track (3332.998mil,4105mil)(3366.998mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3394.998mil,4080mil) on Top Layer And Text "R3" (3288mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(3394.998mil,4080mil) on Top Layer And Track (3280mil,4046mil)(3420mil,4046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(3394.998mil,4080mil) on Top Layer And Track (3280mil,4113mil)(3420mil,4113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(3394.998mil,4080mil) on Top Layer And Track (3332.998mil,4055mil)(3366.998mil,4055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-2(3394.998mil,4080mil) on Top Layer And Track (3332.998mil,4105mil)(3366.998mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R10-2(3394.998mil,4080mil) on Top Layer And Track (3420mil,4046mil)(3420mil,4113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(3555mil,4159.998mil) on Top Layer And Text "R2" (3448mil,4146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(3555mil,4159.998mil) on Top Layer And Track (3522mil,4135mil)(3522mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(3555mil,4159.998mil) on Top Layer And Track (3522mil,4135mil)(3589mil,4135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(3555mil,4159.998mil) on Top Layer And Track (3530mil,4187.998mil)(3530mil,4221.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(3555mil,4159.998mil) on Top Layer And Track (3580mil,4187.998mil)(3580mil,4221.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(3555mil,4159.998mil) on Top Layer And Track (3589mil,4135mil)(3589mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(3925mil,2330.002mil) on Top Layer And Text "C5" (3810mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(3925mil,2330.002mil) on Top Layer And Track (3891mil,2215mil)(3891mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(3925mil,2330.002mil) on Top Layer And Track (3891mil,2355mil)(3958mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(3925mil,2330.002mil) on Top Layer And Track (3900mil,2268.002mil)(3900mil,2302.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(3925mil,2330.002mil) on Top Layer And Track (3950mil,2268.002mil)(3950mil,2302.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(3925mil,2330.002mil) on Top Layer And Track (3958mil,2215mil)(3958mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(3925mil,2240.002mil) on Top Layer And Track (3891mil,2215mil)(3891mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(3925mil,2240.002mil) on Top Layer And Track (3891mil,2215mil)(3958mil,2215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(3925mil,2240.002mil) on Top Layer And Track (3900mil,2268.002mil)(3900mil,2302.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(3925mil,2240.002mil) on Top Layer And Track (3950mil,2268.002mil)(3950mil,2302.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(3925mil,2240.002mil) on Top Layer And Track (3958mil,2215mil)(3958mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(3555mil,4249.998mil) on Top Layer And Track (3522mil,4135mil)(3522mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(3555mil,4249.998mil) on Top Layer And Track (3522mil,4275mil)(3589mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(3555mil,4249.998mil) on Top Layer And Track (3530mil,4187.998mil)(3530mil,4221.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(3555mil,4249.998mil) on Top Layer And Track (3580mil,4187.998mil)(3580mil,4221.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(3555mil,4249.998mil) on Top Layer And Track (3589mil,4135mil)(3589mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3910mil,2729.998mil) on Top Layer And Track (3877mil,2705mil)(3877mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(3910mil,2729.998mil) on Top Layer And Track (3877mil,2705mil)(3944mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3910mil,2729.998mil) on Top Layer And Track (3885mil,2757.998mil)(3885mil,2791.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3910mil,2729.998mil) on Top Layer And Track (3935mil,2757.998mil)(3935mil,2791.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(3910mil,2729.998mil) on Top Layer And Track (3944mil,2705mil)(3944mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(2810.002mil,1770mil) on Top Layer And Track (2695mil,1737mil)(2835mil,1737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(2810.002mil,1770mil) on Top Layer And Track (2695mil,1804mil)(2835mil,1804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(2810.002mil,1770mil) on Top Layer And Track (2748.002mil,1745mil)(2782.002mil,1745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(2810.002mil,1770mil) on Top Layer And Track (2748.002mil,1795mil)(2782.002mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(2810.002mil,1770mil) on Top Layer And Track (2835mil,1737mil)(2835mil,1804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R14-2(2555.002mil,1770mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(2555.002mil,1770mil) on Top Layer And Track (2530mil,1737mil)(2530mil,1804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(2555.002mil,1770mil) on Top Layer And Track (2530mil,1737mil)(2670mil,1737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(2555.002mil,1770mil) on Top Layer And Track (2530mil,1804mil)(2670mil,1804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(2555.002mil,1770mil) on Top Layer And Track (2583.002mil,1745mil)(2617.002mil,1745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(2555.002mil,1770mil) on Top Layer And Track (2583.002mil,1795mil)(2617.002mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.333mil < 10mil) Between Pad R18-1(2810mil,1924.998mil) on Top Layer And Text "R13" (2702mil,1836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2810mil,1924.998mil) on Top Layer And Text "R16" (2702mil,1916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(2810mil,1924.998mil) on Top Layer And Track (2777mil,1900mil)(2777mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(2810mil,1924.998mil) on Top Layer And Track (2777mil,1900mil)(2844mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(2810mil,1924.998mil) on Top Layer And Track (2785mil,1952.998mil)(2785mil,1986.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(2810mil,1924.998mil) on Top Layer And Track (2835mil,1952.998mil)(2835mil,1986.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(2810mil,1924.998mil) on Top Layer And Track (2844mil,1900mil)(2844mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(2810mil,2014.998mil) on Top Layer And Track (2777mil,1900mil)(2777mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(2810mil,2014.998mil) on Top Layer And Track (2785mil,1952.998mil)(2785mil,1986.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(2810mil,2014.998mil) on Top Layer And Track (2835mil,1952.998mil)(2835mil,1986.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(2650mil,2014.998mil) on Top Layer And Track (2617mil,1900mil)(2617mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(2650mil,2014.998mil) on Top Layer And Track (2617mil,2040mil)(2684mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(2650mil,2014.998mil) on Top Layer And Track (2625mil,1952.998mil)(2625mil,1986.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(2650mil,2014.998mil) on Top Layer And Track (2675mil,1952.998mil)(2675mil,1986.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(2650mil,2014.998mil) on Top Layer And Track (2684mil,1900mil)(2684mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(3464.998mil,4080mil) on Top Layer And Text "R5" (3448mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(3464.998mil,4080mil) on Top Layer And Track (3440mil,4046mil)(3440mil,4113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(3464.998mil,4080mil) on Top Layer And Track (3440mil,4046mil)(3580mil,4046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(3464.998mil,4080mil) on Top Layer And Track (3440mil,4113mil)(3580mil,4113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(3464.998mil,4080mil) on Top Layer And Track (3492.998mil,4055mil)(3526.998mil,4055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(3464.998mil,4080mil) on Top Layer And Track (3492.998mil,4105mil)(3526.998mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(4010mil,2979.998mil) on Top Layer And Text "SW1" (3978mil,2948mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(4010mil,2979.998mil) on Top Layer And Track (3977mil,2955mil)(3977mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(4010mil,2979.998mil) on Top Layer And Track (3977mil,2955mil)(4044mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(4010mil,2979.998mil) on Top Layer And Track (3985mil,3007.998mil)(3985mil,3041.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(4010mil,2979.998mil) on Top Layer And Track (4035mil,3007.998mil)(4035mil,3041.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(4010mil,2979.998mil) on Top Layer And Track (4044mil,2955mil)(4044mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(4010mil,3069.998mil) on Top Layer And Track (3977mil,2955mil)(3977mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(4010mil,3069.998mil) on Top Layer And Track (3977mil,3095mil)(4044mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(4010mil,3069.998mil) on Top Layer And Track (3985mil,3007.998mil)(3985mil,3041.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(4010mil,3069.998mil) on Top Layer And Track (4035mil,3007.998mil)(4035mil,3041.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(4010mil,3069.998mil) on Top Layer And Track (4044mil,2955mil)(4044mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(3554.998mil,4080mil) on Top Layer And Text "R5" (3448mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(3554.998mil,4080mil) on Top Layer And Track (3440mil,4046mil)(3580mil,4046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(3554.998mil,4080mil) on Top Layer And Track (3440mil,4113mil)(3580mil,4113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(3554.998mil,4080mil) on Top Layer And Track (3492.998mil,4055mil)(3526.998mil,4055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(3554.998mil,4080mil) on Top Layer And Track (3492.998mil,4105mil)(3526.998mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(3554.998mil,4080mil) on Top Layer And Track (3580mil,4046mil)(3580mil,4113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(2915mil,2015mil) on Top Layer And Text "U4" (2893mil,1993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(2915mil,2015mil) on Top Layer And Track (2889.998mil,1982mil)(2889.998mil,2049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(2915mil,2015mil) on Top Layer And Track (2889.998mil,1982mil)(3029.998mil,1982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(2915mil,2015mil) on Top Layer And Track (2889.998mil,2049mil)(3029.998mil,2049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(2915mil,2015mil) on Top Layer And Track (2943mil,1990mil)(2977mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(2915mil,2015mil) on Top Layer And Track (2943mil,2040mil)(2977mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.334mil < 10mil) Between Pad R23-1(2565mil,1925mil) on Top Layer And Text "R14" (2538mil,1836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.334mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(2565mil,1925mil) on Top Layer And Text "R15" (2538mil,1916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-1(2565mil,1925mil) on Top Layer And Track (2532mil,1900.002mil)(2532mil,2040.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R23-1(2565mil,1925mil) on Top Layer And Track (2532mil,1900.002mil)(2599mil,1900.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(2565mil,1925mil) on Top Layer And Track (2540mil,1953mil)(2540mil,1987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(2565mil,1925mil) on Top Layer And Track (2590mil,1953mil)(2590mil,1987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-1(2565mil,1925mil) on Top Layer And Track (2599mil,1900.002mil)(2599mil,2040.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(2565mil,2015mil) on Top Layer And Track (2532mil,1900.002mil)(2532mil,2040.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R23-2(2565mil,2015mil) on Top Layer And Track (2532mil,2040.002mil)(2599mil,2040.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(2565mil,2015mil) on Top Layer And Track (2540mil,1953mil)(2540mil,1987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(2565mil,2015mil) on Top Layer And Track (2590mil,1953mil)(2590mil,1987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(2565mil,2015mil) on Top Layer And Track (2599mil,1900.002mil)(2599mil,2040.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-2(3164.998mil,2015mil) on Top Layer And Track (3050mil,1981mil)(3190mil,1981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-2(3164.998mil,2015mil) on Top Layer And Track (3050mil,2048mil)(3190mil,2048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-2(3164.998mil,2015mil) on Top Layer And Track (3102.998mil,1990mil)(3136.998mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-2(3164.998mil,2015mil) on Top Layer And Track (3102.998mil,2040mil)(3136.998mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R24-2(3164.998mil,2015mil) on Top Layer And Track (3190mil,1981mil)(3190mil,2048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(3234.998mil,2015mil) on Top Layer And Text "JP3" (3216mil,1998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R25-1(3234.998mil,2015mil) on Top Layer And Track (3210mil,1981mil)(3210mil,2048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-1(3234.998mil,2015mil) on Top Layer And Track (3210mil,1981mil)(3350mil,1981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-1(3234.998mil,2015mil) on Top Layer And Track (3210mil,2048mil)(3350mil,2048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-1(3234.998mil,2015mil) on Top Layer And Track (3262.998mil,1990mil)(3296.998mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-1(3234.998mil,2015mil) on Top Layer And Track (3262.998mil,2040mil)(3296.998mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(3394.998mil,2015mil) on Top Layer And Text "JP3" (3216mil,1998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R26-1(3394.998mil,2015mil) on Top Layer And Track (3370mil,1981mil)(3370mil,2048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-1(3394.998mil,2015mil) on Top Layer And Track (3370mil,1981mil)(3510mil,1981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-1(3394.998mil,2015mil) on Top Layer And Track (3370mil,2048mil)(3510mil,2048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-1(3394.998mil,2015mil) on Top Layer And Track (3422.998mil,1990mil)(3456.998mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-1(3394.998mil,2015mil) on Top Layer And Track (3422.998mil,2040mil)(3456.998mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-2(3484.998mil,2015mil) on Top Layer And Track (3370mil,1981mil)(3510mil,1981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-2(3484.998mil,2015mil) on Top Layer And Track (3370mil,2048mil)(3510mil,2048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(3484.998mil,2015mil) on Top Layer And Track (3422.998mil,1990mil)(3456.998mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(3484.998mil,2015mil) on Top Layer And Track (3422.998mil,2040mil)(3456.998mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R26-2(3484.998mil,2015mil) on Top Layer And Track (3510mil,1981mil)(3510mil,2048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(3394.998mil,3995mil) on Top Layer And Text "U2" (3372mil,3965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(3394.998mil,3995mil) on Top Layer And Track (3280mil,3961mil)(3420mil,3961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(3394.998mil,3995mil) on Top Layer And Track (3280mil,4028mil)(3420mil,4028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(3394.998mil,3995mil) on Top Layer And Track (3332.998mil,3970mil)(3366.998mil,3970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(3394.998mil,3995mil) on Top Layer And Track (3332.998mil,4020mil)(3366.998mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(3394.998mil,3995mil) on Top Layer And Track (3420mil,3961mil)(3420mil,4028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(3140mil,3994.998mil) on Top Layer And Track (3107mil,3970mil)(3107mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(3140mil,3994.998mil) on Top Layer And Track (3107mil,3970mil)(3174mil,3970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3140mil,3994.998mil) on Top Layer And Track (3115mil,4022.998mil)(3115mil,4056.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3140mil,3994.998mil) on Top Layer And Track (3165mil,4022.998mil)(3165mil,4056.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(3140mil,3994.998mil) on Top Layer And Track (3174mil,3970mil)(3174mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(3140mil,4084.998mil) on Top Layer And Track (3107mil,3970mil)(3107mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(3140mil,4084.998mil) on Top Layer And Track (3107mil,4110mil)(3174mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(3140mil,4084.998mil) on Top Layer And Track (3115mil,4022.998mil)(3115mil,4056.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(3140mil,4084.998mil) on Top Layer And Track (3165mil,4022.998mil)(3165mil,4056.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(3140mil,4084.998mil) on Top Layer And Track (3174mil,3970mil)(3174mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(3464.998mil,3995mil) on Top Layer And Text "U2" (3372mil,3965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(3464.998mil,3995mil) on Top Layer And Track (3440mil,3961mil)(3440mil,4028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(3464.998mil,3995mil) on Top Layer And Track (3440mil,3961mil)(3580mil,3961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(3464.998mil,3995mil) on Top Layer And Track (3440mil,4028mil)(3580mil,4028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3464.998mil,3995mil) on Top Layer And Track (3492.998mil,3970mil)(3526.998mil,3970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3464.998mil,3995mil) on Top Layer And Track (3492.998mil,4020mil)(3526.998mil,4020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(3204.998mil,3780mil) on Top Layer And Track (3180mil,3746mil)(3180mil,3813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(3204.998mil,3780mil) on Top Layer And Track (3180mil,3746mil)(3320mil,3746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(3204.998mil,3780mil) on Top Layer And Track (3180mil,3813mil)(3320mil,3813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3204.998mil,3780mil) on Top Layer And Track (3232.998mil,3755mil)(3266.998mil,3755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3204.998mil,3780mil) on Top Layer And Track (3232.998mil,3805mil)(3266.998mil,3805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(3294.998mil,3780mil) on Top Layer And Track (3180mil,3746mil)(3320mil,3746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(3294.998mil,3780mil) on Top Layer And Track (3180mil,3813mil)(3320mil,3813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(3294.998mil,3780mil) on Top Layer And Track (3232.998mil,3755mil)(3266.998mil,3755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(3294.998mil,3780mil) on Top Layer And Track (3232.998mil,3805mil)(3266.998mil,3805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(3294.998mil,3780mil) on Top Layer And Track (3320mil,3746mil)(3320mil,3813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3204.998mil,3875mil) on Top Layer And Text "R6" (3188mil,3846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(3204.998mil,3875mil) on Top Layer And Track (3180mil,3841mil)(3180mil,3908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(3204.998mil,3875mil) on Top Layer And Track (3180mil,3841mil)(3320mil,3841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(3204.998mil,3875mil) on Top Layer And Track (3180mil,3908mil)(3320mil,3908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(3204.998mil,3875mil) on Top Layer And Track (3232.998mil,3850mil)(3266.998mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(3204.998mil,3875mil) on Top Layer And Track (3232.998mil,3900mil)(3266.998mil,3900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(3294.998mil,3875mil) on Top Layer And Text "R6" (3188mil,3846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(3294.998mil,3875mil) on Top Layer And Track (3180mil,3841mil)(3320mil,3841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(3294.998mil,3875mil) on Top Layer And Track (3180mil,3908mil)(3320mil,3908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(3294.998mil,3875mil) on Top Layer And Track (3232.998mil,3850mil)(3266.998mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(3294.998mil,3875mil) on Top Layer And Track (3232.998mil,3900mil)(3266.998mil,3900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(3294.998mil,3875mil) on Top Layer And Track (3320mil,3841mil)(3320mil,3908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3230mil,3995.002mil) on Top Layer And Text "R8" (3188mil,3940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(3230mil,3995.002mil) on Top Layer And Track (3196mil,3970mil)(3196mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(3230mil,3995.002mil) on Top Layer And Track (3196mil,3970mil)(3263mil,3970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3230mil,3995.002mil) on Top Layer And Track (3205mil,4023.002mil)(3205mil,4057.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3230mil,3995.002mil) on Top Layer And Track (3255mil,4023.002mil)(3255mil,4057.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(3230mil,3995.002mil) on Top Layer And Track (3263mil,3970mil)(3263mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad RN1-1(5120mil,4165mil) on Multi-Layer And Track (5065mil,3310mil)(5065mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad RN1-1(5120mil,4165mil) on Multi-Layer And Track (5065mil,4125mil)(5185mil,4125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-2(5120mil,4065mil) on Multi-Layer And Track (5065mil,3310mil)(5065mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-3(5120mil,3965mil) on Multi-Layer And Track (5065mil,3310mil)(5065mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-4(5120mil,3865mil) on Multi-Layer And Track (5065mil,3310mil)(5065mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-6(5120mil,3665mil) on Multi-Layer And Track (5065mil,3310mil)(5065mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-7(5120mil,3565mil) on Multi-Layer And Track (5065mil,3310mil)(5065mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-8(5120mil,3465mil) on Multi-Layer And Track (5065mil,3310mil)(5065mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-9(5120mil,3365mil) on Multi-Layer And Track (5065mil,3310mil)(5065mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(4010mil,2790mil) on Multi-Layer And Track (3985mil,2665mil)(3985mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-6(2465mil,3600mil) on Top Layer And Text "COM1" (2161mil,3388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U2-1(3415mil,3865mil) on Multi-Layer And Track (3365mil,3215mil)(3365mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-10(3715mil,3465mil) on Multi-Layer And Track (3765mil,3215mil)(3765mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-11(3715mil,3565mil) on Multi-Layer And Track (3765mil,3215mil)(3765mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-12(3715mil,3665mil) on Multi-Layer And Track (3765mil,3215mil)(3765mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-13(3715mil,3765mil) on Multi-Layer And Track (3765mil,3215mil)(3765mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-14(3715mil,3865mil) on Multi-Layer And Track (3765mil,3215mil)(3765mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-2(3415mil,3765mil) on Multi-Layer And Track (3365mil,3215mil)(3365mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-3(3415mil,3665mil) on Multi-Layer And Track (3365mil,3215mil)(3365mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-4(3415mil,3565mil) on Multi-Layer And Track (3365mil,3215mil)(3365mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-5(3415mil,3465mil) on Multi-Layer And Track (3365mil,3215mil)(3365mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-6(3415mil,3365mil) on Multi-Layer And Track (3365mil,3215mil)(3365mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-7(3415mil,3265mil) on Multi-Layer And Track (3365mil,3215mil)(3365mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-9(3715mil,3365mil) on Multi-Layer And Track (3765mil,3215mil)(3765mil,3915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
Rule Violations :360

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.679mil < 10mil) Between Arc (2985mil,4035mil) on Top Overlay And Text "+" (3018mil,4090mil) on Top Overlay Silk Text to Silk Clearance [6.679mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2985mil,4035mil) on Top Overlay And Text "C1" (2981mil,3954mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3070mil,3825mil) on Top Overlay And Text "L1" (3007mil,3743mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3155mil,2155mil) on Top Overlay And Text "R22" (2897mil,2082mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3155mil,2155mil) on Top Overlay And Text "R24" (3058mil,2080mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3155mil,2155mil) on Top Overlay And Text "R25" (3218mil,2080mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3155mil,2350mil) on Top Overlay And Text "C15" (3066mil,2284mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3155mil,2925mil) on Top Overlay And Text "5" (3061.85mil,2949.252mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3155mil,2925mil) on Top Overlay And Text "C8" (3066mil,2864mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3360mil,3020mil) on Top Overlay And Text "IC2" (3283mil,2904mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3625mil,4220mil) on Top Overlay And Text "R7" (3618mil,4200mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3625mil,4250mil) on Top Overlay And Text "R7" (3618mil,4200mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3825mil,2125mil) on Top Overlay And Text "VR2" (3755mil,2121mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3855mil,2125mil) on Top Overlay And Text "VR2" (3755mil,2121mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4005mil,2470mil) on Top Overlay And Text "C13" (3990mil,2395mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.593mil < 10mil) Between Arc (4005mil,2470mil) on Top Overlay And Text "R11" (3898mil,2388mil) on Top Overlay Silk Text to Silk Clearance [0.593mil]
   Violation between Silk To Silk Clearance Constraint: (1.519mil < 10mil) Between Arc (4110.828mil,2790mil) on Top Overlay And Text "C12" (3990mil,2655mil) on Top Overlay Silk Text to Silk Clearance [1.519mil]
   Violation between Silk To Silk Clearance Constraint: (2.714mil < 10mil) Between Arc (4110.828mil,2790mil) on Top Overlay And Text "Y1" (4089mil,2656mil) on Top Overlay Silk Text to Silk Clearance [2.714mil]
   Violation between Silk To Silk Clearance Constraint: (5.125mil < 10mil) Between Arc (4160mil,3025mil) on Top Overlay And Text "R21" (3984mil,3128mil) on Top Overlay Silk Text to Silk Clearance [5.125mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4160mil,3025mil) on Top Overlay And Text "SW1" (3978mil,2948mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "R14" (2538mil,1836mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "R4" (3114mil,4142mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (3271mil,3149mil) on Top Overlay And Track (3365mil,3215mil)(3765mil,3215mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Text "C6" (3720mil,2310mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.519mil < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Track (3725mil,2385mil)(3965mil,2385mil) on Top Overlay Silk Text to Silk Clearance [6.519mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Track (3750mil,2295mil)(3840mil,2295mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Track (3750mil,2365mil)(3840mil,2365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3mil < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Track (3840mil,2295mil)(3840mil,2300mil) on Top Overlay Silk Text to Silk Clearance [3mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Track (3840mil,2360mil)(3840mil,2365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Track (3891mil,2215mil)(3891mil,2355mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Track (3891mil,2355mil)(3958mil,2355mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.998mil < 10mil) Between Text "C5" (3810mil,2310mil) on Top Overlay And Track (3900mil,2268.002mil)(3900mil,2302.002mil) on Top Overlay Silk Text to Silk Clearance [0.998mil]
   Violation between Silk To Silk Clearance Constraint: (7.329mil < 10mil) Between Text "C6" (3720mil,2310mil) on Top Overlay And Track (3725mil,2385mil)(3725mil,2685mil) on Top Overlay Silk Text to Silk Clearance [7.329mil]
   Violation between Silk To Silk Clearance Constraint: (6.519mil < 10mil) Between Text "C6" (3720mil,2310mil) on Top Overlay And Track (3725mil,2385mil)(3965mil,2385mil) on Top Overlay Silk Text to Silk Clearance [6.519mil]
   Violation between Silk To Silk Clearance Constraint: (3mil < 10mil) Between Text "C6" (3720mil,2310mil) on Top Overlay And Track (3750mil,2295mil)(3750mil,2300mil) on Top Overlay Silk Text to Silk Clearance [3mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "C6" (3720mil,2310mil) on Top Overlay And Track (3750mil,2295mil)(3840mil,2295mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (3720mil,2310mil) on Top Overlay And Track (3750mil,2360mil)(3750mil,2365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (3720mil,2310mil) on Top Overlay And Track (3750mil,2365mil)(3840mil,2365mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (3066mil,3054mil) on Top Overlay And Track (3070.079mil,3040mil)(3070.079mil,3350mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4mil < 10mil) Between Text "C7" (3066mil,3054mil) on Top Overlay And Track (3070.079mil,3040mil)(3219.921mil,3040mil) on Top Overlay Silk Text to Silk Clearance [4mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (3066mil,2479mil) on Top Overlay And Track (3057.913mil,2506.339mil)(3057.913mil,2506.339mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (3066mil,2479mil) on Top Overlay And Track (3057.913mil,2506.339mil)(3077.598mil,2486.654mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (3066mil,2479mil) on Top Overlay And Track (3057.913mil,2506.339mil)(3077.598mil,2526.024mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (3066mil,2479mil) on Top Overlay And Track (3077.598mil,2486.654mil)(3077.598mil,2526.024mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.019mil < 10mil) Between Text "R12" (3884mil,2878mil) on Top Overlay And Text "SW1" (3978mil,2948mil) on Top Overlay Silk Text to Silk Clearance [0.019mil]
   Violation between Silk To Silk Clearance Constraint: (4.048mil < 10mil) Between Text "R13" (2702mil,1836mil) on Top Overlay And Text "R14" (2538mil,1836mil) on Top Overlay Silk Text to Silk Clearance [4.048mil]
   Violation between Silk To Silk Clearance Constraint: (0.5mil < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2530mil,1816mil)(2530mil,1883mil) on Top Overlay Silk Text to Silk Clearance [0.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2530mil,1883mil)(2670mil,1883mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2532mil,1900.002mil)(2532mil,2040.002mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2532mil,1900.002mil)(2599mil,1900.002mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4mil < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2582.998mil,1825mil)(2616.998mil,1825mil) on Top Overlay Silk Text to Silk Clearance [4mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2582.998mil,1875mil)(2616.998mil,1875mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.691mil < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2599mil,1900.002mil)(2599mil,2040.002mil) on Top Overlay Silk Text to Silk Clearance [1.691mil]
   Violation between Silk To Silk Clearance Constraint: (2.377mil < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2617mil,1900mil)(2617mil,2040mil) on Top Overlay Silk Text to Silk Clearance [2.377mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2617mil,1900mil)(2684mil,1900mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2670mil,1816mil)(2670mil,1883mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2684mil,1900mil)(2684mil,2040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2695mil,1816mil)(2695mil,1883mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.545mil < 10mil) Between Text "R14" (2538mil,1836mil) on Top Overlay And Track (2695mil,1883mil)(2835mil,1883mil) on Top Overlay Silk Text to Silk Clearance [9.545mil]
   Violation between Silk To Silk Clearance Constraint: (4.048mil < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Text "R16" (2702mil,1916mil) on Top Overlay Silk Text to Silk Clearance [4.048mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2532mil,1900.002mil)(2532mil,2040.002mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.498mil < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2532mil,1900.002mil)(2599mil,1900.002mil) on Top Overlay Silk Text to Silk Clearance [8.498mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2540mil,1953mil)(2540mil,1987mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.981mil < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2590mil,1953mil)(2590mil,1987mil) on Top Overlay Silk Text to Silk Clearance [0.981mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2599mil,1900.002mil)(2599mil,2040.002mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2617mil,1900mil)(2617mil,2040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2617mil,1900mil)(2684mil,1900mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2675mil,1952.998mil)(2675mil,1986.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2684mil,1900mil)(2684mil,2040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.548mil < 10mil) Between Text "R15" (2538mil,1916mil) on Top Overlay And Track (2697mil,1900mil)(2697mil,2040mil) on Top Overlay Silk Text to Silk Clearance [1.548mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2697mil,1900mil)(2697mil,2040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2697mil,1900mil)(2764mil,1900mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2705mil,1952.998mil)(2705mil,1986.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2755mil,1952.998mil)(2755mil,1986.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2764mil,1900mil)(2764mil,2040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2777mil,1900mil)(2777mil,2040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2777mil,1900mil)(2844mil,1900mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (6.023mil < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2785mil,1952.998mil)(2785mil,1986.998mil) on Top Overlay Silk Text to Silk Clearance [6.023mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2835mil,1952.998mil)(2835mil,1986.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (2702mil,1916mil) on Top Overlay And Track (2844mil,1900mil)(2844mil,2040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R17" (3532mil,2080mil) on Top Overlay And Text "R26" (3378mil,2080mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.5mil < 10mil) Between Text "R17" (3532mil,2080mil) on Top Overlay And Track (3280mil,2070mil)(3680mil,2070mil) on Top Overlay Silk Text to Silk Clearance [1.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R17" (3532mil,2080mil) on Top Overlay And Track (3680mil,2070mil)(3680mil,2869mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (2784mil,2072mil) on Top Overlay And Text "R19" (2704mil,2072mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (2784mil,2072mil) on Top Overlay And Text "R20" (2624mil,2072mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (2784mil,2072mil) on Top Overlay And Track (2392.559mil,2092.953mil)(3042.165mil,2092.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (2704mil,2072mil) on Top Overlay And Text "R20" (2624mil,2072mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (2704mil,2072mil) on Top Overlay And Track (2392.559mil,2092.953mil)(3042.165mil,2092.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3448mil,4146mil) on Top Overlay And Track (3180mil,4175mil)(3480mil,4175mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3448mil,4146mil) on Top Overlay And Track (3480mil,4175mil)(3480mil,4275mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3448mil,4146mil) on Top Overlay And Track (3522mil,4135mil)(3522mil,4275mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.5mil < 10mil) Between Text "R2" (3448mil,4146mil) on Top Overlay And Track (3522mil,4135mil)(3589mil,4135mil) on Top Overlay Silk Text to Silk Clearance [3.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3448mil,4146mil) on Top Overlay And Track (3530mil,4187.998mil)(3530mil,4221.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (2624mil,2072mil) on Top Overlay And Track (2392.559mil,2092.953mil)(3042.165mil,2092.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R25" (3218mil,2080mil) on Top Overlay And Text "R26" (3378mil,2080mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.5mil < 10mil) Between Text "R26" (3378mil,2080mil) on Top Overlay And Track (3280mil,2070mil)(3680mil,2070mil) on Top Overlay Silk Text to Silk Clearance [1.5mil]
   Violation between Silk To Silk Clearance Constraint: (0.5mil < 10mil) Between Text "R3" (3288mil,4060mil) on Top Overlay And Track (3280mil,4046mil)(3280mil,4113mil) on Top Overlay Silk Text to Silk Clearance [0.5mil]
   Violation between Silk To Silk Clearance Constraint: (6.5mil < 10mil) Between Text "R3" (3288mil,4060mil) on Top Overlay And Track (3280mil,4046mil)(3420mil,4046mil) on Top Overlay Silk Text to Silk Clearance [6.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (3288mil,4060mil) on Top Overlay And Track (3280mil,4113mil)(3420mil,4113mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (3288mil,4060mil) on Top Overlay And Track (3332.998mil,4055mil)(3366.998mil,4055mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (3288mil,4060mil) on Top Overlay And Track (3332.998mil,4105mil)(3366.998mil,4105mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3114mil,4142mil) on Top Overlay And Track (3062.244mil,4170mil)(3140mil,4170mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3114mil,4142mil) on Top Overlay And Track (3140mil,4170mil)(3150mil,4180mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3114mil,4142mil) on Top Overlay And Track (3150mil,4180mil)(3150mil,4270mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3114mil,4142mil) on Top Overlay And Track (3180mil,4175mil)(3180mil,4275mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3114mil,4142mil) on Top Overlay And Track (3180mil,4175mil)(3480mil,4175mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.5mil < 10mil) Between Text "R5" (3448mil,4060mil) on Top Overlay And Track (3440mil,4046mil)(3440mil,4113mil) on Top Overlay Silk Text to Silk Clearance [0.5mil]
   Violation between Silk To Silk Clearance Constraint: (6.5mil < 10mil) Between Text "R5" (3448mil,4060mil) on Top Overlay And Track (3440mil,4046mil)(3580mil,4046mil) on Top Overlay Silk Text to Silk Clearance [6.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (3448mil,4060mil) on Top Overlay And Track (3440mil,4113mil)(3580mil,4113mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (3448mil,4060mil) on Top Overlay And Track (3492.998mil,4055mil)(3526.998mil,4055mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (3448mil,4060mil) on Top Overlay And Track (3492.998mil,4105mil)(3526.998mil,4105mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.519mil < 10mil) Between Text "R5" (3448mil,4060mil) on Top Overlay And Track (3522mil,4135mil)(3522mil,4275mil) on Top Overlay Silk Text to Silk Clearance [7.519mil]
   Violation between Silk To Silk Clearance Constraint: (7.519mil < 10mil) Between Text "R5" (3448mil,4060mil) on Top Overlay And Track (3522mil,4135mil)(3589mil,4135mil) on Top Overlay Silk Text to Silk Clearance [7.519mil]
   Violation between Silk To Silk Clearance Constraint: (0.5mil < 10mil) Between Text "R6" (3188mil,3846mil) on Top Overlay And Track (3180mil,3841mil)(3180mil,3908mil) on Top Overlay Silk Text to Silk Clearance [0.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3188mil,3846mil) on Top Overlay And Track (3180mil,3841mil)(3320mil,3841mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3188mil,3846mil) on Top Overlay And Track (3180mil,3908mil)(3320mil,3908mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3188mil,3846mil) on Top Overlay And Track (3232.998mil,3850mil)(3266.998mil,3850mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3188mil,3846mil) on Top Overlay And Track (3232.998mil,3900mil)(3266.998mil,3900mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3mil < 10mil) Between Text "R7" (3618mil,4200mil) on Top Overlay And Track (3605mil,4220mil)(3605mil,4250mil) on Top Overlay Silk Text to Silk Clearance [3mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (3618mil,4200mil) on Top Overlay And Track (3625mil,4200mil)(3755mil,4200mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.019mil < 10mil) Between Text "R7" (3618mil,4200mil) on Top Overlay And Track (3625mil,4270mil)(3755mil,4270mil) on Top Overlay Silk Text to Silk Clearance [0.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (3978mil,2948mil) on Top Overlay And Track (3977mil,2955mil)(3977mil,3095mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (3978mil,2948mil) on Top Overlay And Track (3977mil,2955mil)(4044mil,2955mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (3978mil,2948mil) on Top Overlay And Track (3985mil,3007.998mil)(3985mil,3041.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (3978mil,2948mil) on Top Overlay And Track (4035mil,3007.998mil)(4035mil,3041.998mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (3978mil,2948mil) on Top Overlay And Track (4044mil,2955mil)(4044mil,3095mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3372mil,3965mil) on Top Overlay And Track (3280mil,3961mil)(3420mil,3961mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3372mil,3965mil) on Top Overlay And Track (3280mil,4028mil)(3420mil,4028mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.07mil < 10mil) Between Text "U2" (3372mil,3965mil) on Top Overlay And Track (3332.998mil,3970mil)(3366.998mil,3970mil) on Top Overlay Silk Text to Silk Clearance [0.07mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3372mil,3965mil) on Top Overlay And Track (3332.998mil,4020mil)(3366.998mil,4020mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.513mil < 10mil) Between Text "U2" (3372mil,3965mil) on Top Overlay And Track (3420mil,3961mil)(3420mil,4028mil) on Top Overlay Silk Text to Silk Clearance [0.513mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3372mil,3965mil) on Top Overlay And Track (3440mil,3961mil)(3440mil,4028mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3372mil,3965mil) on Top Overlay And Track (3440mil,3961mil)(3580mil,3961mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3372mil,3965mil) on Top Overlay And Track (3440mil,4028mil)(3580mil,4028mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U4" (2893mil,1993mil) on Top Overlay And Track (2889.998mil,1982mil)(2889.998mil,2049mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.5mil < 10mil) Between Text "U4" (2893mil,1993mil) on Top Overlay And Track (2889.998mil,1982mil)(3029.998mil,1982mil) on Top Overlay Silk Text to Silk Clearance [3.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U4" (2893mil,1993mil) on Top Overlay And Track (2889.998mil,2049mil)(3029.998mil,2049mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U4" (2893mil,1993mil) on Top Overlay And Track (2943mil,1990mil)(2977mil,1990mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U4" (2893mil,1993mil) on Top Overlay And Track (2943mil,2040mil)(2977mil,2040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (3494mil,3155mil) on Top Overlay And Track (3365mil,3215mil)(3765mil,3215mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :140

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02