Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov  9 15:15:53 2019
| Host         : DESKTOP-AAS46BS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov7675_test_wrapper_control_sets_placed.rpt
| Design       : ov7675_test_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |              22 |            8 |
| No           | Yes                   | No                     |              29 |           11 |
| Yes          | No                    | No                     |              33 |           18 |
| Yes          | No                    | Yes                    |              43 |           10 |
| Yes          | Yes                   | No                     |              55 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------------------+------------------------------------------------+------------------+----------------+
|              Clock Signal              |                       Enable Signal                      |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  ov7675_test_i/sccb_if_0/inst/scl_n    | ov7675_test_i/sccb_if_0/inst/FSM_onehot_state[6]_i_1_n_0 | rst_IBUF                                       |                2 |              6 |
|  ov7675_test_i/sccb_if_0/inst/scl_n    | ov7675_test_i/sccb_if_0/inst/rom_addr_2                  | rst_IBUF                                       |                3 |              8 |
|  ov7675_test_i/clk_wiz_0/inst/clk_out1 | ov7675_test_i/VGA_test_0/inst/vcnt_1                     | rst_IBUF                                       |                3 |              9 |
|  ov7675_test_i/clk_wiz_0/inst/clk_out1 | ov7675_test_i/VGA_test_0/inst/p_0_in                     | ov7675_test_i/VGA_test_0/inst/vga_r[3]_i_1_n_0 |                4 |             12 |
|  ov7675_test_i/clk_wiz_0/inst/clk_out1 |                                                          |                                                |                8 |             13 |
|  ov7675_test_i/sccb_if_0/inst/scl_n    |                                                          | rst_IBUF                                       |                6 |             14 |
|  pclk_IBUF_BUFG                        | ov7675_test_i/ov7675_ctrl_0/inst/p_1_in                  | vsync_IBUF                                     |                5 |             17 |
|  ov7675_test_i/clk_wiz_0/inst/clk_out1 | ov7675_test_i/VGA_test_0/inst/address[16]_i_2_n_0        | ov7675_test_i/VGA_test_0/inst/clear            |                5 |             17 |
|  ov7675_test_i/clk_wiz_0/inst/clk_out1 |                                                          | rst_IBUF                                       |                7 |             18 |
|  pclk_IBUF_BUFG                        |                                                          | vsync_IBUF                                     |                6 |             19 |
|  ov7675_test_i/sccb_if_0/inst/scl_n    | ov7675_test_i/sccb_if_0/inst/shift_reg[29]_i_1_n_0       | rst_IBUF                                       |                5 |             29 |
|  pclk_IBUF_BUFG                        | ov7675_test_i/ov7675_ctrl_0/inst/p_0_in                  |                                                |               18 |             33 |
+----------------------------------------+----------------------------------------------------------+------------------------------------------------+------------------+----------------+


