---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/scheduledaginstrs
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ScheduleDAGInstrs` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

A <a href="/docs/api/classes/llvm/scheduledag">ScheduleDAG</a> for scheduling lists of <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>. <a href="#details">More...</a>

## Declaration

<CodeBlock>class llvm::ScheduleDAGInstrs</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/ScheduleDAGInstrs.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/scheduledag">ScheduleDAG</a></>}>
</MembersIndexItem>

</MembersIndex>

## Derived Classes

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-postraschedulerlist-cpp-/schedulepostratdlist">SchedulePostRATDList</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/defaultvliwscheduler">DefaultVLIWScheduler</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/scheduledagmi">ScheduleDAGMI</a></>}>
<a href="/docs/api/classes/llvm/scheduledagmi">ScheduleDAGMI</a> is an implementation of <a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> that simply schedules machine instructions according to the given <a href="/docs/api/classes/llvm/machineschedstrategy">MachineSchedStrategy</a> without much extra book-keeping. <a href="/docs/api/classes/llvm/scheduledagmi/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/swingschedulerdag">SwingSchedulerDAG</a></>}>
This class builds the dependence graph for the instructions in a loop, and attempts to schedule the instructions using the SMS algorithm. <a href="/docs/api/classes/llvm/swingschedulerdag/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt; <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; &gt;</>}>
A list of SUnits, used in <a href="/docs/api/classes/scheduledaginstrs/value2susmap">Value2SUsMap</a>, during DAG construction. <a href="#a8e1e9d0b1c64c405c0e99288f9225bd5">More...</a>
</MembersIndexItem>

</MembersIndex>

## Protected Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a> = std::vector&lt; std::pair&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; &gt; &gt;</>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a8d1f67b9f6d31b169c0d4b1d2080b4e7">...</a> &#125;</>}>
The direction that should be used to dump the scheduled Sequence. <a href="#a8d1f67b9f6d31b169c0d4b1d2080b4e7">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (MachineFunction &amp;mf, const MachineLoopInfo &#42;mli, bool RemoveKillFlags=false)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Destructor Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () override=default</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (SUnit &#42;SuccSU, const SDep &amp;PredDep)</>}>
Add a DAG edge to the given SU with the given predecessor dependence data. <a href="#a86bfa4838cb7e42648615d27c94c8017">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</>}>
Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier. <a href="#ae8625c1e6c9bc82f2eaef39d3fff65a8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () const</>}>
Returns an iterator to the top of the current scheduling region. <a href="#ab50b64c518a7455daf3e0bc87aee5514">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (AAResults &#42;AA, RegPressureTracker &#42;RPTracker=nullptr, PressureDiffs &#42;PDiffs=nullptr, LiveIntervals &#42;LIS=nullptr, bool TrackLaneMasks=false)</>}>
Builds SUnits for the current region. <a href="#ab580983de4f7b69ebcca992be9cb3223">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (SUnit &#42;SuccSU, SUnit &#42;PredSU)</>}>
True if an edge can be added from PredSU to SuccSU without creating a cycle. <a href="#ac384df17605ecce542a6d2567c7f1ee0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af637149166f4dbc65315b9d6bd96e242">doMBBSchedRegionsTopDown</a> () const</>}>
If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB. <a href="#af637149166f4dbc65315b9d6bd96e242">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aea2d4ef1e00ee834ab155abd18a560e4">dump</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (const SUnit &amp;SU) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#a21805259f54dab47c2b3da009216996a">end</a> () const</>}>
Returns an iterator to the bottom of the current scheduling region. <a href="#a21805259f54dab47c2b3da009216996a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae8727d434d20639d563849891f5ca1e1">enterRegion</a> (MachineBasicBlock &#42;bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs)</>}>
Initialize the DAG and common scheduler state for a new scheduling region. <a href="#ae8727d434d20639d563849891f5ca1e1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</>}>
Called when the scheduler has finished scheduling the current region. <a href="#abc5a5c32ac78a99ee2633dbbeec20397">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</>}>
Allow targets to perform final scheduling actions at the level of the whole <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a>. <a href="#a7c30ee6cdef3f4784c192654dcb9bab0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a> ()</>}>
Cleans up after scheduling in the given block. <a href="#a1f9a4461e2c9ac06b97f55554f836d66">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (MachineBasicBlock &amp;MBB)</>}>
Fixes register kill flags that scheduling has made invalid. <a href="#a4dc06d4fb42d48a6ade1958f76334826">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="std::string"
  name={<><a href="#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () const override</>}>
Returns a label for the region of code covered by the DAG. <a href="#a23f7a6c4d1be0ca66f44eb4aa499075a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="std::string"
  name={<><a href="#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (const SUnit &#42;SU) const override</>}>
Returns a label for a DAG node that points to an instruction. <a href="#afbb37cc24abd3ed381b0fd496351bd17">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;</>}
  name={<><a href="#a4bf5573660c55924d68b517a0e9b4554">getSchedClass</a> (SUnit &#42;SU) const</>}>
Resolves and cache a resolved scheduling class for an <a href="/docs/api/classes/llvm/sunit">SUnit</a>. <a href="#a4bf5573660c55924d68b517a0e9b4554">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a> &#42;</>}
  name={<><a href="#a3f70979bd43329e7ad53ad796db8112f">getSchedModel</a> () const</>}>
Gets the machine model for instruction scheduling. <a href="#a3f70979bd43329e7ad53ad796db8112f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42;</>}
  name={<><a href="#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (MachineInstr &#42;MI) const</>}>
Returns an existing <a href="/docs/api/classes/llvm/sunit">SUnit</a> for this MI, or nullptr. <a href="#ab75cd37a7a0319d5a4c77189cca106ec">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa79589a56769cd108d08e21544be1420">IsReachable</a> (SUnit &#42;SU, SUnit &#42;TargetSU)</>}>
IsReachable - Checks if SU is reachable from TargetSU. <a href="#aa79589a56769cd108d08e21544be1420">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42;</>}
  name={<><a href="#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (MachineInstr &#42;MI)</>}>
Creates a new <a href="/docs/api/classes/llvm/sunit">SUnit</a> and return a ptr to it. <a href="#a6c497ec4b863f7d59aa3678740331c8e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac0cecc651db330128468e08794794f5c">schedule</a> ()=0</>}>
Orders nodes according to selected style. <a href="#ac0cecc651db330128468e08794794f5c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#afdb896a30eb0e9fc3143fe6c447570cb">setDumpDirection</a> (DumpDirection D)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2822215b7634783aece96ef695a72f1d">startBlock</a> (MachineBasicBlock &#42;BB)</>}>
Prepares to perform scheduling in the given block. <a href="#a2822215b7634783aece96ef695a72f1d">More...</a>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (Value2SUsMap &amp;map)</>}>
Adds barrier chain edges from all SUs in map, and then clear the map. <a href="#a2cfd9da0e5724aa91bf1767dc1e2515e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (SUnit &#42;SU, SUList &amp;SUs, unsigned Latency)</>}>
Adds dependencies as needed from all SUs in list to SU. <a href="#a48e69d6ef017966f2a55dbf4d1d0b193">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (SUnit &#42;SU, Value2SUsMap &amp;Val2SUsMap)</>}>
Adds dependencies as needed from all SUs in map, to SU. <a href="#afe11e438e3ecc0381047e0e01958fea0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (SUnit &#42;SU, Value2SUsMap &amp;Val2SUsMap, ValueType V)</>}>
Adds dependencies as needed to SU, from all SUs mapped to V. <a href="#a14962363da4c4a48ad6646cb05f49b77">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (SUnit &#42;SUa, SUnit &#42;SUb, unsigned Latency=0)</>}>
Adds a chain edge between SUa and SUb, but only if both <a href="/docs/api/classes/llvm/aaresults">AAResults</a> and <a href="/docs/api/classes/llvm/target">Target</a> fail to deny the dependency. <a href="#aee33e06ea8865a2fb2bf229325c07194">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (SUnit &#42;SU, unsigned OperIdx)</>}>
MO is an operand of SU&#39;s instruction that defines a physical register. <a href="#a56fbc3f460289602ce8a51538ebc1e26">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (SUnit &#42;SU, unsigned OperIdx)</>}>
Adds register dependencies (data, anti, and output) from this <a href="/docs/api/classes/llvm/sunit">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx. <a href="#a2e9425c046cf742bfbb9ebb96466d8e5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (SUnit &#42;SU, unsigned OperIdx)</>}>
Adds register output and data dependencies from this <a href="/docs/api/classes/llvm/sunit">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx. <a href="#a10acc9310a21d9a8191d3d84916bdffb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (SUnit &#42;SU, unsigned OperIdx)</>}>
Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a href="/docs/api/classes/llvm/sunit">SUnit</a>. <a href="#a0f958ee7dc9902af4093fe8fabbabd6e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (const MachineOperand &amp;MO)</>}>
Returns true if the def register in <code>MO</code> has no uses. <a href="#afb8c24d6929051d24b35af1ef0550e54">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/batchaaresults">BatchAAResults</a> &#42;</>}
  name={<><a href="#a954c0aedb37bd7682d2d586026c5c483">getAAForDep</a> () const</>}>
Returns a (possibly null) pointer to the current <a href="/docs/api/classes/llvm/batchaaresults">BatchAAResults</a>. <a href="#a954c0aedb37bd7682d2d586026c5c483">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (const MachineOperand &amp;MO) const</>}>
Returns a mask for which lanes get read/written by the given (register) machine operand. <a href="#a643ff7dd8c287dd58e75cbe79556e74c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</>}>
Creates an <a href="/docs/api/classes/llvm/sunit">SUnit</a> for each real instruction, numbered in top-down topological order. <a href="#a705a0975de8335b0b6bdbbae165e8f5c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (Value2SUsMap &amp;map)</>}>
Inserts a barrier chain in a huge region, far below current SU. <a href="#ac483efdc6c5ab7a20f776b77f986b6cf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (Value2SUsMap &amp;stores, Value2SUsMap &amp;loads, unsigned N)</>}>
Reduces maps in FIFO order, by N SUs. <a href="#a2e28b826aaa73d2dacf89ba8f8c775d1">More...</a>
</MembersIndexItem>

</MembersIndex>

## Protected Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<>std::optional&lt; <a href="/docs/api/classes/llvm/batchaaresults">BatchAAResults</a> &gt;</>}
  name={<><a href="#ae07229f0bfadc988528dbf976f65c0bb">AAForDep</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42;</>}
  name={<><a href="#a948f446009b83c0bca40324131e27868">BarrierChain</a> = nullptr</>}>
Remember a generic side-effecting instruction as we proceed. <a href="#a948f446009b83c0bca40324131e27868">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a254403f7804208ade3cb68086201cb7a">BB</a> = nullptr</>}>
The block in which to insert instructions. <a href="#a254403f7804208ade3cb68086201cb7a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = false</>}>
The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering. <a href="#a2ad332011e2040d133de24f33cf3f4cd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a></>}
  name={<><a href="#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></>}>
Tracks the last instruction(s) in this region defining each virtual register. <a href="#aae8addb45cc64764371ace084b48dc51">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a></>}
  name={<><a href="#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></>}>
Tracks the last instructions in this region using each virtual register. <a href="#a417ece2bf0f001181401c6c6b210194a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a></>}
  name={<><a href="#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></>}>
Remember instruction that precedes DBG&#95;VALUE. <a href="#a6837fb2c08f4c8c986a4689a37ca93cf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#a604a259f489e2cbeee4cf5b55015453f">RegUnit2SUnitsMap</a></>}
  name={<><a href="#aaa916ccdc8e2490104520c6d65861e90">Defs</a></>}>
Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions. <a href="#aaa916ccdc8e2490104520c6d65861e90">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a8d1f67b9f6d31b169c0d4b1d2080b4e7">DumpDirection</a></>}
  name={<><a href="#ab3c913205add9c73e6bfe3540749737e">DumpDir</a> = <a href="#a8d1f67b9f6d31b169c0d4b1d2080b4e7a79bebac6c64e00c788ab9aff723c504a">NotSet</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/liveregunits">LiveRegUnits</a></>}
  name={<><a href="#a00bf9ef6a0eb5cba9d3461711cbcc6a8">LiveRegs</a></>}>
Set of live physical registers for updating kill flags. <a href="#a00bf9ef6a0eb5cba9d3461711cbcc6a8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineframeinfo">MachineFrameInfo</a> &amp;</>}
  name={<><a href="#af2cd9b498508774a2da120d08b8d67cc">MFI</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/densemap">DenseMap</a>&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;, <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; &gt;</>}
  name={<><a href="#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></>}>
After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a href="/docs/api/classes/llvm/sunit">SUnit</a>. <a href="#a077eef2c61ca462db1800cc506092d38">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineloopinfo">MachineLoopInfo</a> &#42;</>}
  name={<><a href="#ad2b3e1939f6f39819ad55c714deefad6">MLI</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a> = 0</>}>
Instructions in this region (distance(RegionBegin, RegionEnd)). <a href="#af1c8be2ff5fd8eab8091e6ffa40ded8d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></>}>
The beginning of the range to be scheduled. <a href="#ae81ad8ece7681af658742f6d4e2fcfb1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></>}>
The end of the range to be scheduled. <a href="#a3f74b283acf0dfb537bc387e49344f04">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></>}>
True if the DAG builder should remove kill flags (in preparation for rescheduling). <a href="#adf7cb9b8e5dda7b42273e79048f1b8b3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a></>}
  name={<><a href="#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></>}>
<a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a> provides an interface to the machine model. <a href="#abb11b650b88a61630eba2a1b2eaa6fd0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledagtopologicalsort">ScheduleDAGTopologicalSort</a></>}
  name={<><a href="#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></>}>
Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries. <a href="#a8cd3eede9e2a32c7139cc5c7c481e08b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = false</>}>
Whether lane masks should get tracked. <a href="#a96bb77f51ee973b0613bf5083144fa69">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/undefvalue">UndefValue</a> &#42;</>}
  name={<><a href="#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></>}>
For an unanalyzable memory access, this <a href="/docs/api/classes/llvm/value">Value</a> is used in maps. <a href="#aad4b383d6bf0b66dd1a20a81505788fd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#a604a259f489e2cbeee4cf5b55015453f">RegUnit2SUnitsMap</a></>}
  name={<><a href="#abc7a356b097ebfec45c1f663a4e52575">Uses</a></>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

A <a href="/docs/api/classes/llvm/scheduledag">ScheduleDAG</a> for scheduling lists of <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>.

Definition at line 115 of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.

<SectionDefinition>

## Public Member Typedefs

### SUList {#a8e1e9d0b1c64c405c0e99288f9225bd5}

<MemberDefinition
  prototype={<>using llvm::ScheduleDAGInstrs::SUList =  std::list&lt;SUnit &#42;&gt;</>}>
A list of SUnits, used in <a href="/docs/api/classes/scheduledaginstrs/value2susmap">Value2SUsMap</a>, during DAG construction.

Note: to gain speed it might be worth investigating an optimized implementation of this data structure, such as a singly linked list with a memory pool (<a href="/docs/api/classes/llvm/smallvector">SmallVector</a> was tried but slow and <a href="/docs/api/classes/llvm/sparseset">SparseSet</a> is not applicable).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00186">186</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Typedefs

### DbgValueVector {#a6aeb725848d197181f722cec8aa21511}

<MemberDefinition
  prototype={<>using llvm::ScheduleDAGInstrs::DbgValueVector = 
        std::vector&lt;std::pair&lt;MachineInstr &#42;, MachineInstr &#42;&gt;&gt;</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00258">258</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Enumerations

### enum  {#a8d1f67b9f6d31b169c0d4b1d2080b4e7}

<MemberDefinition
  prototype="enum llvm::ScheduleDAGInstrs::DumpDirection ">
The direction that should be used to dump the scheduled Sequence.

<EnumerationList title="Enumeration values">

<Link id="a8d1f67b9f6d31b169c0d4b1d2080b4e7a622f7d95cc7d6d2dc7a32b140559b680" />
<EnumerationListItem name="TopDown">

</EnumerationListItem>

<Link id="a8d1f67b9f6d31b169c0d4b1d2080b4e7a3dac6c64382dc74b937892893d2595c6" />
<EnumerationListItem name="BottomUp">

</EnumerationListItem>

<Link id="a8d1f67b9f6d31b169c0d4b1d2080b4e7a7aa4fbe53df8b2bf33ec065623b42e34" />
<EnumerationListItem name="Bidirectional">

</EnumerationListItem>

<Link id="a8d1f67b9f6d31b169c0d4b1d2080b4e7a79bebac6c64e00c788ab9aff723c504a" />
<EnumerationListItem name="NotSet">

</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00189">189</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### ScheduleDAGInstrs() {#a5bcb745a3e78c329d1431608b1f51c25}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs::ScheduleDAGInstrs (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; mf, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineloopinfo">MachineLoopInfo</a> &#42; mli, bool RemoveKillFlags=false)</>}
  labels = {["explicit"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00270">270</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00114">114</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Destructor

### ~ScheduleDAGInstrs() {#a55ec5f63fd13f77063e0fc05a722283a}

<MemberDefinition
  prototype="llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs ()"
  labels = {["default"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00274">274</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addEdge() {#a86bfa4838cb7e42648615d27c94c8017}

<MemberDefinition
  prototype={<>bool ScheduleDAGInstrs::addEdge (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SuccSU, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp; PredDep)</>}>
Add a DAG edge to the given SU with the given predecessor dependence data.

<SectionUser title="Returns">
true if the edge may be added without creating a cycle OR if an equivalent edge already existed (false indicates failure).
</SectionUser>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00376">376</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l01219">1219</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### addSchedBarrierDeps() {#ae8625c1e6c9bc82f2eaef39d3fff65a8}

<MemberDefinition
  prototype="void ScheduleDAGInstrs::addSchedBarrierDeps ()">
Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.

We want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return value(s) are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00343">343</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00204">204</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### begin() {#ab50b64c518a7455daf3e0bc87aee5514}

<MemberDefinition
  prototype="MachineBasicBlock::iterator llvm::ScheduleDAGInstrs::begin () const"
  labels = {["inline"]}>
Returns an iterator to the top of the current scheduling region.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00292">292</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### buildSchedGraph() {#ab580983de4f7b69ebcca992be9cb3223}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::buildSchedGraph (<a href="/docs/api/classes/llvm/aaresults">AAResults</a> &#42; AA, <a href="/docs/api/classes/llvm/regpressuretracker">RegPressureTracker</a> &#42; RPTracker=nullptr, <a href="/docs/api/classes/llvm/pressurediffs">PressureDiffs</a> &#42; PDiffs=nullptr, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS=nullptr, bool TrackLaneMasks=false)</>}>
Builds SUnits for the current region.

If <code>RPTracker</code> is non-null, compute register pressure as a side effect. The DAG builder is an efficient place to do it because it already visits operands.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00330">330</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00735">735</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### canAddEdge() {#ac384df17605ecce542a6d2567c7f1ee0}

<MemberDefinition
  prototype={<>bool ScheduleDAGInstrs::canAddEdge (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SuccSU, <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; PredSU)</>}>
True if an edge can be added from PredSU to SuccSU without creating a cycle.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00369">369</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l01215">1215</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### doMBBSchedRegionsTopDown() {#af637149166f4dbc65315b9d6bd96e242}

<MemberDefinition
  prototype="virtual bool llvm::ScheduleDAGInstrs::doMBBSchedRegionsTopDown () const"
  labels = {["inline", "virtual"]}>
If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00306">306</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### dump() {#aea2d4ef1e00ee834ab155abd18a560e4}

<MemberDefinition
  prototype="void ScheduleDAGInstrs::dump () const"
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00356">356</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l01186">1186</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### dumpNode() {#aa5f22315c4064579fca6cd88fb36ea5a}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::dumpNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp; SU) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00355">355</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l01175">1175</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### end() {#a21805259f54dab47c2b3da009216996a}

<MemberDefinition
  prototype="MachineBasicBlock::iterator llvm::ScheduleDAGInstrs::end () const"
  labels = {["inline"]}>
Returns an iterator to the bottom of the current scheduling region.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00295">295</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### enterRegion() {#ae8727d434d20639d563849891f5ca1e1}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::enterRegion (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; bb, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> begin, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> end, unsigned regioninstrs)</>}
  labels = {["virtual"]}>
Initialize the DAG and common scheduler state for a new scheduling region.

This does not actually create the DAG, only clears it. The scheduling driver may call BuildSchedGraph multiple times per scheduling region.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00318">318</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00190">190</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### exitRegion() {#abc5a5c32ac78a99ee2633dbbeec20397}

<MemberDefinition
  prototype="void ScheduleDAGInstrs::exitRegion ()"
  labels = {["virtual"]}>
Called when the scheduler has finished scheduling the current region.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00324">324</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00200">200</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### finalizeSchedule() {#a7c30ee6cdef3f4784c192654dcb9bab0}

<MemberDefinition
  prototype="virtual void llvm::ScheduleDAGInstrs::finalizeSchedule ()"
  labels = {["inline", "virtual"]}>
Allow targets to perform final scheduling actions at the level of the whole <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a>.

By default does nothing.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00353">353</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### finishBlock() {#a1f9a4461e2c9ac06b97f55554f836d66}

<MemberDefinition
  prototype="void ScheduleDAGInstrs::finishBlock ()"
  labels = {["virtual"]}>
Cleans up after scheduling in the given block.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00312">312</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00185">185</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### fixupKills() {#a4dc06d4fb42d48a6ade1958f76334826}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::fixupKills (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB)</>}>
Fixes register kill flags that scheduling has made invalid.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00365">365</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l01124">1124</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### getDAGName() {#a23f7a6c4d1be0ca66f44eb4aa499075a}

<MemberDefinition
  prototype="std::string ScheduleDAGInstrs::getDAGName () const"
  labels = {["virtual"]}>
Returns a label for the region of code covered by the DAG.

Return the basic block label.

It is not necessarily unique because a block contains multiple scheduling regions. But it is fine for visualization.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00362">362</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l01211">1211</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### getGraphNodeLabel() {#afbb37cc24abd3ed381b0fd496351bd17}

<MemberDefinition
  prototype={<>std::string ScheduleDAGInstrs::getGraphNodeLabel (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU) const</>}
  labels = {["virtual"]}>
Returns a label for a DAG node that points to an instruction.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00359">359</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l01197">1197</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### getSchedClass() {#a4bf5573660c55924d68b517a0e9b4554}

<MemberDefinition
  prototype={<>const MCSchedClassDesc &#42; llvm::ScheduleDAGInstrs::getSchedClass (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU) const</>}
  labels = {["inline"]}>
Resolves and cache a resolved scheduling class for an <a href="/docs/api/classes/llvm/sunit">SUnit</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00280">280</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### getSchedModel() {#a3f70979bd43329e7ad53ad796db8112f}

<MemberDefinition
  prototype={<>const TargetSchedModel &#42; llvm::ScheduleDAGInstrs::getSchedModel () const</>}
  labels = {["inline"]}>
Gets the machine model for instruction scheduling.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00277">277</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### getSUnit() {#ab75cd37a7a0319d5a4c77189cca106ec}

<MemberDefinition
  prototype={<>SUnit &#42; llvm::ScheduleDAGInstrs::getSUnit (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI) const</>}
  labels = {["inline"]}>
Returns an existing <a href="/docs/api/classes/llvm/sunit">SUnit</a> for this MI, or nullptr.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00301">301</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### IsReachable() {#aa79589a56769cd108d08e21544be1420}

<MemberDefinition
  prototype={<>bool llvm::ScheduleDAGInstrs::IsReachable (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; TargetSU)</>}
  labels = {["inline"]}>
IsReachable - Checks if SU is reachable from TargetSU.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00287">287</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### newSUnit() {#a6c497ec4b863f7d59aa3678740331c8e}

<MemberDefinition
  prototype={<>SUnit &#42; llvm::ScheduleDAGInstrs::newSUnit (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI)</>}
  labels = {["inline"]}>
Creates a new <a href="/docs/api/classes/llvm/sunit">SUnit</a> and return a ptr to it.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00298">298</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### schedule() {#ac0cecc651db330128468e08794794f5c}

<MemberDefinition
  prototype="virtual void llvm::ScheduleDAGInstrs::schedule ()">
Orders nodes according to selected style.

Typically, a scheduling algorithm will implement <a href="#ac0cecc651db330128468e08794794f5c">schedule()</a> without overriding <a href="#ae8727d434d20639d563849891f5ca1e1">enterRegion()</a> or <a href="#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion()</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00349">349</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### setDumpDirection() {#afdb896a30eb0e9fc3143fe6c447570cb}

<MemberDefinition
  prototype={<>void llvm::ScheduleDAGInstrs::setDumpDirection (<a href="#a8d1f67b9f6d31b169c0d4b1d2080b4e7">DumpDirection</a> D)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00196">196</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### startBlock() {#a2822215b7634783aece96ef695a72f1d}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::startBlock (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB)</>}
  labels = {["virtual"]}>
Prepares to perform scheduling in the given block.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00309">309</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00181">181</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### addBarrierChain() {#a2cfd9da0e5724aa91bf1767dc1e2515e}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::addBarrierChain (<a href="/docs/api/classes/scheduledaginstrs/value2susmap">Value2SUsMap</a> &amp; map)</>}
  labels = {["protected"]}>
Adds barrier chain edges from all SUs in map, and then clear the map.

This is equivalent to <a href="#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain()</a>, but optimized for the common case where the new BarrierChain (a global memory object) has a higher NodeNum than all SUs in map. It is assumed BarrierChain has been set before calling this.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00242">242</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00691">691</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### addChainDependencies() {#a48e69d6ef017966f2a55dbf4d1d0b193}

<MemberDefinition
  prototype={<>void llvm::ScheduleDAGInstrs::addChainDependencies (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, <a href="#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp; SUs, unsigned Latency)</>}
  labels = {["inline", "protected"]}>
Adds dependencies as needed from all SUs in list to SU.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00225">225</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### addChainDependencies() {#afe11e438e3ecc0381047e0e01958fea0}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::addChainDependencies (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, <a href="/docs/api/classes/scheduledaginstrs/value2susmap">Value2SUsMap</a> &amp; Val2SUsMap)</>}
  labels = {["protected"]}>
Adds dependencies as needed from all SUs in map, to SU.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00231">231</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00675">675</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### addChainDependencies() {#a14962363da4c4a48ad6646cb05f49b77}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::addChainDependencies (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, <a href="/docs/api/classes/scheduledaginstrs/value2susmap">Value2SUsMap</a> &amp; Val2SUsMap, <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> V)</>}
  labels = {["protected"]}>
Adds dependencies as needed to SU, from all SUs mapped to V.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00234">234</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00682">682</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### addChainDependency() {#aee33e06ea8865a2fb2bf229325c07194}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::addChainDependency (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SUa, <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SUb, unsigned Latency=0)</>}
  labels = {["protected"]}>
Adds a chain edge between SUa and SUb, but only if both <a href="/docs/api/classes/llvm/aaresults">AAResults</a> and <a href="/docs/api/classes/llvm/target">Target</a> fail to deny the dependency.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00221">221</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00552">552</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### addPhysRegDataDeps() {#a56fbc3f460289602ce8a51538ebc1e26}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::addPhysRegDataDeps (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, unsigned OperIdx)</>}
  labels = {["protected"]}>
MO is an operand of SU&#39;s instruction that defines a physical register.

Adds data dependencies from SU to any uses of the physical register.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00380">380</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00239">239</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### addPhysRegDeps() {#a2e9425c046cf742bfbb9ebb96466d8e5}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::addPhysRegDeps (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, unsigned OperIdx)</>}
  labels = {["protected"]}>
Adds register dependencies (data, anti, and output) from this <a href="/docs/api/classes/llvm/sunit">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00381">381</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00295">295</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### addVRegDefDeps() {#a10acc9310a21d9a8191d3d84916bdffb}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::addVRegDefDeps (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, unsigned OperIdx)</>}
  labels = {["protected"]}>
Adds register output and data dependencies from this <a href="/docs/api/classes/llvm/sunit">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.

TODO: Hoist loop induction variable increments. This has to be reevaluated. Generally, IV scheduling should be done before coalescing.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00382">382</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00405">405</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### addVRegUseDeps() {#a0f958ee7dc9902af4093fe8fabbabd6e}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::addVRegUseDeps (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU, unsigned OperIdx)</>}
  labels = {["protected"]}>
Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a href="/docs/api/classes/llvm/sunit">SUnit</a>.

Add a register antidependency from this <a href="/docs/api/classes/llvm/sunit">SUnit</a> to instructions that occur later in the same scheduling region if they write the virtual register.

TODO: Handle ExitSU &quot;uses&quot; properly.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00383">383</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00525">525</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### deadDefHasNoUse() {#afb8c24d6929051d24b35af1ef0550e54}

<MemberDefinition
  prototype={<>bool ScheduleDAGInstrs::deadDefHasNoUse (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO)</>}
  labels = {["protected"]}>
Returns true if the def register in <code>MO</code> has no uses.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00390">390</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00392">392</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### getAAForDep() {#a954c0aedb37bd7682d2d586026c5c483}

<MemberDefinition
  prototype={<>BatchAAResults &#42; llvm::ScheduleDAGInstrs::getAAForDep () const</>}
  labels = {["inline", "protected"]}>
Returns a (possibly null) pointer to the current <a href="/docs/api/classes/llvm/batchaaresults">BatchAAResults</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00206">206</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### getLaneMaskForMO() {#a643ff7dd8c287dd58e75cbe79556e74c}

<MemberDefinition
  prototype={<>LaneBitmask ScheduleDAGInstrs::getLaneMaskForMO (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO) const</>}
  labels = {["protected"]}>
Returns a mask for which lanes get read/written by the given (register) machine operand.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00387">387</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00378">378</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### initSUnits() {#a705a0975de8335b0b6bdbbae165e8f5c}

<MemberDefinition
  prototype="void ScheduleDAGInstrs::initSUnits ()"
  labels = {["protected"]}>
Creates an <a href="/docs/api/classes/llvm/sunit">SUnit</a> for each real instruction, numbered in top-down topological order.

The instruction order A &lt; B, implies that no edge exists from B to A.

Map each real instruction to its <a href="/docs/api/classes/llvm/sunit">SUnit</a>.

After initSUnits, the SUnits vector cannot be resized and the scheduler may hang onto <a href="/docs/api/classes/llvm/sunit">SUnit</a> pointers. We may relax this in the future by using <a href="/docs/api/classes/llvm/sunit">SUnit</a> IDs instead of pointers.

MachineScheduler relies on initSUnits numbering the nodes by their order in the original instruction list.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00379">379</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00573">573</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### insertBarrierChain() {#ac483efdc6c5ab7a20f776b77f986b6cf}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::insertBarrierChain (<a href="/docs/api/classes/scheduledaginstrs/value2susmap">Value2SUsMap</a> &amp; map)</>}
  labels = {["protected"]}>
Inserts a barrier chain in a huge region, far below current SU.

Adds barrier chain edges from all SUs in map with higher NodeNums than this new BarrierChain, and remove them from map. It is assumed BarrierChain has been set before calling this.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00248">248</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l00702">702</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

### reduceHugeMemNodeMaps() {#a2e28b826aaa73d2dacf89ba8f8c775d1}

<MemberDefinition
  prototype={<>void ScheduleDAGInstrs::reduceHugeMemNodeMaps (<a href="/docs/api/classes/scheduledaginstrs/value2susmap">Value2SUsMap</a> &amp; stores, <a href="/docs/api/classes/scheduledaginstrs/value2susmap">Value2SUsMap</a> &amp; loads, unsigned N)</>}
  labels = {["protected"]}>
Reduces maps in FIFO order, by N SUs.

This is better than turning every Nth memory SU into BarrierChain in <a href="#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph()</a>, since it avoids unnecessary edges between seen SUs above the new BarrierChain, and those below it.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00216">216</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp/#l01055">1055</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Attributes

### AAForDep {#ae07229f0bfadc988528dbf976f65c0bb}

<MemberDefinition
  prototype={<>std::optional&lt;BatchAAResults&gt; llvm::ScheduleDAGInstrs::AAForDep</>}
  labels = {["protected", "mutable"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00173">173</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### BarrierChain {#a948f446009b83c0bca40324131e27868}

<MemberDefinition
  prototype={<>SUnit&#42; llvm::ScheduleDAGInstrs::BarrierChain = nullptr</>}
  labels = {["protected"]}>
Remember a generic side-effecting instruction as we proceed.

No other SU ever gets scheduled around it (except in the special case of a huge region that gets reduced).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00178">178</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### BB {#a254403f7804208ade3cb68086201cb7a}

<MemberDefinition
  prototype={<>MachineBasicBlock&#42; llvm::ScheduleDAGInstrs::BB = nullptr</>}
  labels = {["protected"]}>
The block in which to insert instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00141">141</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### CanHandleTerminators {#a2ad332011e2040d133de24f33cf3f4cd}

<MemberDefinition
  prototype="bool llvm::ScheduleDAGInstrs::CanHandleTerminators = false"
  labels = {["protected"]}>
The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.

A specialized scheduler can override <a href="/docs/api/classes/llvm/targetinstrinfo/#ad071e937f4986e51fd3fd54b10888894">TargetInstrInfo::isSchedulingBoundary</a> then enable this flag to indicate it has taken responsibility for scheduling the terminator correctly.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00132">132</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### CurrentVRegDefs {#aae8addb45cc64764371ace084b48dc51}

<MemberDefinition
  prototype="VReg2SUnitMultiMap llvm::ScheduleDAGInstrs::CurrentVRegDefs"
  labels = {["protected"]}>
Tracks the last instruction(s) in this region defining each virtual register.

There may be multiple current definitions for a register with disjunct lanemasks.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00169">169</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### CurrentVRegUses {#a417ece2bf0f001181401c6c6b210194a}

<MemberDefinition
  prototype="VReg2SUnitOperIdxMultiMap llvm::ScheduleDAGInstrs::CurrentVRegUses"
  labels = {["protected"]}>
Tracks the last instructions in this region using each virtual register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00171">171</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### DbgValues {#a6837fb2c08f4c8c986a4689a37ca93cf}

<MemberDefinition
  prototype="DbgValueVector llvm::ScheduleDAGInstrs::DbgValues"
  labels = {["protected"]}>
Remember instruction that precedes DBG&#95;VALUE.

These are generated by buildSchedGraph but persist so they can be referenced when emitting the final schedule.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00263">263</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### Defs {#aaa916ccdc8e2490104520c6d65861e90}

<MemberDefinition
  prototype="RegUnit2SUnitsMap llvm::ScheduleDAGInstrs::Defs"
  labels = {["protected"]}>
Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.

This is allocated here instead of inside BuildSchedGraph to avoid the need for it to be initialized and destructed for each block.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00163">163</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### DumpDir {#ab3c913205add9c73e6bfe3540749737e}

<MemberDefinition
  prototype={<>DumpDirection llvm::ScheduleDAGInstrs::DumpDir = <a href="#a8d1f67b9f6d31b169c0d4b1d2080b4e7a79bebac6c64e00c788ab9aff723c504a">NotSet</a></>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00199">199</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### FirstDbgValue {#a25ae020b571d18d34d03097d91ca0f40}

<MemberDefinition
  prototype={<>MachineInstr&#42; llvm::ScheduleDAGInstrs::FirstDbgValue = nullptr</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00264">264</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### LiveRegs {#a00bf9ef6a0eb5cba9d3461711cbcc6a8}

<MemberDefinition
  prototype="LiveRegUnits llvm::ScheduleDAGInstrs::LiveRegs"
  labels = {["protected"]}>
Set of live physical registers for updating kill flags.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00267">267</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### MFI {#af2cd9b498508774a2da120d08b8d67cc}

<MemberDefinition
  prototype={<>const MachineFrameInfo&amp; llvm::ScheduleDAGInstrs::MFI</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00118">118</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### MISUnitMap {#a077eef2c61ca462db1800cc506092d38}

<MemberDefinition
  prototype={<>DenseMap&lt;MachineInstr&#42;, SUnit&#42;&gt; llvm::ScheduleDAGInstrs::MISUnitMap</>}
  labels = {["protected"]}>
After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a href="/docs/api/classes/llvm/sunit">SUnit</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00154">154</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### MLI {#ad2b3e1939f6f39819ad55c714deefad6}

<MemberDefinition
  prototype={<>const MachineLoopInfo&#42; llvm::ScheduleDAGInstrs::MLI = nullptr</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00117">117</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### NumRegionInstrs {#af1c8be2ff5fd8eab8091e6ffa40ded8d}

<MemberDefinition
  prototype="unsigned llvm::ScheduleDAGInstrs::NumRegionInstrs = 0"
  labels = {["protected"]}>
Instructions in this region (distance(RegionBegin, RegionEnd)).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00150">150</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### RegionBegin {#ae81ad8ece7681af658742f6d4e2fcfb1}

<MemberDefinition
  prototype="MachineBasicBlock::iterator llvm::ScheduleDAGInstrs::RegionBegin"
  labels = {["protected"]}>
The beginning of the range to be scheduled.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00144">144</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### RegionEnd {#a3f74b283acf0dfb537bc387e49344f04}

<MemberDefinition
  prototype="MachineBasicBlock::iterator llvm::ScheduleDAGInstrs::RegionEnd"
  labels = {["protected"]}>
The end of the range to be scheduled.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00147">147</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### RemoveKillFlags {#adf7cb9b8e5dda7b42273e79048f1b8b3}

<MemberDefinition
  prototype="bool llvm::ScheduleDAGInstrs::RemoveKillFlags"
  labels = {["protected"]}>
True if the DAG builder should remove kill flags (in preparation for rescheduling).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00125">125</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### SchedModel {#abb11b650b88a61630eba2a1b2eaa6fd0}

<MemberDefinition
  prototype="TargetSchedModel llvm::ScheduleDAGInstrs::SchedModel"
  labels = {["protected"]}>
<a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a> provides an interface to the machine model.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00121">121</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### Topo {#a8cd3eede9e2a32c7139cc5c7c481e08b}

<MemberDefinition
  prototype="ScheduleDAGTopologicalSort llvm::ScheduleDAGInstrs::Topo"
  labels = {["protected"]}>
Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00256">256</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### TrackLaneMasks {#a96bb77f51ee973b0613bf5083144fa69}

<MemberDefinition
  prototype="bool llvm::ScheduleDAGInstrs::TrackLaneMasks = false"
  labels = {["protected"]}>
Whether lane masks should get tracked.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00135">135</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### UnknownValue {#aad4b383d6bf0b66dd1a20a81505788fd}

<MemberDefinition
  prototype={<>UndefValue&#42; llvm::ScheduleDAGInstrs::UnknownValue</>}
  labels = {["protected"]}>
For an unanalyzable memory access, this <a href="/docs/api/classes/llvm/value">Value</a> is used in maps.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00251">251</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

### Uses {#abc7a356b097ebfec45c1f663a4e52575}

<MemberDefinition
  prototype="RegUnit2SUnitsMap llvm::ScheduleDAGInstrs::Uses"
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h/#l00164">164</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledaginstrs-h">ScheduleDAGInstrs.h</a></li>
<li><a href="/docs/api/files/lib/lib/codegen/scheduledaginstrs-cpp">ScheduleDAGInstrs.cpp</a></li>
</ul>

</DoxygenPage>
