--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf board.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 246553971 paths analyzed, 5132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.759ns.
--------------------------------------------------------------------------------

Paths for end point note_allocate/amount_asked_int_8 (SLICE_X13Y92.B3), 309017 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_5 (FF)
  Destination:          note_allocate/amount_asked_int_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.702ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_5 to note_allocate/amount_asked_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.476   note_allocate/right_limit<5>
                                                       note_allocate/right_limit_5
    SLICE_X8Y83.B4       net (fanout=3)        1.842   note_allocate/right_limit<5>
    SLICE_X8Y83.DQ       Tad_logic             1.118   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_lut<5>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.335   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.B3      net (fanout=11)       0.898   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_8_dpot
                                                       note_allocate/amount_asked_int_8
    -------------------------------------------------  ---------------------------
    Total                                     14.702ns (4.522ns logic, 10.180ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_5 (FF)
  Destination:          note_allocate/amount_asked_int_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.657ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_5 to note_allocate/amount_asked_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.476   note_allocate/right_limit<5>
                                                       note_allocate/right_limit_5
    SLICE_X8Y83.B4       net (fanout=3)        1.842   note_allocate/right_limit<5>
    SLICE_X8Y83.DQ       Tad_logic             1.118   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_lut<5>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.290   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lut<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.B3      net (fanout=11)       0.898   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_8_dpot
                                                       note_allocate/amount_asked_int_8
    -------------------------------------------------  ---------------------------
    Total                                     14.657ns (4.477ns logic, 10.180ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_0 (FF)
  Destination:          note_allocate/amount_asked_int_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.622ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_0 to note_allocate/amount_asked_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y95.CQ       Tcko                  0.525   note_allocate/right_limit<0>
                                                       note_allocate/right_limit_0
    SLICE_X8Y82.A3       net (fanout=3)        1.593   note_allocate/right_limit<0>
    SLICE_X8Y82.COUT     Topcya                0.472   note_allocate/Madd_n0405_cy<3>
                                                       note_allocate/Madd_n0405_lut<0>
                                                       note_allocate/Madd_n0405_cy<3>
    SLICE_X8Y83.CIN      net (fanout=1)        0.003   note_allocate/Madd_n0405_cy<3>
    SLICE_X8Y83.DQ       Tito_logic            0.763   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.335   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.B3      net (fanout=11)       0.898   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_8_dpot
                                                       note_allocate/amount_asked_int_8
    -------------------------------------------------  ---------------------------
    Total                                     14.622ns (4.688ns logic, 9.934ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point note_allocate/amount_asked_int_7 (SLICE_X13Y92.A3), 309017 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_5 (FF)
  Destination:          note_allocate/amount_asked_int_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.691ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_5 to note_allocate/amount_asked_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.476   note_allocate/right_limit<5>
                                                       note_allocate/right_limit_5
    SLICE_X8Y83.B4       net (fanout=3)        1.842   note_allocate/right_limit<5>
    SLICE_X8Y83.DQ       Tad_logic             1.118   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_lut<5>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.335   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.A3      net (fanout=11)       0.887   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_7_dpot
                                                       note_allocate/amount_asked_int_7
    -------------------------------------------------  ---------------------------
    Total                                     14.691ns (4.522ns logic, 10.169ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_5 (FF)
  Destination:          note_allocate/amount_asked_int_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.646ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_5 to note_allocate/amount_asked_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.476   note_allocate/right_limit<5>
                                                       note_allocate/right_limit_5
    SLICE_X8Y83.B4       net (fanout=3)        1.842   note_allocate/right_limit<5>
    SLICE_X8Y83.DQ       Tad_logic             1.118   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_lut<5>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.290   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lut<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.A3      net (fanout=11)       0.887   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_7_dpot
                                                       note_allocate/amount_asked_int_7
    -------------------------------------------------  ---------------------------
    Total                                     14.646ns (4.477ns logic, 10.169ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_0 (FF)
  Destination:          note_allocate/amount_asked_int_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.611ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_0 to note_allocate/amount_asked_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y95.CQ       Tcko                  0.525   note_allocate/right_limit<0>
                                                       note_allocate/right_limit_0
    SLICE_X8Y82.A3       net (fanout=3)        1.593   note_allocate/right_limit<0>
    SLICE_X8Y82.COUT     Topcya                0.472   note_allocate/Madd_n0405_cy<3>
                                                       note_allocate/Madd_n0405_lut<0>
                                                       note_allocate/Madd_n0405_cy<3>
    SLICE_X8Y83.CIN      net (fanout=1)        0.003   note_allocate/Madd_n0405_cy<3>
    SLICE_X8Y83.DQ       Tito_logic            0.763   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.335   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.A3      net (fanout=11)       0.887   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_7_dpot
                                                       note_allocate/amount_asked_int_7
    -------------------------------------------------  ---------------------------
    Total                                     14.611ns (4.688ns logic, 9.923ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point note_allocate/amount_asked_int_9 (SLICE_X13Y92.C6), 309017 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_5 (FF)
  Destination:          note_allocate/amount_asked_int_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.475ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_5 to note_allocate/amount_asked_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.476   note_allocate/right_limit<5>
                                                       note_allocate/right_limit_5
    SLICE_X8Y83.B4       net (fanout=3)        1.842   note_allocate/right_limit<5>
    SLICE_X8Y83.DQ       Tad_logic             1.118   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_lut<5>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.335   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.C6      net (fanout=11)       0.671   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_9_dpot
                                                       note_allocate/amount_asked_int_9
    -------------------------------------------------  ---------------------------
    Total                                     14.475ns (4.522ns logic, 9.953ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_5 (FF)
  Destination:          note_allocate/amount_asked_int_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.430ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_5 to note_allocate/amount_asked_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y95.CQ      Tcko                  0.476   note_allocate/right_limit<5>
                                                       note_allocate/right_limit_5
    SLICE_X8Y83.B4       net (fanout=3)        1.842   note_allocate/right_limit<5>
    SLICE_X8Y83.DQ       Tad_logic             1.118   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_lut<5>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.290   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lut<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.C6      net (fanout=11)       0.671   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_9_dpot
                                                       note_allocate/amount_asked_int_9
    -------------------------------------------------  ---------------------------
    Total                                     14.430ns (4.477ns logic, 9.953ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_allocate/right_limit_0 (FF)
  Destination:          note_allocate/amount_asked_int_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.395ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.292 - 0.313)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: note_allocate/right_limit_0 to note_allocate/amount_asked_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y95.CQ       Tcko                  0.525   note_allocate/right_limit<0>
                                                       note_allocate/right_limit_0
    SLICE_X8Y82.A3       net (fanout=3)        1.593   note_allocate/right_limit<0>
    SLICE_X8Y82.COUT     Topcya                0.472   note_allocate/Madd_n0405_cy<3>
                                                       note_allocate/Madd_n0405_lut<0>
                                                       note_allocate/Madd_n0405_cy<3>
    SLICE_X8Y83.CIN      net (fanout=1)        0.003   note_allocate/Madd_n0405_cy<3>
    SLICE_X8Y83.DQ       Tito_logic            0.763   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
                                                       note_allocate/Madd_n0405_cy<7>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>_rt
    SLICE_X2Y93.B2       net (fanout=36)       2.648   note_allocate/Mmult_PWR_17_o_BUS_0001_MuLt_5_OUT_Madd2_lut<10>
    SLICE_X2Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_lut<8>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<10>
    SLICE_X2Y94.AMUX     Tcina                 0.220   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd3_cy<13>
    SLICE_X6Y93.B5       net (fanout=2)        1.074   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd_133
    SLICE_X6Y93.COUT     Topcyb                0.483   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_lut<13>
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_cy<15>
    SLICE_X6Y94.AMUX     Tcina                 0.220   note_allocate/Mmux_amount_asked_int[30]_amount_asked[30]_mux_127_OUT_B23
                                                       note_allocate/Mmult_PWR_17_o_BUS_0003_MuLt_65_OUT_Madd4_xor<16>
    SLICE_X16Y93.D4      net (fanout=1)        1.085   note_allocate/PWR_17_o_BUS_0003_MuLt_65_OUT<16>
    SLICE_X16Y93.COUT    Topcyd                0.335   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_lutdi7
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<7>
    SLICE_X16Y94.CMUX    Tcinc                 0.296   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B1       net (fanout=7)        1.377   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_67_o_cy<10>
    SLICE_X7Y96.B        Tilo                  0.259   note_allocate/system_state_FSM_FFd2
                                                       note_allocate/_n04731
    SLICE_X9Y90.D4       net (fanout=3)        1.247   note_allocate/_n0473
    SLICE_X9Y90.D        Tilo                  0.259   note_allocate/amount_asked_int<2>
                                                       note_allocate/_n0499_inv2
    SLICE_X13Y92.C6      net (fanout=11)       0.671   note_allocate/_n0499_inv2
    SLICE_X13Y92.CLK     Tas                   0.373   note_allocate/amount_asked_int<10>
                                                       note_allocate/amount_asked_int_9_dpot
                                                       note_allocate/amount_asked_int_9
    -------------------------------------------------  ---------------------------
    Total                                     14.395ns (4.688ns logic, 9.707ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point main_process.led_4to7_blink_counter_2 (SLICE_X12Y87.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.led_4to7_blink_counter_1 (FF)
  Destination:          main_process.led_4to7_blink_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.led_4to7_blink_counter_1 to main_process.led_4to7_blink_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y87.BQ      Tcko                  0.200   main_process.led_4to7_blink_counter<1>
                                                       main_process.led_4to7_blink_counter_1
    SLICE_X12Y87.B5      net (fanout=2)        0.078   main_process.led_4to7_blink_counter<1>
    SLICE_X12Y87.CLK     Tah         (-Th)    -0.121   main_process.led_4to7_blink_counter<1>
                                                       Mcount_main_process.led_4to7_blink_counter_xor<2>11
                                                       main_process.led_4to7_blink_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point data_in_debouncer/oldbutton (SLICE_X10Y47.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_in_debouncer/oldbutton (FF)
  Destination:          data_in_debouncer/oldbutton (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data_in_debouncer/oldbutton to data_in_debouncer/oldbutton
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.AQ      Tcko                  0.234   data_in_debouncer/oldbutton
                                                       data_in_debouncer/oldbutton
    SLICE_X10Y47.A6      net (fanout=3)        0.026   data_in_debouncer/oldbutton
    SLICE_X10Y47.A       Tilo                  0.156   data_in_debouncer/oldbutton
                                                       data_in_debouncer/n000311
    SLICE_X10Y47.CE      net (fanout=6)        0.080   data_in_debouncer/n0003
    SLICE_X10Y47.CLK     Tckce       (-Th)     0.092   data_in_debouncer/oldbutton
                                                       data_in_debouncer/oldbutton
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.298ns logic, 0.106ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point amount_to_be_allocated_1 (SLICE_X24Y87.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.input_eight_bytes_1 (FF)
  Destination:          amount_to_be_allocated_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.input_eight_bytes_1 to amount_to_be_allocated_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y87.AQ      Tcko                  0.198   main_process.input_eight_bytes<8>
                                                       main_process.input_eight_bytes_1
    SLICE_X24Y87.B6      net (fanout=1)        0.018   main_process.input_eight_bytes<1>
    SLICE_X24Y87.CLK     Tah         (-Th)    -0.190   amount_to_be_allocated<3>
                                                       Mmux_main_process.input_eight_bytes[0]_sw_in[0]_MUX_400_o111
                                                       amount_to_be_allocated_1
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.388ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: data_in_debouncer/count<3>/CLK
  Logical resource: data_in_debouncer/count_0/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: data_in_debouncer/count<3>/CLK
  Logical resource: data_in_debouncer/count_1/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   14.759|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 246553971 paths, 0 nets, and 10159 connections

Design statistics:
   Minimum period:  14.759ns{1}   (Maximum frequency:  67.755MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 18:40:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 481 MB



