

================================================================
== Vitis HLS Report for 'relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s'
================================================================
* Date:           Wed Feb 26 01:38:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.018 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.01>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_27_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_27_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_12_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_12_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.71ns)   --->   "%icmp_ln45 = icmp_sgt  i9 %data_12_val_read, i9 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 5 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i9 %data_12_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 6 'trunc' 'trunc_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.30ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i8 %trunc_ln46, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 7 'select' 'select_ln45' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.71ns)   --->   "%icmp_ln45_4 = icmp_sgt  i9 %data_27_val_read, i9 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 8 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln46_4 = trunc i9 %data_27_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 9 'trunc' 'trunc_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.30ns)   --->   "%select_ln45_4 = select i1 %icmp_ln45_4, i8 %trunc_ln46_4, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 10 'select' 'select_ln45_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%newret = insertvalue i16 <undef>, i8 %select_ln45" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i16 %newret, i8 %select_ln45_4" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i16 %newret2" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_27_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln42 (specpipeline) [ 00]
data_27_val_read  (read        ) [ 00]
data_12_val_read  (read        ) [ 00]
icmp_ln45         (icmp        ) [ 01]
trunc_ln46        (trunc       ) [ 00]
select_ln45       (select      ) [ 00]
icmp_ln45_4       (icmp        ) [ 01]
trunc_ln46_4      (trunc       ) [ 00]
select_ln45_4     (select      ) [ 00]
newret            (insertvalue ) [ 00]
newret2           (insertvalue ) [ 00]
ret_ln45          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_12_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_27_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_27_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="data_27_val_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="9" slack="0"/>
<pin id="22" dir="0" index="1" bw="9" slack="0"/>
<pin id="23" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_27_val_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="data_12_val_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="9" slack="0"/>
<pin id="28" dir="0" index="1" bw="9" slack="0"/>
<pin id="29" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_val_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="icmp_ln45_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="9" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="trunc_ln46_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="9" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="select_ln45_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="icmp_ln45_4_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="9" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln46_4_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="9" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_4/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="select_ln45_4_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="newret_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="newret2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="12" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="26" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="41"><net_src comp="26" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="32" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="38" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="20" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="20" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="50" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="42" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="60" pin="3"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> : data_12_val | {1 }
	Port: relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> : data_27_val | {1 }
  - Chain level:
	State 1
		select_ln45 : 1
		select_ln45_4 : 1
		newret : 2
		newret2 : 3
		ret_ln45 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln45_fu_32       |    0    |    16   |
|          |      icmp_ln45_4_fu_50      |    0    |    16   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln45_fu_42      |    0    |    8    |
|          |     select_ln45_4_fu_60     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|   read   | data_27_val_read_read_fu_20 |    0    |    0    |
|          | data_12_val_read_read_fu_26 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       trunc_ln46_fu_38      |    0    |    0    |
|          |      trunc_ln46_4_fu_56     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|insertvalue|         newret_fu_68        |    0    |    0    |
|          |        newret2_fu_74        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    48   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   48   |
+-----------+--------+--------+
