Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1_EP06_159265 (lin64) Build 0 Fri Oct 11 16:37:07 PDT 2019
| Date         : Wed May  1 20:00:40 2024
| Host         : csce-quinn-s1.engr.tamu.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_timing -delay_type min -nworst 10 -unique_pins -file ./fpga_reports/vivado/timing_placed_hold.rpt
| Design       : fx_top
| Device       : 7v2000t-flg1925
| Speed File   : -1  PRODUCTION 1.10 2014-09-11
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[5]/D
                            (rising edge-triggered cell SRL16E clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_sys_idel_clk_dv4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys_idel_clk_dv4 rise@0.000ns - CLK_sys_idel_clk_dv4 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.057%)  route 0.176ns (65.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.608     0.608    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/fwc_ip_hs_eventizer_0/fwc_clk
    SLICE_X151Y354       FDRE                                         r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y354       FDRE (Prop_fdre_C_Q)         0.091     0.699 r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_5/Q
                         net (fo=2, estimated)        0.176     0.875    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_header_0/u.xst_wrapper/din[5]
    SLICE_X150Y349       SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.870     0.870    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_header_0/u.xst_wrapper/clk
    SLICE_X150Y349       SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[5]/CLK
                         clock pessimism             -0.008     0.862    
    SLICE_X150Y349       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.980    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[5]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_data_0/u.xst_wrapper/SRL_bit0[9]/D
                            (rising edge-triggered cell SRL16E clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_sys_idel_clk_dv4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys_idel_clk_dv4 rise@0.000ns - CLK_sys_idel_clk_dv4 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.622%)  route 0.216ns (68.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.720     0.720    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_clk
    SLICE_X63Y350        FDRE                                         r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y350        FDRE (Prop_fdre_C_Q)         0.100     0.820 r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_9/Q
                         net (fo=2, estimated)        0.216     1.036    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_data_0/u.xst_wrapper/din[9]
    SLICE_X70Y346        SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_data_0/u.xst_wrapper/SRL_bit0[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.983     0.983    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_data_0/u.xst_wrapper/clk
    SLICE_X70Y346        SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_data_0/u.xst_wrapper/SRL_bit0[9]/CLK
                         clock pessimism             -0.008     0.975    
    SLICE_X70Y346        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.129    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_data_0/u.xst_wrapper/SRL_bit0[9]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_sys_idel_clk_dv4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys_idel_clk_dv4 rise@0.000ns - CLK_sys_idel_clk_dv4 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.346%)  route 0.168ns (62.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.577     0.577    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_clk
    SLICE_X200Y325       FDRE                                         r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y325       FDRE (Prop_fdre_C_Q)         0.100     0.677 r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_9/Q
                         net (fo=1, estimated)        0.168     0.845    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/din[9]
    RAMB36_X4Y66         RAMB36E1                                     r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.842     0.842    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/wr_clk
    RAMB36_X4Y66         RAMB36E1                                     r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/CLKARDCLK
                         clock pessimism             -0.212     0.630    
    RAMB36_X4Y66         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     0.926    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_data_0/u.xst_wrapper/SRL_bit0[5]/D
                            (rising edge-triggered cell SRL16E clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_sys_idel_clk_dv4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys_idel_clk_dv4 rise@0.000ns - CLK_sys_idel_clk_dv4 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.091ns (30.584%)  route 0.207ns (69.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.608     0.608    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/fwc_ip_hs_eventizer_0/fwc_clk
    SLICE_X151Y354       FDRE                                         r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y354       FDRE (Prop_fdre_C_Q)         0.091     0.699 r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_5/Q
                         net (fo=2, estimated)        0.207     0.906    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_data_0/u.xst_wrapper/din[5]
    SLICE_X150Y348       SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_data_0/u.xst_wrapper/SRL_bit0[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.870     0.870    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_data_0/u.xst_wrapper/clk
    SLICE_X150Y348       SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_data_0/u.xst_wrapper/SRL_bit0[5]/CLK
                         clock pessimism             -0.008     0.862    
    SLICE_X150Y348       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.980    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[10]/wc_fifo_16x32_data_0/u.xst_wrapper/SRL_bit0[5]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/fib_slad_24/C
                            (rising edge-triggered cell FDSE clocked by CLK_fib_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_fib_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_fib_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_fib_clk rise@0.000ns - CLK_fib_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.068%)  route 0.156ns (60.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_fib_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y69       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=672, estimated)      0.587     0.587    design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/clk
    SLICE_X197Y396       FDSE                                         r  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/fib_slad_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y396       FDSE (Prop_fdse_C_Q)         0.100     0.687 r  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/fib_slad_24/Q
                         net (fo=1, estimated)        0.156     0.843    design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/din[24]
    RAMB36_X4Y79         RAMB36E1                                     r  design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_fib_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y69       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=672, estimated)      0.789     0.789    design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/wr_clk
    RAMB36_X4Y79         RAMB36E1                                     r  design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/CLKARDCLK
                         clock pessimism             -0.168     0.621    
    RAMB36_X4Y79         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.296     0.917    design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_22/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[1]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_sys_idel_clk_dv4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys_idel_clk_dv4 rise@0.000ns - CLK_sys_idel_clk_dv4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.107ns (48.644%)  route 0.113ns (51.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.619     0.619    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_clk
    SLICE_X198Y335       FDRE                                         r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y335       FDRE (Prop_fdre_C_Q)         0.107     0.726 r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_22/Q
                         net (fo=1, estimated)        0.113     0.839    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/din[22]
    RAMB36_X4Y67         RAMB36E1                                     r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[1]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.848     0.848    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/wr_clk
    RAMB36_X4Y67         RAMB36E1                                     r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[1]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/CLKARDCLK
                         clock pessimism             -0.193     0.655    
    RAMB36_X4Y67         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.258     0.913    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[1]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[9]/D
                            (rising edge-triggered cell SRL16E clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_sys_idel_clk_dv4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys_idel_clk_dv4 rise@0.000ns - CLK_sys_idel_clk_dv4 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.029%)  route 0.244ns (70.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.720     0.720    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_clk
    SLICE_X63Y350        FDRE                                         r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y350        FDRE (Prop_fdre_C_Q)         0.100     0.820 r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_9/Q
                         net (fo=2, estimated)        0.244     1.064    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/din[9]
    SLICE_X70Y347        SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.984     0.984    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/clk
    SLICE_X70Y347        SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[9]/CLK
                         clock pessimism             -0.008     0.976    
    SLICE_X70Y347        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.130    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[9]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_sys_idel_clk_dv4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys_idel_clk_dv4 rise@0.000ns - CLK_sys_idel_clk_dv4 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.548%)  route 0.172ns (65.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.578     0.578    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_clk
    SLICE_X200Y323       FDRE                                         r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y323       FDRE (Prop_fdre_C_Q)         0.091     0.669 r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_manager_0/wc_to_l2_data_4/Q
                         net (fo=1, estimated)        0.172     0.841    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/din[4]
    RAMB36_X4Y66         RAMB36E1                                     r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.842     0.842    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/wr_clk
    RAMB36_X4Y66         RAMB36E1                                     r  wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/CLKARDCLK
                         clock pessimism             -0.193     0.649    
    RAMB36_X4Y66         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.258     0.907    wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/u0_fwc_ip_hs_fifo_l2_to_pc_0_0/fifo2047x36_fwft_0/U0/xst_fifo_generator/gconvfifo_rf/grf_rf/gntv_or_sync_fifo_mem/gbm_gbmg_gbmga_ngecc_bmg/gnativebmg_native_blk_mem_gen/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_30/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[30]/D
                            (rising edge-triggered cell SRL16E clocked by CLK_sys_idel_clk_dv4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_sys_idel_clk_dv4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys_idel_clk_dv4 rise@0.000ns - CLK_sys_idel_clk_dv4 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.538%)  route 0.217ns (70.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.720     0.720    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_clk
    SLICE_X63Y350        FDRE                                         r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y350        FDRE (Prop_fdre_C_Q)         0.091     0.811 r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_and_header_din_30/Q
                         net (fo=2, estimated)        0.217     1.028    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/din[30]
    SLICE_X74Y348        SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys_idel_clk_dv4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y65       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=2254, estimated)     0.982     0.982    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/clk
    SLICE_X74Y348        SRL16E                                       r  wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[30]/CLK
                         clock pessimism             -0.008     0.974    
    SLICE_X74Y348        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.092    wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/wc_fifo_16x32_header_0/u.xst_wrapper/SRL_bit0[30]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/fib_slad_26/C
                            (rising edge-triggered cell FDSE clocked by CLK_fib_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_fib_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_fib_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_fib_clk rise@0.000ns - CLK_fib_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.346%)  route 0.168ns (62.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_fib_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y69       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=672, estimated)      0.587     0.587    design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/clk
    SLICE_X197Y396       FDSE                                         r  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/fib_slad_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y396       FDSE (Prop_fdse_C_Q)         0.100     0.687 r  design/zkprctrl/wrapper/fib_bridge_rx/u_xst_wrapper_0/fib_bridge_rx_sfib_0/fib_slad_26/Q
                         net (fo=1, estimated)        0.168     0.855    design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/din[26]
    RAMB36_X4Y79         RAMB36E1                                     r  design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_fib_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y69       BUFGCTRL                     0.000     0.000 r  design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O
                         net (fo=672, estimated)      0.789     0.789    design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/wr_clk
    RAMB36_X4Y79         RAMB36E1                                     r  design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP/CLKARDCLK
                         clock pessimism             -0.168     0.621    
    RAMB36_X4Y79         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                      0.296     0.917    design/zkprctrl/wrapper/srb_bridge/srb_bridge_fib2srb_fifo_0/fifo1023x36_fwft_0/fifo1023x36_fwft_0/BU2/U0/grf_rf/mem/gbm_gbmg_gbmga_ngecc_bmg/blk_mem_generator/valid_cstr/ramloop[0]_ram_r/v5_noinit_ram/SDP_SINGLE_PRIM36_TDP
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                 -0.062    




