{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1631252176043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1631252176043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631252176050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631252176111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631252176111 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631252176529 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1631252176550 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1631252176621 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "505 517 " "No exact pin location assignment(s) for 505 pins of 517 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1631252176890 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "517 288 " "Design requires 517 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "517 517 0 " "Current design requires 517 user-specified I/O pins -- 517 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1631252188285 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1631252188285 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1631252188285 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1631252188288 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631252188289 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1631252189087 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "127 " "Following 127 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[1\] GND " "Pin R2cout\[1\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[1] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[2\] GND " "Pin R2cout\[2\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[2] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[3\] GND " "Pin R2cout\[3\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[3] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[4\] GND " "Pin R2cout\[4\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[4] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[5\] GND " "Pin R2cout\[5\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[5] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[6\] GND " "Pin R2cout\[6\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[6] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[7\] GND " "Pin R2cout\[7\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[7] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[8\] GND " "Pin R2cout\[8\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[8] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[9\] GND " "Pin R2cout\[9\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[9] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[10\] GND " "Pin R2cout\[10\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[10] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[11\] GND " "Pin R2cout\[11\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[11] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[12\] GND " "Pin R2cout\[12\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[12] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[13\] GND " "Pin R2cout\[13\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[13] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[14\] GND " "Pin R2cout\[14\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[14] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[15\] GND " "Pin R2cout\[15\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[15] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[16\] GND " "Pin R2cout\[16\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[16] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[17\] GND " "Pin R2cout\[17\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[17] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[18\] GND " "Pin R2cout\[18\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[18] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[19\] GND " "Pin R2cout\[19\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[19] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[20\] GND " "Pin R2cout\[20\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[20] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[21\] GND " "Pin R2cout\[21\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[21] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[22\] GND " "Pin R2cout\[22\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[22] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[23\] GND " "Pin R2cout\[23\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[23] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[24\] GND " "Pin R2cout\[24\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[24] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[25\] GND " "Pin R2cout\[25\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[25] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[26\] GND " "Pin R2cout\[26\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[26] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[27\] GND " "Pin R2cout\[27\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[27] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[28\] GND " "Pin R2cout\[28\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[28] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[29\] GND " "Pin R2cout\[29\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[29] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[30\] GND " "Pin R2cout\[30\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[30] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[31\] GND " "Pin R2cout\[31\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[31] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[32\] GND " "Pin R2cout\[32\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[32] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[33\] GND " "Pin R2cout\[33\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[33] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[34\] GND " "Pin R2cout\[34\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[34] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[35\] GND " "Pin R2cout\[35\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[35] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[36\] GND " "Pin R2cout\[36\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[36] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[37\] GND " "Pin R2cout\[37\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[37] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[38\] GND " "Pin R2cout\[38\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[38] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[39\] GND " "Pin R2cout\[39\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[39] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[40\] GND " "Pin R2cout\[40\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[40] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[41\] GND " "Pin R2cout\[41\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[41] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[42\] GND " "Pin R2cout\[42\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[42] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[43\] GND " "Pin R2cout\[43\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[43] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[44\] GND " "Pin R2cout\[44\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[44] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[45\] GND " "Pin R2cout\[45\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[45] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[46\] GND " "Pin R2cout\[46\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[46] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[47\] GND " "Pin R2cout\[47\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[47] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[48\] GND " "Pin R2cout\[48\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[48] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[49\] GND " "Pin R2cout\[49\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[49] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[50\] GND " "Pin R2cout\[50\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[50] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[51\] GND " "Pin R2cout\[51\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[51] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[52\] GND " "Pin R2cout\[52\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[52] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[53\] GND " "Pin R2cout\[53\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[53] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[54\] GND " "Pin R2cout\[54\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[54] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[55\] GND " "Pin R2cout\[55\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[55] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[56\] GND " "Pin R2cout\[56\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[56] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[57\] GND " "Pin R2cout\[57\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[57] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[58\] GND " "Pin R2cout\[58\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[58] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[59\] GND " "Pin R2cout\[59\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[59] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[60\] GND " "Pin R2cout\[60\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[60] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[61\] GND " "Pin R2cout\[61\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[61] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[62\] GND " "Pin R2cout\[62\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[62] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[63\] GND " "Pin R2cout\[63\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[63] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[64\] GND " "Pin R2cout\[64\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[64] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[65\] GND " "Pin R2cout\[65\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[65] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[66\] GND " "Pin R2cout\[66\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[66] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[67\] GND " "Pin R2cout\[67\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[67] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[68\] GND " "Pin R2cout\[68\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[68] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[69\] GND " "Pin R2cout\[69\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[69] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[70\] GND " "Pin R2cout\[70\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[70] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[71\] GND " "Pin R2cout\[71\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[71] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[72\] GND " "Pin R2cout\[72\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[72] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[73\] GND " "Pin R2cout\[73\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[73] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[74\] GND " "Pin R2cout\[74\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[74] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[75\] GND " "Pin R2cout\[75\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[75] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[76\] GND " "Pin R2cout\[76\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[76] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[77\] GND " "Pin R2cout\[77\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[77] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[78\] GND " "Pin R2cout\[78\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[78] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[79\] GND " "Pin R2cout\[79\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[79] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[80\] GND " "Pin R2cout\[80\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[80] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[81\] GND " "Pin R2cout\[81\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[81] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[82\] GND " "Pin R2cout\[82\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[82] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[83\] GND " "Pin R2cout\[83\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[83] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[84\] GND " "Pin R2cout\[84\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[84] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[85\] GND " "Pin R2cout\[85\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[85] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[86\] GND " "Pin R2cout\[86\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[86] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[87\] GND " "Pin R2cout\[87\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[87] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[88\] GND " "Pin R2cout\[88\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[88] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[89\] GND " "Pin R2cout\[89\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[89] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[90\] GND " "Pin R2cout\[90\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[90] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[91\] GND " "Pin R2cout\[91\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[91] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[92\] GND " "Pin R2cout\[92\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[92] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[93\] GND " "Pin R2cout\[93\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[93] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[94\] GND " "Pin R2cout\[94\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[94] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[95\] GND " "Pin R2cout\[95\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[95] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[96\] GND " "Pin R2cout\[96\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[96] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[97\] GND " "Pin R2cout\[97\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[97] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[98\] GND " "Pin R2cout\[98\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[98] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[99\] GND " "Pin R2cout\[99\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[99] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[100\] GND " "Pin R2cout\[100\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[100] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[101\] GND " "Pin R2cout\[101\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[101] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[102\] GND " "Pin R2cout\[102\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[102] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[103\] GND " "Pin R2cout\[103\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[103] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[104\] GND " "Pin R2cout\[104\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[104] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[105\] GND " "Pin R2cout\[105\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[105] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[106\] GND " "Pin R2cout\[106\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[106] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[107\] GND " "Pin R2cout\[107\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[107] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[108\] GND " "Pin R2cout\[108\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[108] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[109\] GND " "Pin R2cout\[109\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[109] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[110\] GND " "Pin R2cout\[110\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[110] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[111\] GND " "Pin R2cout\[111\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[111] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[112\] GND " "Pin R2cout\[112\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[112] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[113\] GND " "Pin R2cout\[113\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[113] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[114\] GND " "Pin R2cout\[114\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[114] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[115\] GND " "Pin R2cout\[115\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[115] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[116\] GND " "Pin R2cout\[116\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[116] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[117\] GND " "Pin R2cout\[117\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[117] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[118\] GND " "Pin R2cout\[118\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[118] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[119\] GND " "Pin R2cout\[119\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[119] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[120\] GND " "Pin R2cout\[120\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[120] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[121\] GND " "Pin R2cout\[121\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[121] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[122\] GND " "Pin R2cout\[122\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[122] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[123\] GND " "Pin R2cout\[123\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[123] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[124\] GND " "Pin R2cout\[124\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[124] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[125\] GND " "Pin R2cout\[125\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[125] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[126\] GND " "Pin R2cout\[126\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[126] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "R2cout\[127\] GND " "Pin R2cout\[127\] has GND driving its datain port" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { R2cout[127] } } } { "medicion_frecuencia.sv" "" { Text "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/medicion_frecuencia.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab3/ALU.1/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1631252189099 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1631252189099 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1631252189103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631252189348 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep  9 23:36:29 2021 " "Processing ended: Thu Sep  9 23:36:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631252189348 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631252189348 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631252189348 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631252189348 ""}
