{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476702558080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476702558080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:39:17 2016 " "Processing started: Mon Oct 17 16:39:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476702558080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702558080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c iitb_risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c iitb_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702558081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476702558247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_files/regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhd_files/regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Behave " "Found design unit 1: RegFile-Behave" {  } { { "vhd_files/regfile.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/regfile.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572966 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "vhd_files/regfile.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/regfile.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702572966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_files/datareg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhd_files/datareg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-NBits " "Found design unit 1: DataRegister-NBits" {  } { { "vhd_files/datareg.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/datareg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572967 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "vhd_files/datareg.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/datareg.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702572967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_files/bigmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd_files/bigmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigmux-big " "Found design unit 1: bigmux-big" {  } { { "vhd_files/bigmux.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/bigmux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572968 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigmux " "Found entity 1: bigmux" {  } { { "vhd_files/bigmux.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/bigmux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702572968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd_files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-implementation " "Found design unit 1: alu-implementation" {  } { { "vhd_files/alu.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572968 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "vhd_files/alu.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702572968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_files/all_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhd_files/all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_components " "Found design unit 1: all_components" {  } { { "vhd_files/all_components.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/all_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702572969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_files/iitb_risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhd_files/iitb_risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-Behave " "Found design unit 1: iitb_risc-Behave" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572970 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476702572970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702572970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iitb_risc " "Elaborating entity \"iitb_risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476702573037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "vhd_files/iitb_risc.vhdl" "alu1" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476702573039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigmux alu:alu1\|bigmux:final " "Elaborating entity \"bigmux\" for hierarchy \"alu:alu1\|bigmux:final\"" {  } { { "vhd_files/alu.vhd" "final" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/alu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476702573040 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1 bigmux.vhd(18) " "VHDL Signal Declaration warning at bigmux.vhd(18): used explicit default value for signal \"s1\" because signal was never assigned a value" {  } { { "vhd_files/bigmux.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/bigmux.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476702573040 "|iitb_risc|alu:alu1|bigmux:final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regfile1 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:regfile1\"" {  } { { "vhd_files/iitb_risc.vhdl" "regfile1" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476702573041 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "En regfile.vhdl(19) " "VHDL Signal Declaration warning at regfile.vhdl(19): used implicit default value for signal \"En\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhd_files/regfile.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/regfile.vhdl" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1476702573042 "|iitb_risc|RegFile:regfile1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister RegFile:regfile1\|DataRegister:\\RegFile:0:RegFileX " "Elaborating entity \"DataRegister\" for hierarchy \"RegFile:regfile1\|DataRegister:\\RegFile:0:RegFileX\"" {  } { { "vhd_files/regfile.vhdl" "\\RegFile:0:RegFileX" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/regfile.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476702573065 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[0\] GND " "Pin \"D1\[0\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[1\] GND " "Pin \"D1\[1\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[2\] GND " "Pin \"D1\[2\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[3\] GND " "Pin \"D1\[3\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[4\] GND " "Pin \"D1\[4\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[5\] GND " "Pin \"D1\[5\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[6\] GND " "Pin \"D1\[6\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[7\] GND " "Pin \"D1\[7\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[8\] GND " "Pin \"D1\[8\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[9\] GND " "Pin \"D1\[9\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[10\] GND " "Pin \"D1\[10\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[11\] GND " "Pin \"D1\[11\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[12\] GND " "Pin \"D1\[12\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[13\] GND " "Pin \"D1\[13\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[14\] GND " "Pin \"D1\[14\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[15\] GND " "Pin \"D1\[15\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[0\] GND " "Pin \"D2\[0\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[1\] GND " "Pin \"D2\[1\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[2\] GND " "Pin \"D2\[2\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[3\] GND " "Pin \"D2\[3\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[4\] GND " "Pin \"D2\[4\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[5\] GND " "Pin \"D2\[5\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[6\] GND " "Pin \"D2\[6\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[7\] GND " "Pin \"D2\[7\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[8\] GND " "Pin \"D2\[8\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[9\] GND " "Pin \"D2\[9\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[10\] GND " "Pin \"D2\[10\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[11\] GND " "Pin \"D2\[11\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[12\] GND " "Pin \"D2\[12\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[13\] GND " "Pin \"D2\[13\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[14\] GND " "Pin \"D2\[14\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[15\] GND " "Pin \"D2\[15\]\" is stuck at GND" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476702573325 "|iitb_risc|D2[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1476702573325 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[0\] " "No output dependent on input pin \"D3\[0\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[1\] " "No output dependent on input pin \"D3\[1\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[2\] " "No output dependent on input pin \"D3\[2\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[3\] " "No output dependent on input pin \"D3\[3\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[4\] " "No output dependent on input pin \"D3\[4\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[5\] " "No output dependent on input pin \"D3\[5\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[6\] " "No output dependent on input pin \"D3\[6\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[7\] " "No output dependent on input pin \"D3\[7\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[8\] " "No output dependent on input pin \"D3\[8\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[9\] " "No output dependent on input pin \"D3\[9\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[10\] " "No output dependent on input pin \"D3\[10\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[11\] " "No output dependent on input pin \"D3\[11\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[12\] " "No output dependent on input pin \"D3\[12\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[13\] " "No output dependent on input pin \"D3\[13\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[14\] " "No output dependent on input pin \"D3\[14\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3\[15\] " "No output dependent on input pin \"D3\[15\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|D3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1\[0\] " "No output dependent on input pin \"A1\[0\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1\[1\] " "No output dependent on input pin \"A1\[1\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1\[2\] " "No output dependent on input pin \"A1\[2\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2\[0\] " "No output dependent on input pin \"A2\[0\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2\[1\] " "No output dependent on input pin \"A2\[1\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2\[2\] " "No output dependent on input pin \"A2\[2\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A3\[0\] " "No output dependent on input pin \"A3\[0\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A3\[1\] " "No output dependent on input pin \"A3\[1\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A3\[2\] " "No output dependent on input pin \"A3\[2\]\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|A3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "vhd_files/iitb_risc.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/vhd_files/iitb_risc.vhdl" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476702573342 "|iitb_risc|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476702573342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476702573343 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476702573343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476702573343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476702573343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1230 " "Peak virtual memory: 1230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476702573385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:39:33 2016 " "Processing ended: Mon Oct 17 16:39:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476702573385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476702573385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476702573385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476702573385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1476702574273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476702574274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:39:33 2016 " "Processing started: Mon Oct 17 16:39:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476702574274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1476702574274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB-RISC -c iitb_risc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB-RISC -c iitb_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1476702574274 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1476702574346 ""}
{ "Info" "0" "" "Project  = IITB-RISC" {  } {  } 0 0 "Project  = IITB-RISC" 0 0 "Fitter" 0 0 1476702574347 ""}
{ "Info" "0" "" "Revision = iitb_risc" {  } {  } 0 0 "Revision = iitb_risc" 0 0 "Fitter" 0 0 1476702574347 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1476702574387 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "iitb_risc 5M570ZF256C4 " "Automatically selected device 5M570ZF256C4 for design iitb_risc" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1476702574810 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1476702574810 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1476702574926 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1476702574932 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C4 " "Device 5M1270ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476702574991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C4 " "Device 5M2210ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476702574991 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1476702574991 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "109 109 " "No exact pin location assignment(s) for 109 pins of 109 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1476702575010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "iitb_risc.sdc " "Synopsys Design Constraints File file not found: 'iitb_risc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1476702575063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1476702575064 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1476702575065 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1476702575066 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1476702575068 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1476702575068 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1476702575068 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1476702575068 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476702575071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476702575071 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1476702575088 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1476702575093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1476702575095 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1476702575106 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1476702575117 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1476702575118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1476702575118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1476702575118 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "109 unused 3.3V 59 50 0 " "Number of I/O pins in group: 109 (unused VREF, 3.3V VCCIO, 59 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1476702575119 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1476702575119 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1476702575119 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 78 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  78 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476702575120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 81 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1476702575120 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1476702575120 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1476702575120 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476702575169 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1476702575190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1476702575322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476702575368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1476702575370 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1476702575431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476702575431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1476702575443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1476702575516 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1476702575516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1476702575525 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1476702575525 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1476702575525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476702575526 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1476702575536 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476702575540 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1476702575563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/output_files/iitb_risc.fit.smsg " "Generated suppressed messages file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/output_files/iitb_risc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1476702575586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1272 " "Peak virtual memory: 1272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476702575600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:39:35 2016 " "Processing ended: Mon Oct 17 16:39:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476702575600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476702575600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476702575600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1476702575600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1476702576507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476702576508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:39:36 2016 " "Processing started: Mon Oct 17 16:39:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476702576508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1476702576508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB-RISC -c iitb_risc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB-RISC -c iitb_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1476702576508 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1476702576721 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1476702576726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476702576816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:39:36 2016 " "Processing ended: Mon Oct 17 16:39:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476702576816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476702576816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476702576816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1476702576816 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1476702576994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1476702577702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476702577703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:39:37 2016 " "Processing started: Mon Oct 17 16:39:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476702577703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702577703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB-RISC -c iitb_risc " "Command: quartus_sta IITB-RISC -c iitb_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702577703 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1476702577818 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702577915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "iitb_risc.sdc " "Synopsys Design Constraints File file not found: 'iitb_risc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578099 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578100 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578100 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578100 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1476702578101 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578105 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1476702578106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578108 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578109 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476702578126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:39:38 2016 " "Processing ended: Mon Oct 17 16:39:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476702578126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476702578126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476702578126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702578126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1476702579014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476702579015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:39:38 2016 " "Processing started: Mon Oct 17 16:39:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476702579015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1476702579015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB-RISC -c iitb_risc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB-RISC -c iitb_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1476702579015 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "iitb_risc.vo iitb_risc_v.sdo /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/simulation/modelsim/ simulation " "Generated files \"iitb_risc.vo\" and \"iitb_risc_v.sdo\" in directory \"/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/IITB-RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1476702579316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1294 " "Peak virtual memory: 1294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476702579337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:39:39 2016 " "Processing ended: Mon Oct 17 16:39:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476702579337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476702579337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476702579337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1476702579337 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1476702579481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476702603169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476702603171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:40:02 2016 " "Processing started: Mon Oct 17 16:40:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476702603171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1476702603171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp IITB-RISC -c iitb_risc --netlist_type=sgate " "Command: quartus_npp IITB-RISC -c iitb_risc --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1476702603172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476702603321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 16:40:03 2016 " "Processing ended: Mon Oct 17 16:40:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476702603321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476702603321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476702603321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1476702603321 ""}
