Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Dec 26 10:24:23 2018
| Host         : Ali-Tabesh-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file division_control_sets_placed.rpt
| Design       : division
| Device       : xc7vx485t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    16 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              95 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                   |                  |                4 |              4 |
|  clk_IBUF_BUFG | SC[4]_i_1_n_0     | Start_IBUF       |                2 |              5 |
|  clk_IBUF_BUFG | tempA[15]_i_1_n_0 |                  |                5 |             15 |
|  clk_IBUF_BUFG | tempA[31]_i_1_n_0 |                  |                6 |             16 |
|  clk_IBUF_BUFG | tempAAA           |                  |                8 |             31 |
|  clk_IBUF_BUFG | Start_IBUF        |                  |               10 |             33 |
+----------------+-------------------+------------------+------------------+----------------+


