{"Source Block": ["hdl/library/axi_dmac/axi_dmac_transfer.v@196:206@HdlIdDef", "wire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_transfer.v@194:204", "wire req_resetn;\n\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@201:211", "wire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@202:212", "wire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@200:210", "wire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@199:209", "wire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@195:205", "\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@197:207", "\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@193:203", "wire req_clk = ctrl_clk;\nwire req_resetn;\n\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@191:201", "wire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@203:213", "\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n\nwire abort_req;\n"]], "Diff Content": {"Delete": [[201, "wire dest_enable;\n"]], "Add": []}}