{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "# 09 - Clock and Control Signals\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The **clock** is the heartbeat of the CPU. It synchronizes all operations, ensuring that data moves through the system in an orderly fashion.\n",
    "\n",
    "**Control signals** tell each component what to do on each clock cycle:\n",
    "- Should the PC increment or load?\n",
    "- Should memory read or write?\n",
    "- Which ALU operation to perform?\n",
    "\n",
    "## Learning Objectives\n",
    "\n",
    "1. Understand clock timing and cycles\n",
    "2. Learn about control signal organization\n",
    "3. Build the Clock and ControlSignals classes"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-1",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "from pathlib import Path\n",
    "\n",
    "project_root = Path.cwd().parent\n",
    "sys.path.insert(0, str(project_root / \"src\"))\n",
    "sys.path.insert(0, str(project_root))\n",
    "\n",
    "print(\"Setup complete!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-2",
   "metadata": {},
   "source": "## Clock Timing\n\nThe clock alternates between high (1) and low (0):\n\n```mermaid\nsequenceDiagram\n    participant CLK as Clock\n    Note over CLK: Cycle 0\n    CLK->>CLK: Rising Edge ↑\n    Note over CLK: HIGH\n    CLK->>CLK: Falling Edge ↓\n    Note over CLK: Cycle 1\n    CLK->>CLK: Rising Edge ↑\n    Note over CLK: HIGH\n    CLK->>CLK: Falling Edge ↓\n    Note over CLK: Cycle 2\n```\n\nOn each **rising edge** (0→1), edge-triggered flip-flops capture their inputs.\n\n## Exercise 1: Clock Generator"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-3",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Clock:\n",
    "    \"\"\"CPU Clock generator.\"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        self.cycle = 0\n",
    "        self.state = 0  # 0 = low, 1 = high\n",
    "\n",
    "    def tick(self) -> int:\n",
    "        \"\"\"Advance clock by one half-cycle.\n",
    "\n",
    "        Returns:\n",
    "            Current cycle number\n",
    "        \"\"\"\n",
    "        # YOUR CODE HERE\n",
    "        # Toggle state (0->1 or 1->0)\n",
    "        # Increment cycle on falling edge (1->0)\n",
    "        pass\n",
    "\n",
    "    def reset(self) -> None:\n",
    "        \"\"\"Reset clock to initial state.\"\"\"\n",
    "        self.cycle = 0\n",
    "        self.state = 0\n",
    "\n",
    "    def get_state(self) -> int:\n",
    "        \"\"\"Get current clock state (0 or 1).\"\"\"\n",
    "        return self.state\n",
    "\n",
    "\n",
    "# Test\n",
    "clk = Clock()\n",
    "print(\"Clock ticks:\")\n",
    "for i in range(10):\n",
    "    cycle = clk.tick()\n",
    "    print(f\"  Tick {i}: state={clk.get_state()}, cycle={cycle}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "## Control Signals\n",
    "\n",
    "Control signals tell each component what to do. Here are the signals we need:\n",
    "\n",
    "| Signal | Purpose |\n",
    "|--------|---------|\n",
    "| `pc_load` | Load new value into PC (for jumps) |\n",
    "| `pc_inc` | Increment PC (normal execution) |\n",
    "| `pc_reset` | Reset PC to 0 |\n",
    "| `mem_read` | Read from memory |\n",
    "| `mem_write` | Write to memory |\n",
    "| `reg_write` | Write to register file |\n",
    "| `alu_op` | 4-bit ALU operation code |\n",
    "| `ir_load` | Load instruction register |\n",
    "| `mem_to_reg` | Data comes from memory (not ALU) |\n",
    "\n",
    "## Exercise 2: Control Signals Container"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "class ControlSignals:\n",
    "    \"\"\"Container for all CPU control signals.\"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        # Program Counter\n",
    "        self.pc_load = 0\n",
    "        self.pc_inc = 0\n",
    "        self.pc_reset = 0\n",
    "\n",
    "        # Memory\n",
    "        self.mem_read = 0\n",
    "        self.mem_write = 0\n",
    "\n",
    "        # Registers\n",
    "        self.reg_write = 0\n",
    "        self.reg_read_a = 0\n",
    "        self.reg_read_b = 0\n",
    "\n",
    "        # ALU\n",
    "        self.alu_op = [0, 0, 0, 0]\n",
    "\n",
    "        # Instruction Register\n",
    "        self.ir_load = 0\n",
    "\n",
    "        # Mux controls\n",
    "        self.alu_src_b = 0  # 0=register, 1=immediate\n",
    "        self.reg_dst = 0  # Which register to write\n",
    "        self.mem_to_reg = 0  # 0=ALU result, 1=memory data\n",
    "\n",
    "    def reset(self) -> None:\n",
    "        \"\"\"Reset all signals to 0.\"\"\"\n",
    "        self.__init__()\n",
    "\n",
    "    def to_dict(self) -> dict:\n",
    "        \"\"\"Convert to dictionary for display.\"\"\"\n",
    "        return {\n",
    "            \"pc_load\": self.pc_load,\n",
    "            \"pc_inc\": self.pc_inc,\n",
    "            \"mem_read\": self.mem_read,\n",
    "            \"mem_write\": self.mem_write,\n",
    "            \"reg_write\": self.reg_write,\n",
    "            \"alu_op\": self.alu_op,\n",
    "            \"ir_load\": self.ir_load,\n",
    "            \"mem_to_reg\": self.mem_to_reg,\n",
    "        }\n",
    "\n",
    "\n",
    "# Test\n",
    "signals = ControlSignals()\n",
    "print(\"Default signals:\")\n",
    "for name, value in signals.to_dict().items():\n",
    "    print(f\"  {name}: {value}\")\n",
    "\n",
    "# Set up for a LOAD instruction\n",
    "print(\"\\nSignals for LOAD instruction:\")\n",
    "signals.mem_read = 1\n",
    "signals.mem_to_reg = 1\n",
    "signals.reg_write = 1\n",
    "for name, value in signals.to_dict().items():\n",
    "    if value != 0 and value != [0, 0, 0, 0]:\n",
    "        print(f\"  {name}: {value}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "## Control Signal Examples\n",
    "\n",
    "Let's see what signals are needed for different instructions:\n",
    "\n",
    "### FETCH (all instructions start here)\n",
    "```\n",
    "mem_read = 1   (read instruction from memory)\n",
    "ir_load = 1    (store in instruction register)\n",
    "```\n",
    "\n",
    "### ADD Rd, Rs1, Rs2\n",
    "```\n",
    "alu_op = ADD   (select addition)\n",
    "reg_write = 1  (write result to Rd)\n",
    "pc_inc = 1     (go to next instruction)\n",
    "```\n",
    "\n",
    "### LOAD Rd, addr\n",
    "```\n",
    "mem_read = 1   (read from memory)\n",
    "mem_to_reg = 1 (result comes from memory)\n",
    "reg_write = 1  (write to register)\n",
    "pc_inc = 1     (next instruction)\n",
    "```\n",
    "\n",
    "### JMP addr\n",
    "```\n",
    "pc_load = 1    (load new PC value)\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-7",
   "metadata": {},
   "outputs": [],
   "source": [
    "def signals_for_instruction(instruction: str) -> ControlSignals:\n",
    "    \"\"\"Generate control signals for an instruction (demo).\"\"\"\n",
    "    signals = ControlSignals()\n",
    "\n",
    "    if instruction == \"FETCH\":\n",
    "        signals.mem_read = 1\n",
    "        signals.ir_load = 1\n",
    "    elif instruction == \"ADD\":\n",
    "        signals.alu_op = [0, 0, 0, 0]  # ADD opcode\n",
    "        signals.reg_write = 1\n",
    "        signals.pc_inc = 1\n",
    "    elif instruction == \"LOAD\":\n",
    "        signals.mem_read = 1\n",
    "        signals.mem_to_reg = 1\n",
    "        signals.reg_write = 1\n",
    "        signals.pc_inc = 1\n",
    "    elif instruction == \"STORE\":\n",
    "        signals.mem_write = 1\n",
    "        signals.pc_inc = 1\n",
    "    elif instruction == \"JMP\":\n",
    "        signals.pc_load = 1\n",
    "\n",
    "    return signals\n",
    "\n",
    "\n",
    "# Display signals for each instruction type\n",
    "for instr in [\"FETCH\", \"ADD\", \"LOAD\", \"STORE\", \"JMP\"]:\n",
    "    print(f\"\\n{instr}:\")\n",
    "    sig = signals_for_instruction(instr)\n",
    "    for name, value in sig.to_dict().items():\n",
    "        if value != 0 and value != [0, 0, 0, 0]:\n",
    "            print(f\"  {name} = {value}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "## Copy Your Implementation\n",
    "\n",
    "Once your code works, copy the `Clock` and `ControlSignals` classes to `src/computer/clock.py`"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "## Validation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-10",
   "metadata": {},
   "outputs": [],
   "source": [
    "from utils.checker import check\n",
    "\n",
    "check(\"clock\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "We've built the timing and control infrastructure:\n",
    "\n",
    "| Component | Purpose |\n",
    "|-----------|--------|\n",
    "| Clock | Generates timing signal |\n",
    "| ControlSignals | Container for all control lines |\n",
    "\n",
    "### Key Concepts\n",
    "\n",
    "1. **Clock** synchronizes all operations\n",
    "2. **Rising edge** triggers state changes\n",
    "3. **Control signals** tell components what to do\n",
    "4. Each instruction requires specific signal combinations\n",
    "\n",
    "### What's Next?\n",
    "\n",
    "Now we need to define our **Instruction Set Architecture (ISA)** - the language our CPU speaks!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}