// Seed: 2029382246
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3
    , id_11,
    output supply1 id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    input wor id_9
);
  assign id_5 = id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd5,
    parameter id_23 = 32'd20,
    parameter id_6  = 32'd36,
    parameter id_7  = 32'd44
) (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    output supply1 id_3,
    output tri0 id_4
    , id_21,
    input tri1 id_5,
    input uwire _id_6,
    output supply1 _id_7,
    input wor id_8,
    output tri id_9,
    input tri0 _id_10,
    output uwire id_11,
    input wor id_12,
    output supply1 id_13,
    input wor id_14,
    input tri id_15,
    output supply1 id_16,
    input uwire id_17,
    output wor id_18,
    input tri1 id_19
);
  logic [id_7 : id_10] id_22;
  ;
  assign id_13 = -1;
  wire _id_23[-1 : id_6];
  module_0 modCall_1 (
      id_0,
      id_19,
      id_1,
      id_17,
      id_18,
      id_4,
      id_5,
      id_15,
      id_19,
      id_8
  );
  assign modCall_1.id_2 = 0;
  assign id_22 = id_21[id_23];
  logic id_24;
endmodule
