/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_davic_dma_ch1_state.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 7:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:11:21 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_davic_dma_ch1_state.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 7:43p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DAVIC_DMA_CH1_STATE_H__
#define BCHP_DAVIC_DMA_CH1_STATE_H__

/***************************************************************************
 *DAVIC_DMA_CH1_STATE - DMA Channel 1 State RAM
 ***************************************************************************/
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM1          0x02040a00 /* Ring Start Address */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2          0x02040a04 /* State/Bytes Done/Ring Offset */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM3          0x02040a08 /* Buffer Descriptors Word 1 */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM4          0x02040a0c /* Buffer Descriptors Word 2 */

/***************************************************************************
 *STRAM1 - Ring Start Address
 ***************************************************************************/
/* DAVIC_DMA_CH1_STATE :: STRAM1 :: BaseDescPointer [31:00] */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM1_BaseDescPointer_MASK       0xffffffff
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM1_BaseDescPointer_SHIFT      0

/***************************************************************************
 *STRAM2 - State/Bytes Done/Ring Offset
 ***************************************************************************/
/* DAVIC_DMA_CH1_STATE :: STRAM2 :: State [31:30] */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_State_MASK                 0xc0000000
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_State_SHIFT                30

/* DAVIC_DMA_CH1_STATE :: STRAM2 :: reserved0 [29:28] */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_reserved0_MASK             0x30000000
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_reserved0_SHIFT            28

/* DAVIC_DMA_CH1_STATE :: STRAM2 :: BytesDone [27:16] */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_BytesDone_MASK             0x0fff0000
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_BytesDone_SHIFT            16

/* DAVIC_DMA_CH1_STATE :: STRAM2 :: reserved1 [15:13] */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_reserved1_MASK             0x0000e000
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_reserved1_SHIFT            13

/* DAVIC_DMA_CH1_STATE :: STRAM2 :: RingOffset [12:00] */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_RingOffset_MASK            0x00001fff
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM2_RingOffset_SHIFT           0

/***************************************************************************
 *STRAM3 - Buffer Descriptors Word 1
 ***************************************************************************/
/* DAVIC_DMA_CH1_STATE :: STRAM3 :: DescWord1 [31:00] */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM3_DescWord1_MASK             0xffffffff
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM3_DescWord1_SHIFT            0

/***************************************************************************
 *STRAM4 - Buffer Descriptors Word 2
 ***************************************************************************/
/* DAVIC_DMA_CH1_STATE :: STRAM4 :: DescWord2 [31:00] */
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM4_DescWord2_MASK             0xffffffff
#define BCHP_DAVIC_DMA_CH1_STATE_STRAM4_DescWord2_SHIFT            0

#endif /* #ifndef BCHP_DAVIC_DMA_CH1_STATE_H__ */

/* End of File */
