Implementation of a single cycle architecture for add, addc, addic, sub shift and mul instructions .
