INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sources_1/new/my_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.srcs/sim_1/new/my_DSP_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_DSP_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Kibii/OneDrive/Dokumente/Vivado/DSP_Testbench/DSP_Testbench.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
