INFO-FLOW: Workspace /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1 opened at Mon Feb 26 05:31:15 PST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.12 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.26 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.4 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.71 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./thresholded_sobel_edge_detector/solution1/directives.tcl 
Execute     set_directive_top -name thresholded_sobel_edge_detector thresholded_sobel_edge_detector 
INFO: [HLS 200-1510] Running: set_directive_top -name thresholded_sobel_edge_detector thresholded_sobel_edge_detector 
INFO-FLOW: Setting directive 'TOP' name=thresholded_sobel_edge_detector 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 103.709 MB.
INFO: [HLS 200-10] Analyzing design file '../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp -foptimization-record-file=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.thresholded_sobel_edge_detector.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.thresholded_sobel_edge_detector.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.thresholded_sobel_edge_detector.cpp.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top thresholded_sobel_edge_detector -name=thresholded_sobel_edge_detector 
INFO-FLOW: Setting directive 'TOP' name=thresholded_sobel_edge_detector 
INFO-FLOW: Setting directive 'TOP' name=thresholded_sobel_edge_detector 
INFO-FLOW: Setting directive 'TOP' name=thresholded_sobel_edge_detector 
INFO-FLOW: Setting directive 'TOP' name=thresholded_sobel_edge_detector 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=thresholded_sobel_edge_detector 
INFO-FLOW: Setting directive 'TOP' name=thresholded_sobel_edge_detector 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/.systemc_flag -fix-errors /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.01 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/all.directive.json -fix-errors /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.7 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang-tidy.thresholded_sobel_edge_detector.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang-tidy.thresholded_sobel_edge_detector.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang-tidy.thresholded_sobel_edge_detector.pp.0.cpp.err.log 
Command         ap_eval done; 2.76 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 3.07 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xilinx-dataflow-lawyer.thresholded_sobel_edge_detector.pp.0.cpp.diag.yml /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xilinx-dataflow-lawyer.thresholded_sobel_edge_detector.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xilinx-dataflow-lawyer.thresholded_sobel_edge_detector.pp.0.cpp.err.log 
Command       ap_eval done; 1.29 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1165:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1438:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1448:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.thresholded_sobel_edge_detector.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.pp.0.cpp -I/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.bc > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.thresholded_sobel_edge_detector.pp.0.cpp.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.thresholded_sobel_edge_detector.pp.0.cpp.err.log 
Command       ap_eval done; 1.42 sec.
WARNING: [HLS 207-5301] unused parameter 'index': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:667:87
WARNING: [HLS 207-5301] unused parameter 'index': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:687:60
WARNING: [HLS 207-5301] unused parameter 'index': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1255:102
WARNING: [HLS 207-5301] unused parameter 'index': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1565:34
WARNING: [HLS 207-5301] unused parameter 't1': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:45:52
WARNING: [HLS 207-5301] unused parameter 'm1': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:48:52
WARNING: [HLS 207-5301] unused parameter 'b1': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:51:52
WARNING: [HLS 207-5301] unused parameter 'm0': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:95:52
WARNING: [HLS 207-5301] unused parameter 'm1': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:96:52
WARNING: [HLS 207-5301] unused parameter 'm2': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:97:52
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:336:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:340:9
WARNING: [HLS 207-5301] unused parameter 'src_buf3': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:565:54
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:846:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:850:9
WARNING: [HLS 207-5301] unused parameter 'src_buf4': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1251:54
WARNING: [HLS 207-5301] unused parameter '_src_mat': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1542:58
WARNING: [HLS 207-5301] unused parameter 'read_index': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1558:26
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1694:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1698:9
WARNING: [HLS 207-5301] unused parameter '_policytype': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:133:138
WARNING: [HLS 207-5301] unused parameter '_policytype': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:151:138
WARNING: [HLS 207-5301] unused parameter 'p': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:201:57
WARNING: [HLS 207-5301] unused parameter 'comp_op': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:201:138
WARNING: [HLS 207-5301] unused parameter 'p': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:212:57
WARNING: [HLS 207-5301] unused parameter 'q': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:212:94
WARNING: [HLS 207-5301] unused parameter 'comp_op': /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:212:138
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.07 seconds. CPU system time: 0.42 seconds. Elapsed time: 11.8 seconds; current allocated memory: 106.594 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.g.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.0.bc > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.3 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.3 sec.
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=thresholded_sobel_edge_detector -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=thresholded_sobel_edge_detector -reflow-float-conversion -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.98 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.98 sec.
Execute       run_link_or_opt -out /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=thresholded_sobel_edge_detector 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=thresholded_sobel_edge_detector -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=thresholded_sobel_edge_detector -mllvm -hls-db-dir -mllvm /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.lto.bc > /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 2.45 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 0>::stream()' into 'hls::stream<ap_uint<24>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 2>::stream()' into 'xf::cv::Mat<9, 720, 1280, 1, 2>::Mat(int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 720, 1280, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<9, 720, 1280, 1, 2>::Mat(int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'hls::stream<ap_uint<8>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 2>::stream()' into 'xf::cv::Mat<0, 720, 1280, 1, 2>::Mat(int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:447:5)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 720, 1280, 1, 2>::Mat(int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:654:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::Axi2AxiStream(ap_uint<64>*, hls::stream<ap_uint<64>, 0>&, ap_uint<20>&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1029:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read(ap_uint<64>&)' into 'hls::stream<ap_uint<64>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 0>::write(ap_uint<24> const&)' into 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<24>, 2>&, int, int, int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<24>, 2>&, int, int, int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1088:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::Axi2Mat(ap_uint<64>*, hls::stream<ap_uint<24>, 2>&, int, int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 0>::read(ap_uint<24>&)' into 'hls::stream<ap_uint<24>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<24>, 0>::read()' into 'xf::cv::Mat<9, 720, 1280, 1, 2>::read(int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:669:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'xf::cv::Mat<0, 720, 1280, 1, 2>::write(int, ap_uint<8>)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:689:10)
INFO: [HLS 214-131] Inlining function 'CalculateGRAY(unsigned char, unsigned char, unsigned char)' into 'void xf::cv::xfrgb2gray<9, 0, 720, 1280, 1, 9, 1, 460800>(xf::cv::Mat<9, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4776:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::Mat<0, 720, 1280, 1, 2>::read(int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:669:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, StreamType<1>::name (*) [(1280) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:269:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, StreamType<1>::name (*) [(1280) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:268:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, StreamType<1>::name (*) [(1280) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:258:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, StreamType<1>::name (*) [(1280) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:257:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, StreamType<1>::name (*) [(1280) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:254:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, StreamType<1>::name (*) [(1280) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:253:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:439:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:438:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::ProcessSobel3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, StreamType<1>::name (*) [(1280) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:385:9)
INFO: [HLS 214-131] Inlining function 'void kernel_add::apply<0>(PixelType<0>::name&, PixelType<0>::name&, PixelType<0>::name&, int)' into 'void xf::cv::xFarithm_proc<0, 720, 1280, 1, 0, 1, 1, 1, 1280, kernel_add, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Scalar<DataType<0, 1>::channel, unsigned char>, xf::cv::Mat<0, 720, 1280, 1, 2>&, int, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:844:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<1, unsigned char>::Scalar(unsigned char)' into 'void xf::cv::add<0, 0, 720, 1280, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:871:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1364:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::write(ap_uint<64> const&)' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1354:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1339:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::read()' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::AxiStream2Axi(hls::stream<ap_uint<64>, 0>&, ap_uint<64>*, ap_uint<18>&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1407:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<64>, 0>::stream()' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::Mat2Axi(hls::stream<ap_uint<8>, 2>&, ap_uint<64>*, int, int, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443:42)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 720, 1280, 1, 2>::Mat(int, int)' into 'thresholded_sobel_edge_detector(ap_uint<64>*, ap_uint<64>*, unsigned int, unsigned int, short)' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:46:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::Mat(int, int)' into 'thresholded_sobel_edge_detector(ap_uint<64>*, ap_uint<64>*, unsigned int, unsigned int, short)' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:47:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::Mat(int, int)' into 'thresholded_sobel_edge_detector(ap_uint<64>*, ap_uint<64>*, unsigned int, unsigned int, short)' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:48:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::Mat(int, int)' into 'thresholded_sobel_edge_detector(ap_uint<64>*, ap_uint<64>*, unsigned int, unsigned int, short)' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:49:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::Mat(int, int)' into 'thresholded_sobel_edge_detector(ap_uint<64>*, ap_uint<64>*, unsigned int, unsigned int, short)' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:50:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::Mat(int, int)' into 'thresholded_sobel_edge_detector(ap_uint<64>*, ap_uint<64>*, unsigned int, unsigned int, short)' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:51:47)
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp'
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_threshold.hpp:71:30) in function 'xf::cv::xFThresholdKernel<0, 720, 1280, 0, 1, 1, 1, 1280>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_threshold.hpp:71:30)
INFO: [HLS 214-186] Unrolling loop 'procLoop' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:833:13) in function 'xf::cv::xFarithm_proc<0, 720, 1280, 1, 0, 1, 1, 1, 1280, kernel_add, 1>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:833:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-186] Unrolling loop 'Compute_Grad_Loop' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:153:5) in function 'xf::cv::xFSobel3x3<1, 1, 0, 0>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_4772_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4772:32) in function 'xf::cv::xfrgb2gray<9, 0, 720, 1280, 1, 9, 1, 460800>' completely with a factor of 1 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4772:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:147:23) in function 'ExtractUYVYPixels<9>' completely with a factor of 3 (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color_utils.hpp:147:23)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::Array2xfMat(ap_uint<64>*, xf::cv::Mat<9, 720, 1280, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<64, 9, 720, 1280, 1>(ap_uint<64>*, xf::cv::Mat<9, 720, 1280, 1, 2>&, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:524:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<9, 720, 1280, 1, 2>::read(int)' into 'void xf::cv::xfrgb2gray<9, 0, 720, 1280, 1, 9, 1, 460800>(xf::cv::Mat<9, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4748:0)
INFO: [HLS 214-178] Inlining function 'void ExtractUYVYPixels<9>(StreamType<9>::name, ap_uint<8>*)' into 'void xf::cv::xfrgb2gray<9, 0, 720, 1280, 1, 9, 1, 460800>(xf::cv::Mat<9, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4748:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xf::cv::xfrgb2gray<9, 0, 720, 1280, 1, 9, 1, 460800>(xf::cv::Mat<9, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4748:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::write(int, ap_uint<8>)' into 'void xf::cv::xfrgb2gray<9, 0, 720, 1280, 1, 9, 1, 460800>(xf::cv::Mat<9, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4748:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xfrgb2gray<9, 0, 720, 1280, 1, 9, 1, 460800>(xf::cv::Mat<9, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' into 'void xf::cv::rgb2gray<9, 0, 720, 1280, 1>(xf::cv::Mat<9, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_cvt_color.hpp:4786:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::read(int)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:304:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::write(int, ap_uint<8>)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:304:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::read(int)' into 'void xf::cv::xFarithm_proc<0, 720, 1280, 1, 0, 1, 1, 1, 1280, kernel_add, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Scalar<DataType<0, 1>::channel, unsigned char>, xf::cv::Mat<0, 720, 1280, 1, 2>&, int, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:805:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::write(int, ap_uint<8>)' into 'void xf::cv::xFarithm_proc<0, 720, 1280, 1, 0, 1, 1, 1, 1280, kernel_add, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Scalar<DataType<0, 1>::channel, unsigned char>, xf::cv::Mat<0, 720, 1280, 1, 2>&, int, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:805:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFarithm_proc<0, 720, 1280, 1, 0, 1, 1, 1, 1280, kernel_add, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Scalar<DataType<0, 1>::channel, unsigned char>, xf::cv::Mat<0, 720, 1280, 1, 2>&, int, unsigned short, unsigned short)' into 'void xf::cv::add<0, 0, 720, 1280, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/core/xf_arithm.hpp:856:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::read(int)' into 'void xf::cv::xFThresholdKernel<0, 720, 1280, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, ap_uint<8>, short, short, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_threshold.hpp:47:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 720, 1280, 1, 2>::write(int, ap_uint<8>)' into 'void xf::cv::xFThresholdKernel<0, 720, 1280, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, ap_uint<8>, short, short, unsigned short, unsigned short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_threshold.hpp:47:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFThresholdKernel<0, 720, 1280, 0, 1, 1, 1, 1280>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, ap_uint<8>, short, short, unsigned short, unsigned short)' into 'void xf::cv::Threshold<0, 0, 720, 1280, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, short, short)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_threshold.hpp:109:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 720, 1280, 1, 2>&, ap_uint<64>*, int)' into 'void xf::cv::xfMat2Array<64, 0, 720, 1280, 1, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, ap_uint<64>*, int)' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:514:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'thresholded_sobel_edge_detector(ap_uint<64>*, ap_uint<64>*, unsigned int, unsigned int, short)' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:38:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'thresholded_sobel_edge_detector(ap_uint<64>*, ap_uint<64>*, unsigned int, unsigned int, short)' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'MMIterInLoop1'(/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024:9) has been inferred on port 'gmem1' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1024:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'MMIterOutLoop2'(/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402:9) has been inferred on port 'gmem2' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint.1s' into 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::AxiStream2MatStream(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<24>, 2>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'void xf::cv::rgb2gray<9, 0, 720, 1280, 1>(xf::cv::Mat<9, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'void xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, unsigned short, unsigned short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'void xf::cv::add<0, 0, 720, 1280, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.7s' into 'void xf::cv::Threshold<0, 0, 720, 1280, 1>(xf::cv::Mat<0, 720, 1280, 1, 2>&, xf::cv::Mat<0, 720, 1280, 1, 2>&, short, short) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint.43s' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint.43s' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uints' into 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream(hls::stream<ap_uint<8>, 2>&, hls::stream<ap_uint<64>, 0>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.89 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.11 seconds; current allocated memory: 110.193 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 110.198 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top thresholded_sobel_edge_detector -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.0.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 138.185 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.1.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.31 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 156.629 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.g.1.bc to /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.o.1.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'GradientValuesX.V' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:313) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'GradientValuesY.V' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf1.V' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:322) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf2.V' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:323) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf3.V' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:324) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'thresholded_sobel_edge_detector' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:33)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::Axi2Mat' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160:5), detected/extracted 6 process function(s): 
	 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::Axi2Mat.entry13'
	 'xf::cv::MMIter<64, 9, 720, 1280, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIter<64, 9, 720, 1280, 1, 2>::addrbound'
	 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::Axi2Mat_Block_.split26_proc'
	 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::AxiStream2MatStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::Mat2AxiStream' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1372:9), detected/extracted 2 process function(s): 
	 'xf::cv::MMIter<64, 0, 720, 1280, 1, 2>::last_blk_pxl_width19'
	 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::Mat2Axi' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1443:5), detected/extracted 5 process function(s): 
	 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::Mat2Axi.entry22'
	 'xf::cv::MMIter<64, 0, 720, 1280, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::Mat2Axi_Block_.split35_proc'
	 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'thresholded_sobel_edge_detector' (../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:33), detected/extracted 7 process function(s): 
	 'Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27'
	 'xf::cv::Array2xfMat<64, 9, 720, 1280, 1>'
	 'xf::cv::rgb2gray<9, 0, 720, 1280, 1>'
	 'xf::cv::Sobel<0, 3, 0, 0, 720, 1280, 1, false>'
	 'xf::cv::add<0, 0, 720, 1280, 1>'
	 'xf::cv::Threshold<0, 0, 720, 1280, 1>'
	 'xf::cv::xfMat2Array<64, 0, 720, 1280, 1, 1>'.
Command         transform done; 1.06 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:95:52) to (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:126:5) in function 'xf::cv::xFGradientY3x3<0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:45:52) to (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:79:5) in function 'xf::cv::xFGradientX3x3<0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9) in function 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085:25) to (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092:13) in function 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::AxiStream2MatStream'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1083:40) to (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104:17) in function 'xf::cv::MMIterIn<64, 9, 720, 1280, 1, 2>::AxiStream2MatStream'... converting 3 basic blocks.
Command         transform done; 0.71 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 200.005 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.o.2.bc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'Row_Loop' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:305:17) in function 'xf::cv::xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319:28) in function 'xf::cv::MMIterOut<64, 0, 720, 1280, 1, 1, 2>::MatStream2AxiStream'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:353:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[1]' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354:27)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V[0]' (/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228:31)
WARNING: [HLS 200-1449] Process Axi2AxiStream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Mat2AxiStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process Array2xfMat<64, 9, 720, 1280, 1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 1.7 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 465.626 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.23 sec.
Command     elaborate done; 23.16 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'thresholded_sobel_edge_detector' ...
Execute       ap_set_top_model thresholded_sobel_edge_detector 
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27' to 'Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat.entry3' to 'Axi2Mat_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat.entry13' to 'Axi2Mat_entry13'.
WARNING: [SYN 201-103] Legalizing function name 'Axi2Mat_Block_.split26_proc' to 'Axi2Mat_Block_split26_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<64, 9, 720, 1280, 1>' to 'Array2xfMat_64_9_720_1280_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'rgb2gray<9, 0, 720, 1280, 1>' to 'rgb2gray_9_0_720_1280_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientX3x3<0, 0>' to 'xFGradientX3x3_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientY3x3<0, 0>' to 'xFGradientY3x3_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel3x3<1, 1, 0, 0>' to 'xFSobel3x3_1_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>' to 'xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 0, 720, 1280, 1, false>' to 'Sobel_0_3_0_0_720_1280_1_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'add<0, 0, 720, 1280, 1>' to 'add_0_0_720_1280_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'Threshold<0, 0, 720, 1280, 1>' to 'Threshold_0_0_720_1280_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi.entry22' to 'Mat2Axi_entry22'.
WARNING: [SYN 201-103] Legalizing function name 'addrbound.1' to 'addrbound_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi_Block_.split35_proc' to 'Mat2Axi_Block_split35_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<64, 0, 720, 1280, 1, 1>' to 'xfMat2Array_64_0_720_1280_1_1_s'.
Execute       get_model_list thresholded_sobel_edge_detector -filter all-wo-channel -topdown 
Execute       preproc_iomode -model thresholded_sobel_edge_detector 
Execute       preproc_iomode -model xfMat2Array<64, 0, 720, 1280, 1, 1> 
Execute       preproc_iomode -model Mat2Axi 
Execute       preproc_iomode -model AxiStream2Axi 
Execute       preproc_iomode -model Mat2AxiStream 
Execute       preproc_iomode -model MatStream2AxiStream 
Execute       preproc_iomode -model last_blk_pxl_width19 
Execute       preproc_iomode -model Mat2Axi_Block_.split35_proc 
Execute       preproc_iomode -model addrbound.1 
Execute       preproc_iomode -model Mat2Axi.entry22 
Execute       preproc_iomode -model Threshold<0, 0, 720, 1280, 1> 
Execute       preproc_iomode -model add<0, 0, 720, 1280, 1> 
Execute       preproc_iomode -model Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
Execute       preproc_iomode -model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
Execute       preproc_iomode -model xFSobel3x3<1, 1, 0, 0> 
Execute       preproc_iomode -model xFGradientY3x3<0, 0> 
Execute       preproc_iomode -model xFGradientX3x3<0, 0> 
Execute       preproc_iomode -model rgb2gray<9, 0, 720, 1280, 1> 
Execute       preproc_iomode -model Array2xfMat<64, 9, 720, 1280, 1> 
Execute       preproc_iomode -model Axi2Mat 
Execute       preproc_iomode -model AxiStream2MatStream 
Execute       preproc_iomode -model Axi2AxiStream 
Execute       preproc_iomode -model Axi2Mat_Block_.split26_proc 
Execute       preproc_iomode -model addrbound 
Execute       preproc_iomode -model last_blk_pxl_width 
Execute       preproc_iomode -model Axi2Mat.entry13 
Execute       preproc_iomode -model Axi2Mat.entry3 
Execute       preproc_iomode -model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
Execute       get_model_list thresholded_sobel_edge_detector -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 Axi2Mat.entry3 Axi2Mat.entry13 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 720, 1280, 1>} {rgb2gray<9, 0, 720, 1280, 1>} {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} {xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>} {Sobel<0, 3, 0, 0, 720, 1280, 1, false>} {add<0, 0, 720, 1280, 1>} {Threshold<0, 0, 720, 1280, 1>} Mat2Axi.entry22 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width19 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 720, 1280, 1, 1>} thresholded_sobel_edge_detector
INFO-FLOW: Configuring Module : Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 ...
Execute       set_default_model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
Execute       apply_spec_resource_limit Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
INFO-FLOW: Configuring Module : Axi2Mat.entry3 ...
Execute       set_default_model Axi2Mat.entry3 
Execute       apply_spec_resource_limit Axi2Mat.entry3 
INFO-FLOW: Configuring Module : Axi2Mat.entry13 ...
Execute       set_default_model Axi2Mat.entry13 
Execute       apply_spec_resource_limit Axi2Mat.entry13 
INFO-FLOW: Configuring Module : last_blk_pxl_width ...
Execute       set_default_model last_blk_pxl_width 
Execute       apply_spec_resource_limit last_blk_pxl_width 
INFO-FLOW: Configuring Module : addrbound ...
Execute       set_default_model addrbound 
Execute       apply_spec_resource_limit addrbound 
INFO-FLOW: Configuring Module : Axi2Mat_Block_.split26_proc ...
Execute       set_default_model Axi2Mat_Block_.split26_proc 
Execute       apply_spec_resource_limit Axi2Mat_Block_.split26_proc 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2MatStream ...
Execute       set_default_model AxiStream2MatStream 
Execute       apply_spec_resource_limit AxiStream2MatStream 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<64, 9, 720, 1280, 1> ...
Execute       set_default_model Array2xfMat<64, 9, 720, 1280, 1> 
Execute       apply_spec_resource_limit Array2xfMat<64, 9, 720, 1280, 1> 
INFO-FLOW: Configuring Module : rgb2gray<9, 0, 720, 1280, 1> ...
Execute       set_default_model rgb2gray<9, 0, 720, 1280, 1> 
Execute       apply_spec_resource_limit rgb2gray<9, 0, 720, 1280, 1> 
INFO-FLOW: Configuring Module : xFGradientX3x3<0, 0> ...
Execute       set_default_model xFGradientX3x3<0, 0> 
Execute       apply_spec_resource_limit xFGradientX3x3<0, 0> 
INFO-FLOW: Configuring Module : xFGradientY3x3<0, 0> ...
Execute       set_default_model xFGradientY3x3<0, 0> 
Execute       apply_spec_resource_limit xFGradientY3x3<0, 0> 
INFO-FLOW: Configuring Module : xFSobel3x3<1, 1, 0, 0> ...
Execute       set_default_model xFSobel3x3<1, 1, 0, 0> 
Execute       apply_spec_resource_limit xFSobel3x3<1, 1, 0, 0> 
INFO-FLOW: Configuring Module : xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> ...
Execute       set_default_model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
Execute       apply_spec_resource_limit xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
INFO-FLOW: Configuring Module : Sobel<0, 3, 0, 0, 720, 1280, 1, false> ...
Execute       set_default_model Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
Execute       apply_spec_resource_limit Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
INFO-FLOW: Configuring Module : add<0, 0, 720, 1280, 1> ...
Execute       set_default_model add<0, 0, 720, 1280, 1> 
Execute       apply_spec_resource_limit add<0, 0, 720, 1280, 1> 
INFO-FLOW: Configuring Module : Threshold<0, 0, 720, 1280, 1> ...
Execute       set_default_model Threshold<0, 0, 720, 1280, 1> 
Execute       apply_spec_resource_limit Threshold<0, 0, 720, 1280, 1> 
INFO-FLOW: Configuring Module : Mat2Axi.entry22 ...
Execute       set_default_model Mat2Axi.entry22 
Execute       apply_spec_resource_limit Mat2Axi.entry22 
INFO-FLOW: Configuring Module : addrbound.1 ...
Execute       set_default_model addrbound.1 
Execute       apply_spec_resource_limit addrbound.1 
INFO-FLOW: Configuring Module : Mat2Axi_Block_.split35_proc ...
Execute       set_default_model Mat2Axi_Block_.split35_proc 
Execute       apply_spec_resource_limit Mat2Axi_Block_.split35_proc 
INFO-FLOW: Configuring Module : last_blk_pxl_width19 ...
Execute       set_default_model last_blk_pxl_width19 
Execute       apply_spec_resource_limit last_blk_pxl_width19 
INFO-FLOW: Configuring Module : MatStream2AxiStream ...
Execute       set_default_model MatStream2AxiStream 
Execute       apply_spec_resource_limit MatStream2AxiStream 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<64, 0, 720, 1280, 1, 1> ...
Execute       set_default_model xfMat2Array<64, 0, 720, 1280, 1, 1> 
Execute       apply_spec_resource_limit xfMat2Array<64, 0, 720, 1280, 1, 1> 
INFO-FLOW: Configuring Module : thresholded_sobel_edge_detector ...
Execute       set_default_model thresholded_sobel_edge_detector 
Execute       apply_spec_resource_limit thresholded_sobel_edge_detector 
INFO-FLOW: Model list for preprocess: Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 Axi2Mat.entry3 Axi2Mat.entry13 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 720, 1280, 1>} {rgb2gray<9, 0, 720, 1280, 1>} {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} {xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>} {Sobel<0, 3, 0, 0, 720, 1280, 1, false>} {add<0, 0, 720, 1280, 1>} {Threshold<0, 0, 720, 1280, 1>} Mat2Axi.entry22 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width19 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 720, 1280, 1, 1>} thresholded_sobel_edge_detector
INFO-FLOW: Preprocessing Module: Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 ...
Execute       set_default_model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
Execute       cdfg_preprocess -model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
Execute       rtl_gen_preprocess Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
INFO-FLOW: Preprocessing Module: Axi2Mat.entry3 ...
Execute       set_default_model Axi2Mat.entry3 
Execute       cdfg_preprocess -model Axi2Mat.entry3 
Execute       rtl_gen_preprocess Axi2Mat.entry3 
INFO-FLOW: Preprocessing Module: Axi2Mat.entry13 ...
Execute       set_default_model Axi2Mat.entry13 
Execute       cdfg_preprocess -model Axi2Mat.entry13 
Execute       rtl_gen_preprocess Axi2Mat.entry13 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width ...
Execute       set_default_model last_blk_pxl_width 
Execute       cdfg_preprocess -model last_blk_pxl_width 
Execute       rtl_gen_preprocess last_blk_pxl_width 
INFO-FLOW: Preprocessing Module: addrbound ...
Execute       set_default_model addrbound 
Execute       cdfg_preprocess -model addrbound 
Execute       rtl_gen_preprocess addrbound 
INFO-FLOW: Preprocessing Module: Axi2Mat_Block_.split26_proc ...
Execute       set_default_model Axi2Mat_Block_.split26_proc 
Execute       cdfg_preprocess -model Axi2Mat_Block_.split26_proc 
Execute       rtl_gen_preprocess Axi2Mat_Block_.split26_proc 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       cdfg_preprocess -model Axi2AxiStream 
Execute       rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream ...
Execute       set_default_model AxiStream2MatStream 
Execute       cdfg_preprocess -model AxiStream2MatStream 
Execute       rtl_gen_preprocess AxiStream2MatStream 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       cdfg_preprocess -model Axi2Mat 
Execute       rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<64, 9, 720, 1280, 1> ...
Execute       set_default_model Array2xfMat<64, 9, 720, 1280, 1> 
Execute       cdfg_preprocess -model Array2xfMat<64, 9, 720, 1280, 1> 
Execute       rtl_gen_preprocess Array2xfMat<64, 9, 720, 1280, 1> 
INFO-FLOW: Preprocessing Module: rgb2gray<9, 0, 720, 1280, 1> ...
Execute       set_default_model rgb2gray<9, 0, 720, 1280, 1> 
Execute       cdfg_preprocess -model rgb2gray<9, 0, 720, 1280, 1> 
Execute       rtl_gen_preprocess rgb2gray<9, 0, 720, 1280, 1> 
INFO-FLOW: Preprocessing Module: xFGradientX3x3<0, 0> ...
Execute       set_default_model xFGradientX3x3<0, 0> 
Execute       cdfg_preprocess -model xFGradientX3x3<0, 0> 
Execute       rtl_gen_preprocess xFGradientX3x3<0, 0> 
INFO-FLOW: Preprocessing Module: xFGradientY3x3<0, 0> ...
Execute       set_default_model xFGradientY3x3<0, 0> 
Execute       cdfg_preprocess -model xFGradientY3x3<0, 0> 
Execute       rtl_gen_preprocess xFGradientY3x3<0, 0> 
INFO-FLOW: Preprocessing Module: xFSobel3x3<1, 1, 0, 0> ...
Execute       set_default_model xFSobel3x3<1, 1, 0, 0> 
Execute       cdfg_preprocess -model xFSobel3x3<1, 1, 0, 0> 
Execute       rtl_gen_preprocess xFSobel3x3<1, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> ...
Execute       set_default_model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
Execute       cdfg_preprocess -model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
Execute       rtl_gen_preprocess xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
INFO-FLOW: Preprocessing Module: Sobel<0, 3, 0, 0, 720, 1280, 1, false> ...
Execute       set_default_model Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
Execute       cdfg_preprocess -model Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
Execute       rtl_gen_preprocess Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
INFO-FLOW: Preprocessing Module: add<0, 0, 720, 1280, 1> ...
Execute       set_default_model add<0, 0, 720, 1280, 1> 
Execute       cdfg_preprocess -model add<0, 0, 720, 1280, 1> 
Execute       rtl_gen_preprocess add<0, 0, 720, 1280, 1> 
INFO-FLOW: Preprocessing Module: Threshold<0, 0, 720, 1280, 1> ...
Execute       set_default_model Threshold<0, 0, 720, 1280, 1> 
Execute       cdfg_preprocess -model Threshold<0, 0, 720, 1280, 1> 
Execute       rtl_gen_preprocess Threshold<0, 0, 720, 1280, 1> 
INFO-FLOW: Preprocessing Module: Mat2Axi.entry22 ...
Execute       set_default_model Mat2Axi.entry22 
Execute       cdfg_preprocess -model Mat2Axi.entry22 
Execute       rtl_gen_preprocess Mat2Axi.entry22 
INFO-FLOW: Preprocessing Module: addrbound.1 ...
Execute       set_default_model addrbound.1 
Execute       cdfg_preprocess -model addrbound.1 
Execute       rtl_gen_preprocess addrbound.1 
INFO-FLOW: Preprocessing Module: Mat2Axi_Block_.split35_proc ...
Execute       set_default_model Mat2Axi_Block_.split35_proc 
Execute       cdfg_preprocess -model Mat2Axi_Block_.split35_proc 
Execute       rtl_gen_preprocess Mat2Axi_Block_.split35_proc 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width19 ...
Execute       set_default_model last_blk_pxl_width19 
Execute       cdfg_preprocess -model last_blk_pxl_width19 
Execute       rtl_gen_preprocess last_blk_pxl_width19 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream ...
Execute       set_default_model MatStream2AxiStream 
Execute       cdfg_preprocess -model MatStream2AxiStream 
Execute       rtl_gen_preprocess MatStream2AxiStream 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       cdfg_preprocess -model Mat2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       cdfg_preprocess -model AxiStream2Axi 
Execute       rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       cdfg_preprocess -model Mat2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<64, 0, 720, 1280, 1, 1> ...
Execute       set_default_model xfMat2Array<64, 0, 720, 1280, 1, 1> 
Execute       cdfg_preprocess -model xfMat2Array<64, 0, 720, 1280, 1, 1> 
Execute       rtl_gen_preprocess xfMat2Array<64, 0, 720, 1280, 1, 1> 
INFO-FLOW: Preprocessing Module: thresholded_sobel_edge_detector ...
Execute       set_default_model thresholded_sobel_edge_detector 
Execute       cdfg_preprocess -model thresholded_sobel_edge_detector 
Execute       rtl_gen_preprocess thresholded_sobel_edge_detector 
INFO-FLOW: Model list for synthesis: Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 Axi2Mat.entry3 Axi2Mat.entry13 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 720, 1280, 1>} {rgb2gray<9, 0, 720, 1280, 1>} {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} {xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>} {Sobel<0, 3, 0, 0, 720, 1280, 1, false>} {add<0, 0, 720, 1280, 1>} {Threshold<0, 0, 720, 1280, 1>} Mat2Axi.entry22 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width19 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 720, 1280, 1, 1>} thresholded_sobel_edge_detector
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
Execute       schedule -model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 466.317 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.sched.adb -f 
INFO-FLOW: Finish scheduling Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27.
Execute       set_default_model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
Execute       bind -model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 466.532 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.bind.adb -f 
INFO-FLOW: Finish binding Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat.entry3 
Execute       schedule -model Axi2Mat.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 466.579 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.entry3.
Execute       set_default_model Axi2Mat.entry3 
Execute       bind -model Axi2Mat.entry3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 466.694 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_entry13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat.entry13 
Execute       schedule -model Axi2Mat.entry13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 466.777 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.entry13.
Execute       set_default_model Axi2Mat.entry13 
Execute       bind -model Axi2Mat.entry13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 466.902 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.entry13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width 
Execute       schedule -model last_blk_pxl_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 466.934 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.
Execute       set_default_model last_blk_pxl_width 
Execute       bind -model last_blk_pxl_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 467.009 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound 
Execute       schedule -model addrbound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 467.126 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.
Execute       set_default_model addrbound 
Execute       bind -model addrbound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 467.252 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.bind.adb -f 
INFO-FLOW: Finish binding addrbound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_Block_split26_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat_Block_.split26_proc 
Execute       schedule -model Axi2Mat_Block_.split26_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 467.284 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat_Block_.split26_proc.
Execute       set_default_model Axi2Mat_Block_.split26_proc 
Execute       bind -model Axi2Mat_Block_.split26_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 467.315 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat_Block_.split26_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2AxiStream 
Execute       schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MMIterInLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 467.466 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute       set_default_model Axi2AxiStream 
Execute       bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 467.657 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2MatStream 
Execute       schedule -model AxiStream2MatStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 468.182 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream.
Execute       set_default_model AxiStream2MatStream 
Execute       bind -model AxiStream2MatStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 468.790 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat 
Execute       schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO last_blk_width_c (from last_blk_pxl_width_U0 to AxiStream2MatStream_U0) to 6 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 468.927 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute       set_default_model Axi2Mat 
Execute       bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 469.254 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_64_9_720_1280_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2xfMat<64, 9, 720, 1280, 1> 
Execute       schedule -model Array2xfMat<64, 9, 720, 1280, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 469.315 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<64, 9, 720, 1280, 1>.
Execute       set_default_model Array2xfMat<64, 9, 720, 1280, 1> 
Execute       bind -model Array2xfMat<64, 9, 720, 1280, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 469.459 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<64, 9, 720, 1280, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb2gray_9_0_720_1280_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rgb2gray<9, 0, 720, 1280, 1> 
Execute       schedule -model rgb2gray<9, 0, 720, 1280, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln852_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln852_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln852) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'columnloop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'columnloop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 469.629 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling rgb2gray<9, 0, 720, 1280, 1>.
Execute       set_default_model rgb2gray<9, 0, 720, 1280, 1> 
Execute       bind -model rgb2gray<9, 0, 720, 1280, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 469.963 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.bind.adb -f 
INFO-FLOW: Finish binding rgb2gray<9, 0, 720, 1280, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientX3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFGradientX3x3<0, 0> 
Execute       schedule -model xFGradientX3x3<0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientX3x3<0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'xFGradientX3x3<0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.110 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFGradientX3x3<0, 0>.
Execute       set_default_model xFGradientX3x3<0, 0> 
Execute       bind -model xFGradientX3x3<0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 470.248 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding xFGradientX3x3<0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientY3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFGradientY3x3<0, 0> 
Execute       schedule -model xFGradientY3x3<0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientY3x3<0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'xFGradientY3x3<0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.381 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFGradientY3x3<0, 0>.
Execute       set_default_model xFGradientY3x3<0, 0> 
Execute       bind -model xFGradientY3x3<0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 470.520 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding xFGradientY3x3<0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel3x3_1_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFSobel3x3<1, 1, 0, 0> 
Execute       schedule -model xFSobel3x3<1, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFSobel3x3<1, 1, 0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'xFSobel3x3<1, 1, 0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.622 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobel3x3<1, 1, 0, 0>.
Execute       set_default_model xFSobel3x3<1, 1, 0, 0> 
Execute       bind -model xFSobel3x3<1, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.734 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding xFSobel3x3<1, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
Execute       schedule -model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_Row_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Clear_Row_Loop'
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 471.217 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>.
Execute       set_default_model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
Execute       bind -model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_V_2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 471.823 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.bind.adb -f 
INFO-FLOW: Finish binding xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_0_720_1280_1_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
Execute       schedule -model Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 471.925 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel<0, 3, 0, 0, 720, 1280, 1, false>.
Execute       set_default_model Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
Execute       bind -model Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 472.042 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.bind.adb -f 
INFO-FLOW: Finish binding Sobel<0, 3, 0, 0, 720, 1280, 1, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_0_0_720_1280_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add<0, 0, 720, 1280, 1> 
Execute       schedule -model add<0, 0, 720, 1280, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 472.185 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling add<0, 0, 720, 1280, 1>.
Execute       set_default_model add<0, 0, 720, 1280, 1> 
Execute       bind -model add<0, 0, 720, 1280, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 472.418 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.bind.adb -f 
INFO-FLOW: Finish binding add<0, 0, 720, 1280, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Threshold_0_0_720_1280_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Threshold<0, 0, 720, 1280, 1> 
Execute       schedule -model Threshold<0, 0, 720, 1280, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 472.546 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling Threshold<0, 0, 720, 1280, 1>.
Execute       set_default_model Threshold<0, 0, 720, 1280, 1> 
Execute       bind -model Threshold<0, 0, 720, 1280, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 472.803 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.bind.adb -f 
INFO-FLOW: Finish binding Threshold<0, 0, 720, 1280, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_entry22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi.entry22 
Execute       schedule -model Mat2Axi.entry22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 472.875 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.entry22.
Execute       set_default_model Mat2Axi.entry22 
Execute       bind -model Mat2Axi.entry22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 472.994 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.entry22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound.1 
Execute       schedule -model addrbound.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.048 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.1.
Execute       set_default_model addrbound.1 
Execute       bind -model addrbound.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.149 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.bind.adb -f 
INFO-FLOW: Finish binding addrbound.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_split35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi_Block_.split35_proc 
Execute       schedule -model Mat2Axi_Block_.split35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.210 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi_Block_.split35_proc.
Execute       set_default_model Mat2Axi_Block_.split35_proc 
Execute       bind -model Mat2Axi_Block_.split35_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.259 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi_Block_.split35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width19 
Execute       schedule -model last_blk_pxl_width19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.338 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width19.
Execute       set_default_model last_blk_pxl_width19 
Execute       bind -model last_blk_pxl_width19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.443 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatStream2AxiStream 
Execute       schedule -model MatStream2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 473.738 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream.
Execute       set_default_model MatStream2AxiStream 
Execute       bind -model MatStream2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 474.062 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AxiStream 
Execute       schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 474.125 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute       set_default_model Mat2AxiStream 
Execute       bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 474.283 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Axi 
Execute       schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 474.406 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute       set_default_model AxiStream2Axi 
Execute       bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 474.650 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi 
Execute       schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 474.761 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute       set_default_model Mat2Axi 
Execute       bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 474.978 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_64_0_720_1280_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2Array<64, 0, 720, 1280, 1, 1> 
Execute       schedule -model xfMat2Array<64, 0, 720, 1280, 1, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 475.045 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<64, 0, 720, 1280, 1, 1>.
Execute       set_default_model xfMat2Array<64, 0, 720, 1280, 1, 1> 
Execute       bind -model xfMat2Array<64, 0, 720, 1280, 1, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 475.193 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<64, 0, 720, 1280, 1, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'thresholded_sobel_edge_detector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model thresholded_sobel_edge_detector 
Execute       schedule -model thresholded_sobel_edge_detector 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 475.400 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.sched.adb -f 
INFO-FLOW: Finish scheduling thresholded_sobel_edge_detector.
Execute       set_default_model thresholded_sobel_edge_detector 
Execute       bind -model thresholded_sobel_edge_detector 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.63 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 476.013 MB.
Execute       syn_report -verbosereport -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.bind.adb -f 
INFO-FLOW: Finish binding thresholded_sobel_edge_detector.
Execute       get_model_list thresholded_sobel_edge_detector -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 
Execute       rtl_gen_preprocess Axi2Mat.entry3 
Execute       rtl_gen_preprocess Axi2Mat.entry13 
Execute       rtl_gen_preprocess last_blk_pxl_width 
Execute       rtl_gen_preprocess addrbound 
Execute       rtl_gen_preprocess Axi2Mat_Block_.split26_proc 
Execute       rtl_gen_preprocess Axi2AxiStream 
Execute       rtl_gen_preprocess AxiStream2MatStream 
Execute       rtl_gen_preprocess Axi2Mat 
Execute       rtl_gen_preprocess Array2xfMat<64, 9, 720, 1280, 1> 
Execute       rtl_gen_preprocess rgb2gray<9, 0, 720, 1280, 1> 
Execute       rtl_gen_preprocess xFGradientX3x3<0, 0> 
Execute       rtl_gen_preprocess xFGradientY3x3<0, 0> 
Execute       rtl_gen_preprocess xFSobel3x3<1, 1, 0, 0> 
Execute       rtl_gen_preprocess xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> 
Execute       rtl_gen_preprocess Sobel<0, 3, 0, 0, 720, 1280, 1, false> 
Execute       rtl_gen_preprocess add<0, 0, 720, 1280, 1> 
Execute       rtl_gen_preprocess Threshold<0, 0, 720, 1280, 1> 
Execute       rtl_gen_preprocess Mat2Axi.entry22 
Execute       rtl_gen_preprocess addrbound.1 
Execute       rtl_gen_preprocess Mat2Axi_Block_.split35_proc 
Execute       rtl_gen_preprocess last_blk_pxl_width19 
Execute       rtl_gen_preprocess MatStream2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
Execute       rtl_gen_preprocess AxiStream2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
Execute       rtl_gen_preprocess xfMat2Array<64, 0, 720, 1280, 1, 1> 
Execute       rtl_gen_preprocess thresholded_sobel_edge_detector 
INFO-FLOW: Model list for RTL generation: Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 Axi2Mat.entry3 Axi2Mat.entry13 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 720, 1280, 1>} {rgb2gray<9, 0, 720, 1280, 1>} {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} {xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>} {Sobel<0, 3, 0, 0, 720, 1280, 1, false>} {add<0, 0, 720, 1280, 1>} {Threshold<0, 0, 720, 1280, 1>} Mat2Axi.entry22 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width19 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 720, 1280, 1, 1>} thresholded_sobel_edge_detector
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 476.379 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27 
Execute       gen_rtl Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27 
Execute       syn_report -csynth -model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.adb 
Execute       gen_tb_info Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat.entry3 -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 477.161 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat.entry3 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Axi2Mat_entry3 
Execute       gen_rtl Axi2Mat.entry3 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Axi2Mat_entry3 
Execute       syn_report -csynth -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2Mat_entry3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2Mat_entry3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat.entry3 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat.entry3 -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.adb 
Execute       gen_tb_info Axi2Mat.entry3 -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_entry13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat.entry13 -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_entry13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 477.606 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat.entry13 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Axi2Mat_entry13 
Execute       gen_rtl Axi2Mat.entry13 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Axi2Mat_entry13 
Execute       syn_report -csynth -model Axi2Mat.entry13 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2Mat_entry13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat.entry13 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2Mat_entry13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat.entry13 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat.entry13 -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.adb 
Execute       gen_tb_info Axi2Mat.entry13 -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model last_blk_pxl_width -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.125 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_last_blk_pxl_width 
Execute       gen_rtl last_blk_pxl_width -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_last_blk_pxl_width 
Execute       syn_report -csynth -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/last_blk_pxl_width_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/last_blk_pxl_width_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model last_blk_pxl_width -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model last_blk_pxl_width -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.adb 
Execute       gen_tb_info last_blk_pxl_width -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addrbound -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_26s_26s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.594 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_addrbound 
Execute       gen_rtl addrbound -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_addrbound 
Execute       syn_report -csynth -model addrbound -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/addrbound_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addrbound -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/addrbound_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addrbound -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addrbound -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.adb 
Execute       gen_tb_info addrbound -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_Block_split26_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat_Block_.split26_proc -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_Block_split26_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 479.250 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat_Block_.split26_proc -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Axi2Mat_Block_split26_proc 
Execute       gen_rtl Axi2Mat_Block_.split26_proc -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Axi2Mat_Block_split26_proc 
Execute       syn_report -csynth -model Axi2Mat_Block_.split26_proc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2Mat_Block_split26_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat_Block_.split26_proc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2Mat_Block_split26_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat_Block_.split26_proc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2Mat_Block_.split26_proc -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.adb 
Execute       gen_tb_info Axi2Mat_Block_.split26_proc -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2AxiStream -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 479.907 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Axi2AxiStream 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Axi2AxiStream 
Execute       syn_report -csynth -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Axi2AxiStream -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.adb 
Execute       gen_tb_info Axi2AxiStream -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AxiStream2MatStream -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 481.616 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2MatStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_AxiStream2MatStream 
Execute       gen_rtl AxiStream2MatStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_AxiStream2MatStream 
Execute       syn_report -csynth -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/AxiStream2MatStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/AxiStream2MatStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AxiStream2MatStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model AxiStream2MatStream -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.adb 
Execute       gen_tb_info AxiStream2MatStream -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi2Mat -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 485.110 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Axi2Mat 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Axi2Mat 
Execute       syn_report -csynth -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2Mat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Axi2Mat_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Axi2Mat -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model Axi2Mat -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.adb 
Execute       gen_tb_info Axi2Mat -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_64_9_720_1280_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Array2xfMat<64, 9, 720, 1280, 1> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_64_9_720_1280_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 486.495 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2xfMat<64, 9, 720, 1280, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Array2xfMat_64_9_720_1280_1_s 
Execute       gen_rtl Array2xfMat<64, 9, 720, 1280, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Array2xfMat_64_9_720_1280_1_s 
Execute       syn_report -csynth -model Array2xfMat<64, 9, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Array2xfMat_64_9_720_1280_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Array2xfMat<64, 9, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Array2xfMat_64_9_720_1280_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Array2xfMat<64, 9, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model Array2xfMat<64, 9, 720, 1280, 1> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.adb 
Execute       gen_tb_info Array2xfMat<64, 9, 720, 1280, 1> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2gray_9_0_720_1280_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rgb2gray<9, 0, 720, 1280, 1> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_13ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16ns_22ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_15ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2gray_9_0_720_1280_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 487.448 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl rgb2gray<9, 0, 720, 1280, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_rgb2gray_9_0_720_1280_1_s 
Execute       gen_rtl rgb2gray<9, 0, 720, 1280, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_rgb2gray_9_0_720_1280_1_s 
Execute       syn_report -csynth -model rgb2gray<9, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/rgb2gray_9_0_720_1280_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rgb2gray<9, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/rgb2gray_9_0_720_1280_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rgb2gray<9, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rgb2gray<9, 0, 720, 1280, 1> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.adb 
Execute       gen_tb_info rgb2gray<9, 0, 720, 1280, 1> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientX3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFGradientX3x3<0, 0> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientX3x3_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 488.588 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFGradientX3x3<0, 0> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_xFGradientX3x3_0_0_s 
Execute       gen_rtl xFGradientX3x3<0, 0> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_xFGradientX3x3_0_0_s 
Execute       syn_report -csynth -model xFGradientX3x3<0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xFGradientX3x3_0_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFGradientX3x3<0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xFGradientX3x3_0_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFGradientX3x3<0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFGradientX3x3<0, 0> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.adb 
Execute       gen_tb_info xFGradientX3x3<0, 0> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientY3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFGradientY3x3<0, 0> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientY3x3_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 489.585 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFGradientY3x3<0, 0> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_xFGradientY3x3_0_0_s 
Execute       gen_rtl xFGradientY3x3<0, 0> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_xFGradientY3x3_0_0_s 
Execute       syn_report -csynth -model xFGradientY3x3<0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xFGradientY3x3_0_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFGradientY3x3<0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xFGradientY3x3_0_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFGradientY3x3<0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFGradientY3x3<0, 0> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.adb 
Execute       gen_tb_info xFGradientY3x3<0, 0> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel3x3_1_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFSobel3x3<1, 1, 0, 0> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel3x3_1_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 490.495 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFSobel3x3<1, 1, 0, 0> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_xFSobel3x3_1_1_0_0_s 
Execute       gen_rtl xFSobel3x3<1, 1, 0, 0> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_xFSobel3x3_1_1_0_0_s 
Execute       syn_report -csynth -model xFSobel3x3<1, 1, 0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xFSobel3x3_1_1_0_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFSobel3x3<1, 1, 0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xFSobel3x3_1_1_0_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFSobel3x3<1, 1, 0, 0> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xFSobel3x3<1, 1, 0, 0> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.adb 
Execute       gen_tb_info xFSobel3x3<1, 1, 0, 0> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 492.009 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s 
Execute       gen_rtl xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s 
Execute       syn_report -csynth -model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.adb 
Execute       gen_tb_info xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_0_720_1280_1_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Sobel<0, 3, 0, 0, 720, 1280, 1, false> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_0_720_1280_1_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 494.523 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel<0, 3, 0, 0, 720, 1280, 1, false> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Sobel_0_3_0_0_720_1280_1_false_s 
Execute       gen_rtl Sobel<0, 3, 0, 0, 720, 1280, 1, false> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Sobel_0_3_0_0_720_1280_1_false_s 
Execute       syn_report -csynth -model Sobel<0, 3, 0, 0, 720, 1280, 1, false> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Sobel_0_3_0_0_720_1280_1_false_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Sobel<0, 3, 0, 0, 720, 1280, 1, false> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Sobel_0_3_0_0_720_1280_1_false_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Sobel<0, 3, 0, 0, 720, 1280, 1, false> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Sobel<0, 3, 0, 0, 720, 1280, 1, false> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.adb 
Execute       gen_tb_info Sobel<0, 3, 0, 0, 720, 1280, 1, false> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_0_0_720_1280_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add<0, 0, 720, 1280, 1> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_0_0_720_1280_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 495.250 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl add<0, 0, 720, 1280, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_add_0_0_720_1280_1_s 
Execute       gen_rtl add<0, 0, 720, 1280, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_add_0_0_720_1280_1_s 
Execute       syn_report -csynth -model add<0, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/add_0_0_720_1280_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model add<0, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/add_0_0_720_1280_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model add<0, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model add<0, 0, 720, 1280, 1> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.adb 
Execute       gen_tb_info add<0, 0, 720, 1280, 1> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Threshold_0_0_720_1280_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Threshold<0, 0, 720, 1280, 1> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Threshold_0_0_720_1280_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 496.384 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Threshold<0, 0, 720, 1280, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Threshold_0_0_720_1280_1_s 
Execute       gen_rtl Threshold<0, 0, 720, 1280, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Threshold_0_0_720_1280_1_s 
Execute       syn_report -csynth -model Threshold<0, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Threshold_0_0_720_1280_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Threshold<0, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Threshold_0_0_720_1280_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Threshold<0, 0, 720, 1280, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Threshold<0, 0, 720, 1280, 1> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.adb 
Execute       gen_tb_info Threshold<0, 0, 720, 1280, 1> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_entry22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi.entry22 -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_entry22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.323 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi.entry22 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Mat2Axi_entry22 
Execute       gen_rtl Mat2Axi.entry22 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Mat2Axi_entry22 
Execute       syn_report -csynth -model Mat2Axi.entry22 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Mat2Axi_entry22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi.entry22 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Mat2Axi_entry22_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi.entry22 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi.entry22 -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.adb 
Execute       gen_tb_info Mat2Axi.entry22 -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model addrbound.1 -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_21s_21s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.919 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound.1 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_addrbound_1 
Execute       gen_rtl addrbound.1 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_addrbound_1 
Execute       syn_report -csynth -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/addrbound_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/addrbound_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model addrbound.1 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model addrbound.1 -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.adb 
Execute       gen_tb_info addrbound.1 -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_split35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi_Block_.split35_proc -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_split35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.432 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi_Block_.split35_proc -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Mat2Axi_Block_split35_proc 
Execute       gen_rtl Mat2Axi_Block_.split35_proc -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Mat2Axi_Block_split35_proc 
Execute       syn_report -csynth -model Mat2Axi_Block_.split35_proc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Mat2Axi_Block_split35_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi_Block_.split35_proc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Mat2Axi_Block_split35_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi_Block_.split35_proc -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi_Block_.split35_proc -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.adb 
Execute       gen_tb_info Mat2Axi_Block_.split35_proc -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model last_blk_pxl_width19 -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 498.837 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width19 -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_last_blk_pxl_width19 
Execute       gen_rtl last_blk_pxl_width19 -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_last_blk_pxl_width19 
Execute       syn_report -csynth -model last_blk_pxl_width19 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/last_blk_pxl_width19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model last_blk_pxl_width19 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/last_blk_pxl_width19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model last_blk_pxl_width19 -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model last_blk_pxl_width19 -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.adb 
Execute       gen_tb_info last_blk_pxl_width19 -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MatStream2AxiStream -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 499.784 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatStream2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_MatStream2AxiStream 
Execute       gen_rtl MatStream2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_MatStream2AxiStream 
Execute       syn_report -csynth -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/MatStream2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/MatStream2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MatStream2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MatStream2AxiStream -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.adb 
Execute       gen_tb_info MatStream2AxiStream -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AxiStream -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 501.356 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Mat2AxiStream 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Mat2AxiStream 
Execute       syn_report -csynth -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Mat2AxiStream_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Mat2AxiStream_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2AxiStream -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2AxiStream -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.adb 
Execute       gen_tb_info Mat2AxiStream -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AxiStream2Axi -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 502.223 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_AxiStream2Axi 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_AxiStream2Axi 
Execute       syn_report -csynth -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/AxiStream2Axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/AxiStream2Axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AxiStream2Axi -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AxiStream2Axi -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.adb 
Execute       gen_tb_info AxiStream2Axi -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2Axi -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 503.704 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_Mat2Axi 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_Mat2Axi 
Execute       syn_report -csynth -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Mat2Axi_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/Mat2Axi_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Mat2Axi -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Mat2Axi -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.adb 
Execute       gen_tb_info Mat2Axi -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_64_0_720_1280_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfMat2Array<64, 0, 720, 1280, 1, 1> -top_prefix thresholded_sobel_edge_detector_ -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_64_0_720_1280_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 504.865 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2Array<64, 0, 720, 1280, 1, 1> -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector_xfMat2Array_64_0_720_1280_1_1_s 
Execute       gen_rtl xfMat2Array<64, 0, 720, 1280, 1, 1> -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector_xfMat2Array_64_0_720_1280_1_1_s 
Execute       syn_report -csynth -model xfMat2Array<64, 0, 720, 1280, 1, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xfMat2Array_64_0_720_1280_1_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model xfMat2Array<64, 0, 720, 1280, 1, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/xfMat2Array_64_0_720_1280_1_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model xfMat2Array<64, 0, 720, 1280, 1, 1> -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model xfMat2Array<64, 0, 720, 1280, 1, 1> -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.adb 
Execute       gen_tb_info xfMat2Array<64, 0, 720, 1280, 1, 1> -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'thresholded_sobel_edge_detector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model thresholded_sobel_edge_detector -top_prefix  -sub_prefix thresholded_sobel_edge_detector_ -mg_file /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'thresholded_sobel_edge_detector/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'thresholded_sobel_edge_detector/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'thresholded_sobel_edge_detector/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'thresholded_sobel_edge_detector/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'thresholded_sobel_edge_detector/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'thresholded_sobel_edge_detector/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'thresholded_sobel_edge_detector/thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'thresholded_sobel_edge_detector' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'rows', 'cols', 'thresh' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'thresholded_sobel_edge_detector'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 507.426 MB.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl thresholded_sobel_edge_detector -istop -style xilinx -f -lang vhdl -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/vhdl/thresholded_sobel_edge_detector 
Execute       gen_rtl thresholded_sobel_edge_detector -istop -style xilinx -f -lang vlog -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/verilog/thresholded_sobel_edge_detector 
Execute       syn_report -csynth -model thresholded_sobel_edge_detector -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/thresholded_sobel_edge_detector_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model thresholded_sobel_edge_detector -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/thresholded_sobel_edge_detector_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model thresholded_sobel_edge_detector -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       db_write -model thresholded_sobel_edge_detector -f -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.adb 
Execute       gen_tb_info thresholded_sobel_edge_detector -p /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector 
Execute       export_constraint_db -f -tool general -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.constraint.tcl 
Execute       syn_report -designview -model thresholded_sobel_edge_detector -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.design.xml 
Command       syn_report done; 0.35 sec.
Execute       syn_report -csynthDesign -model thresholded_sobel_edge_detector -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model thresholded_sobel_edge_detector -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model thresholded_sobel_edge_detector -o /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks thresholded_sobel_edge_detector 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain thresholded_sobel_edge_detector 
INFO-FLOW: Model list for RTL component generation: Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27 Axi2Mat.entry3 Axi2Mat.entry13 last_blk_pxl_width addrbound Axi2Mat_Block_.split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat {Array2xfMat<64, 9, 720, 1280, 1>} {rgb2gray<9, 0, 720, 1280, 1>} {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} {xFSobelFilter3x3<0, 0, 720, 1280, 1, 0, 0, 1, 1, 1, 1280, false>} {Sobel<0, 3, 0, 0, 720, 1280, 1, false>} {add<0, 0, 720, 1280, 1>} {Threshold<0, 0, 720, 1280, 1>} Mat2Axi.entry22 addrbound.1 Mat2Axi_Block_.split35_proc last_blk_pxl_width19 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi {xfMat2Array<64, 0, 720, 1280, 1, 1>} thresholded_sobel_edge_detector
INFO-FLOW: Handling components in module [Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat_entry3] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat_entry13] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_mul_26s_26s_26_1_1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_mul_26s_26s_26_1_1
INFO-FLOW: Handling components in module [Axi2Mat_Block_split26_proc] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_mul_32s_32s_32_2_1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w64_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w64_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w64_d4_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w64_d4_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w4_d6_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w4_d6_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w20_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w20_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d4_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d4_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d4_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d4_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w20_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w20_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w64_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w64_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_Axi2Mat_entry13_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_Axi2Mat_entry13_U0
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_addrbound_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_addrbound_U0
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_AxiStream2MatStream_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_AxiStream2MatStream_U0
INFO-FLOW: Handling components in module [Array2xfMat_64_9_720_1280_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [rgb2gray_9_0_720_1280_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_mul_mul_8ns_15ns_22_4_1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_mul_mul_8ns_15ns_22_4_1
INFO-FLOW: Found component thresholded_sobel_edge_detector_mac_muladd_8ns_13ns_22ns_22_4_1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_mac_muladd_8ns_13ns_22ns_22_4_1
INFO-FLOW: Found component thresholded_sobel_edge_detector_mac_muladd_8ns_16ns_22ns_23_4_1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_mac_muladd_8ns_16ns_22ns_23_4_1
INFO-FLOW: Handling components in module [xFGradientX3x3_0_0_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFGradientY3x3_0_0_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFSobel3x3_1_1_0_0_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_mux_32_8_1_1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_mux_32_8_1_1
INFO-FLOW: Found component thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_buf_V_0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_buf_V_0
INFO-FLOW: Handling components in module [Sobel_0_3_0_0_720_1280_1_false_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [add_0_0_720_1280_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [Threshold_0_0_720_1280_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi_entry22] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound_1] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_mul_21s_21s_21_1_1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_mul_21s_21s_21_1_1
INFO-FLOW: Handling components in module [Mat2Axi_Block_split35_proc] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width19] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_mul_32ns_32ns_64_2_1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_mul_32ns_32ns_64_2_1
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w4_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w4_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S_x.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S_x
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S_x.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S_x
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w64_d4_S_x.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w64_d4_S_x
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w21_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w21_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S_x0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S_x0
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w21_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w21_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S_x0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S_x0
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w18_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w18_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w18_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w18_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w64_d2_S_x.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w64_d2_S_x
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_addrbound_1_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_addrbound_1_U0
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_Mat2AxiStream_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_Mat2AxiStream_U0
INFO-FLOW: Handling components in module [xfMat2Array_64_0_720_1280_1_1_s] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [thresholded_sobel_edge_detector] ... 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S_x1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S_x1
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S_x1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S_x1
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d4_S_x.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d4_S_x
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d4_S_x.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d4_S_x
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d5_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d5_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d5_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d5_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d6_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d6_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d6_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d6_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d7_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d7_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d7_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d7_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w64_d2_S_x0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w64_d2_S_x0
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w64_d7_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w64_d7_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w16_d6_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w16_d6_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w24_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w24_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S_x1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S_x1
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w32_d2_S_x1.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w32_d2_S_x1
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w8_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w8_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w8_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w8_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_fifo_w8_d2_S.
INFO-FLOW: Append model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_Sobel_0_3_0_0_720_1280_1_false_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_Sobel_0_3_0_0_720_1280_1_false_U0
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_add_0_0_720_1280_1_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_add_0_0_720_1280_1_U0
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_Threshold_0_0_720_1280_1_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_Threshold_0_0_720_1280_1_U0
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_xfMat2Array_64_0_720_1280_1_1_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_xfMat2Array_64_0_720_1280_1_1_U0
INFO-FLOW: Found component thresholded_sobel_edge_detector_start_for_rgb2gray_9_0_720_1280_1_U0.
INFO-FLOW: Append model thresholded_sobel_edge_detector_start_for_rgb2gray_9_0_720_1280_1_U0
INFO-FLOW: Found component thresholded_sobel_edge_detector_control_s_axi.
INFO-FLOW: Append model thresholded_sobel_edge_detector_control_s_axi
INFO-FLOW: Found component thresholded_sobel_edge_detector_gmem1_m_axi.
INFO-FLOW: Append model thresholded_sobel_edge_detector_gmem1_m_axi
INFO-FLOW: Found component thresholded_sobel_edge_detector_gmem2_m_axi.
INFO-FLOW: Append model thresholded_sobel_edge_detector_gmem2_m_axi
INFO-FLOW: Append model Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27
INFO-FLOW: Append model Axi2Mat_entry3
INFO-FLOW: Append model Axi2Mat_entry13
INFO-FLOW: Append model last_blk_pxl_width
INFO-FLOW: Append model addrbound
INFO-FLOW: Append model Axi2Mat_Block_split26_proc
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model AxiStream2MatStream
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_64_9_720_1280_1_s
INFO-FLOW: Append model rgb2gray_9_0_720_1280_1_s
INFO-FLOW: Append model xFGradientX3x3_0_0_s
INFO-FLOW: Append model xFGradientY3x3_0_0_s
INFO-FLOW: Append model xFSobel3x3_1_1_0_0_s
INFO-FLOW: Append model xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s
INFO-FLOW: Append model Sobel_0_3_0_0_720_1280_1_false_s
INFO-FLOW: Append model add_0_0_720_1280_1_s
INFO-FLOW: Append model Threshold_0_0_720_1280_1_s
INFO-FLOW: Append model Mat2Axi_entry22
INFO-FLOW: Append model addrbound_1
INFO-FLOW: Append model Mat2Axi_Block_split35_proc
INFO-FLOW: Append model last_blk_pxl_width19
INFO-FLOW: Append model MatStream2AxiStream
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_64_0_720_1280_1_1_s
INFO-FLOW: Append model thresholded_sobel_edge_detector
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: thresholded_sobel_edge_detector_mul_26s_26s_26_1_1 thresholded_sobel_edge_detector_mul_32s_32s_32_2_1 thresholded_sobel_edge_detector_fifo_w64_d2_S thresholded_sobel_edge_detector_fifo_w32_d2_S thresholded_sobel_edge_detector_fifo_w32_d2_S thresholded_sobel_edge_detector_fifo_w64_d4_S thresholded_sobel_edge_detector_fifo_w32_d2_S thresholded_sobel_edge_detector_fifo_w32_d2_S thresholded_sobel_edge_detector_fifo_w4_d6_S thresholded_sobel_edge_detector_fifo_w20_d2_S thresholded_sobel_edge_detector_fifo_w32_d4_S thresholded_sobel_edge_detector_fifo_w32_d4_S thresholded_sobel_edge_detector_fifo_w20_d2_S thresholded_sobel_edge_detector_fifo_w64_d2_S thresholded_sobel_edge_detector_start_for_Axi2Mat_entry13_U0 thresholded_sobel_edge_detector_start_for_addrbound_U0 thresholded_sobel_edge_detector_start_for_AxiStream2MatStream_U0 thresholded_sobel_edge_detector_mul_mul_8ns_15ns_22_4_1 thresholded_sobel_edge_detector_mac_muladd_8ns_13ns_22ns_22_4_1 thresholded_sobel_edge_detector_mac_muladd_8ns_16ns_22ns_23_4_1 thresholded_sobel_edge_detector_mux_32_8_1_1 thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_buf_V_0 thresholded_sobel_edge_detector_mul_21s_21s_21_1_1 thresholded_sobel_edge_detector_mul_32ns_32ns_64_2_1 thresholded_sobel_edge_detector_fifo_w4_d2_S thresholded_sobel_edge_detector_fifo_w32_d2_S_x thresholded_sobel_edge_detector_fifo_w32_d2_S_x thresholded_sobel_edge_detector_fifo_w64_d4_S_x thresholded_sobel_edge_detector_fifo_w21_d2_S thresholded_sobel_edge_detector_fifo_w32_d2_S_x0 thresholded_sobel_edge_detector_fifo_w21_d2_S thresholded_sobel_edge_detector_fifo_w32_d2_S_x0 thresholded_sobel_edge_detector_fifo_w18_d2_S thresholded_sobel_edge_detector_fifo_w18_d2_S thresholded_sobel_edge_detector_fifo_w64_d2_S_x thresholded_sobel_edge_detector_start_for_addrbound_1_U0 thresholded_sobel_edge_detector_start_for_Mat2AxiStream_U0 thresholded_sobel_edge_detector_fifo_w32_d2_S_x1 thresholded_sobel_edge_detector_fifo_w32_d2_S_x1 thresholded_sobel_edge_detector_fifo_w32_d4_S_x thresholded_sobel_edge_detector_fifo_w32_d4_S_x thresholded_sobel_edge_detector_fifo_w32_d5_S thresholded_sobel_edge_detector_fifo_w32_d5_S thresholded_sobel_edge_detector_fifo_w32_d6_S thresholded_sobel_edge_detector_fifo_w32_d6_S thresholded_sobel_edge_detector_fifo_w32_d7_S thresholded_sobel_edge_detector_fifo_w32_d7_S thresholded_sobel_edge_detector_fifo_w64_d2_S_x0 thresholded_sobel_edge_detector_fifo_w64_d7_S thresholded_sobel_edge_detector_fifo_w16_d6_S thresholded_sobel_edge_detector_fifo_w24_d2_S thresholded_sobel_edge_detector_fifo_w32_d2_S_x1 thresholded_sobel_edge_detector_fifo_w32_d2_S_x1 thresholded_sobel_edge_detector_fifo_w8_d2_S thresholded_sobel_edge_detector_fifo_w8_d2_S thresholded_sobel_edge_detector_fifo_w8_d2_S thresholded_sobel_edge_detector_fifo_w8_d2_S thresholded_sobel_edge_detector_fifo_w8_d2_S thresholded_sobel_edge_detector_start_for_Sobel_0_3_0_0_720_1280_1_false_U0 thresholded_sobel_edge_detector_start_for_add_0_0_720_1280_1_U0 thresholded_sobel_edge_detector_start_for_Threshold_0_0_720_1280_1_U0 thresholded_sobel_edge_detector_start_for_xfMat2Array_64_0_720_1280_1_1_U0 thresholded_sobel_edge_detector_start_for_rgb2gray_9_0_720_1280_1_U0 thresholded_sobel_edge_detector_control_s_axi thresholded_sobel_edge_detector_gmem1_m_axi thresholded_sobel_edge_detector_gmem2_m_axi Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27 Axi2Mat_entry3 Axi2Mat_entry13 last_blk_pxl_width addrbound Axi2Mat_Block_split26_proc Axi2AxiStream AxiStream2MatStream Axi2Mat Array2xfMat_64_9_720_1280_1_s rgb2gray_9_0_720_1280_1_s xFGradientX3x3_0_0_s xFGradientY3x3_0_0_s xFSobel3x3_1_1_0_0_s xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s Sobel_0_3_0_0_720_1280_1_false_s add_0_0_720_1280_1_s Threshold_0_0_720_1280_1_s Mat2Axi_entry22 addrbound_1 Mat2Axi_Block_split35_proc last_blk_pxl_width19 MatStream2AxiStream Mat2AxiStream AxiStream2Axi Mat2Axi xfMat2Array_64_0_720_1280_1_1_s thresholded_sobel_edge_detector
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_mul_26s_26s_26_1_1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w64_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w64_d4_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w4_d6_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w20_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d4_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d4_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w20_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w64_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_Axi2Mat_entry13_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_addrbound_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_AxiStream2MatStream_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_mul_mul_8ns_15ns_22_4_1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_mac_muladd_8ns_13ns_22ns_22_4_1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_mac_muladd_8ns_16ns_22ns_23_4_1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_mux_32_8_1_1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_buf_V_0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_mul_21s_21s_21_1_1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_mul_32ns_32ns_64_2_1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w4_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S_x
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S_x
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w64_d4_S_x
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w21_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w21_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S_x0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w18_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w18_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w64_d2_S_x
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_addrbound_1_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_Mat2AxiStream_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d4_S_x
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d4_S_x
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d5_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d5_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d6_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d6_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d7_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d7_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w64_d2_S_x0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w64_d7_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w16_d6_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w24_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w32_d2_S_x1
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_fifo_w8_d2_S
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_Sobel_0_3_0_0_720_1280_1_false_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_add_0_0_720_1280_1_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_Threshold_0_0_720_1280_1_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_xfMat2Array_64_0_720_1280_1_1_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_start_for_rgb2gray_9_0_720_1280_1_U0
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_control_s_axi
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_gmem1_m_axi
INFO-FLOW: To file: write model thresholded_sobel_edge_detector_gmem2_m_axi
INFO-FLOW: To file: write model Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27
INFO-FLOW: To file: write model Axi2Mat_entry3
INFO-FLOW: To file: write model Axi2Mat_entry13
INFO-FLOW: To file: write model last_blk_pxl_width
INFO-FLOW: To file: write model addrbound
INFO-FLOW: To file: write model Axi2Mat_Block_split26_proc
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model AxiStream2MatStream
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_64_9_720_1280_1_s
INFO-FLOW: To file: write model rgb2gray_9_0_720_1280_1_s
INFO-FLOW: To file: write model xFGradientX3x3_0_0_s
INFO-FLOW: To file: write model xFGradientY3x3_0_0_s
INFO-FLOW: To file: write model xFSobel3x3_1_1_0_0_s
INFO-FLOW: To file: write model xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s
INFO-FLOW: To file: write model Sobel_0_3_0_0_720_1280_1_false_s
INFO-FLOW: To file: write model add_0_0_720_1280_1_s
INFO-FLOW: To file: write model Threshold_0_0_720_1280_1_s
INFO-FLOW: To file: write model Mat2Axi_entry22
INFO-FLOW: To file: write model addrbound_1
INFO-FLOW: To file: write model Mat2Axi_Block_split35_proc
INFO-FLOW: To file: write model last_blk_pxl_width19
INFO-FLOW: To file: write model MatStream2AxiStream
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_64_0_720_1280_1_1_s
INFO-FLOW: To file: write model thresholded_sobel_edge_detector
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): thresholded_sobel_edge_detector
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'thresholded_sobel_edge_detector_mul_26s_26s_26_1_1_Multiplier_0'
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'thresholded_sobel_edge_detector_mul_32s_32s_32_2_1_Multiplier_1'
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'din_c1_U(thresholded_sobel_edge_detector_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c2_U(thresholded_sobel_edge_detector_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c3_U(thresholded_sobel_edge_detector_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'din_c_U(thresholded_sobel_edge_detector_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(thresholded_sobel_edge_detector_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(thresholded_sobel_edge_detector_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_c_U(thresholded_sobel_edge_detector_fifo_w4_d6_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(thresholded_sobel_edge_detector_fifo_w20_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c14_U(thresholded_sobel_edge_detector_fifo_w32_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c15_U(thresholded_sobel_edge_detector_fifo_w32_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(thresholded_sobel_edge_detector_fifo_w20_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(thresholded_sobel_edge_detector_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Axi2Mat_entry13_U0_U(thresholded_sobel_edge_detector_start_for_Axi2Mat_entry13_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_addrbound_U0_U(thresholded_sobel_edge_detector_start_for_addrbound_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2MatStream_U0_U(thresholded_sobel_edge_detector_start_for_AxiStream2MatStream_U0)' using Shift Registers.
Command       ap_source done; 0.36 sec.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'thresholded_sobel_edge_detector_xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s_buf_V_0_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'thresholded_sobel_edge_detector_mul_21s_21s_21_1_1_Multiplier_2'
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'thresholded_sobel_edge_detector_mul_32ns_32ns_64_2_1_Multiplier_3'
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(thresholded_sobel_edge_detector_fifo_w4_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_i_U(thresholded_sobel_edge_detector_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_i_U(thresholded_sobel_edge_detector_fifo_w32_d2_S_x)' using Shift Registers.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(thresholded_sobel_edge_detector_fifo_w64_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(thresholded_sobel_edge_detector_fifo_w21_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rows_c12_U(thresholded_sobel_edge_detector_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(thresholded_sobel_edge_detector_fifo_w21_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cols_c13_U(thresholded_sobel_edge_detector_fifo_w32_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(thresholded_sobel_edge_detector_fifo_w18_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(thresholded_sobel_edge_detector_fifo_w18_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(thresholded_sobel_edge_detector_fifo_w64_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_addrbound_1_U0_U(thresholded_sobel_edge_detector_start_for_addrbound_1_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AxiStream_U0_U(thresholded_sobel_edge_detector_start_for_Mat2AxiStream_U0)' using Shift Registers.
Command       ap_source done; 0.24 sec.
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_in_rows_c_U(thresholded_sobel_edge_detector_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_in_cols_c_U(thresholded_sobel_edge_detector_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_gray_rows_c_U(thresholded_sobel_edge_detector_fifo_w32_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_gray_cols_c_U(thresholded_sobel_edge_detector_fifo_w32_d4_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_grad_x_rows_c_U(thresholded_sobel_edge_detector_fifo_w32_d5_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_grad_x_cols_c_U(thresholded_sobel_edge_detector_fifo_w32_d5_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_grad_sum_rows_c_U(thresholded_sobel_edge_detector_fifo_w32_d6_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_grad_sum_cols_c_U(thresholded_sobel_edge_detector_fifo_w32_d6_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_out_rows_c_U(thresholded_sobel_edge_detector_fifo_w32_d7_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_out_cols_c_U(thresholded_sobel_edge_detector_fifo_w32_d7_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_c_U(thresholded_sobel_edge_detector_fifo_w64_d2_S_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(thresholded_sobel_edge_detector_fifo_w64_d7_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'thresh_c_U(thresholded_sobel_edge_detector_fifo_w16_d6_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_in_data_U(thresholded_sobel_edge_detector_fifo_w24_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_in_rows_c15_U(thresholded_sobel_edge_detector_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_in_cols_c16_U(thresholded_sobel_edge_detector_fifo_w32_d2_S_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_gray_data_U(thresholded_sobel_edge_detector_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_grad_x_data_U(thresholded_sobel_edge_detector_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_grad_y_data_U(thresholded_sobel_edge_detector_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_grad_sum_data_U(thresholded_sobel_edge_detector_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mat_out_data_U(thresholded_sobel_edge_detector_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_0_3_0_0_720_1280_1_false_U0_U(thresholded_sobel_edge_detector_start_for_Sobel_0_3_0_0_720_1280_1_false_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_0_0_720_1280_1_U0_U(thresholded_sobel_edge_detector_start_for_add_0_0_720_1280_1_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Threshold_0_0_720_1280_1_U0_U(thresholded_sobel_edge_detector_start_for_Threshold_0_0_720_1280_1_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_64_0_720_1280_1_1_U0_U(thresholded_sobel_edge_detector_start_for_xfMat2Array_64_0_720_1280_1_1_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rgb2gray_9_0_720_1280_1_U0_U(thresholded_sobel_edge_detector_start_for_rgb2gray_9_0_720_1280_1_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.83 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=thresholded_sobel_edge_detector xml_exists=0
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.constraint.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=94 #gSsdmPorts=0
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.dataonly.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.dataonly.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.constraint.tcl 
Execute       sc_get_clocks thresholded_sobel_edge_detector 
Execute       source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.38 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.68 seconds; current allocated memory: 519.025 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for thresholded_sobel_edge_detector.
INFO: [VLOG 209-307] Generating Verilog RTL for thresholded_sobel_edge_detector.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model thresholded_sobel_edge_detector -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 13.53 sec.
Command   csynth_design done; 36.69 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 35.77 seconds. CPU system time: 1.6 seconds. Elapsed time: 36.69 seconds; current allocated memory: 522.434 MB.
Command ap_source done; 38.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1 opened at Mon Feb 26 05:33:56 PST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.45 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command         import_lib done; 0.18 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.3 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.77 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.05 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./thresholded_sobel_edge_detector/solution1/directives.tcl 
Execute     set_directive_top -name thresholded_sobel_edge_detector thresholded_sobel_edge_detector 
INFO: [HLS 200-1510] Running: set_directive_top -name thresholded_sobel_edge_detector thresholded_sobel_edge_detector 
INFO-FLOW: Setting directive 'TOP' name=thresholded_sobel_edge_detector 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): thresholded_sobel_edge_detector
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=thresholded_sobel_edge_detector xml_exists=1
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to thresholded_sobel_edge_detector
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry3.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_entry13.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat_Block_split26_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2MatStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Axi2Mat.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Array2xfMat_64_9_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/rgb2gray_9_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Sobel_0_3_0_0_720_1280_1_false_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/add_0_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Threshold_0_0_720_1280_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_entry22.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/addrbound_1.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi_Block_split35_proc.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/last_blk_pxl_width19.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/MatStream2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/Mat2Axi.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/xfMat2Array_64_0_720_1280_1_1_s.compgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to thresholded_sobel_edge_detector
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.constraint.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.dataonly.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.compgen.dataonly.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=thresholded_sobel_edge_detector
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=thresholded_sobel_edge_detector
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.rtl_wrap.cfg.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.constraint.tcl 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/thresholded_sobel_edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/vitis_hls_projects/thresholded_sobel_edge_detector.vhlsprj/thresholded_sobel_edge_detector/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s thresholded_sobel_edge_detector/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file thresholded_sobel_edge_detector/solution1/impl/export.zip
Command   export_design done; 17.43 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.76 seconds. CPU system time: 1.28 seconds. Elapsed time: 17.43 seconds; current allocated memory: 115.472 MB.
Command ap_source done; 19.65 sec.
Execute cleanup_all 
