<?xml version="1.0"?>
<!--
 Copyright (c) 2021 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<!--
CHPMKR VERSION: 2.5.0
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.5" xsi:noNamespaceSchemaLocation="https://schemas.microchip.com/com/microchip/atdf/4.5/atdf.xsd">
  <file timestamp="2023-01-20T08:33:37Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="SAM9X70-CU" mhc:ordercode="SAM9X70-CU" package="BGA240" pinout="BGA240" speedmax="800" tempmin="-40" tempmax="105" vccmin="1.62" vccmax="3.63"/>
  </variants>
  <devices>
    <device name="SAM9X70" architecture="ARM926EJ-S" family="SAM9" series="SAM9X7">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="little">
          <memory-segment name="ECC_ROM" start="0x00100000" size="0x100000" type="rom" rw="R" exec="true"/>
          <memory-segment name="SRAM0" start="0x00300000" size="0x100000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="SRAM1" start="0x00400000" size="0x100000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="UDPHS_RAM" start="0x00500000" size="0x100000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="UHPHS_OHCI" start="0x00600000" size="0x100000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="UHPHS_EHCI" start="0x00700000" size="0x100000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="EBI_CS0" start="0x10000000" size="0x10000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_CS1" start="0x20000000" size="0x10000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_MPDDR" start="0x20000000" size="0x10000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="SDRAM_CS" start="0x20000000" size="0x10000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_CS2" start="0x30000000" size="0x10000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_NF" start="0x30000000" size="0x10000000" type="ram" rw="RW" exec="true" external="true"/>
          <memory-segment name="QSPIMEM" start="0x60000000" size="0x20000000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="SDMMC0" start="0x80000000" size="0x10000000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="SDMMC1" start="0x90000000" size="0x10000000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="OTPC" start="0xEFF00000" size="0x1000" type="ram" rw="RW" exec="true"/>
        </address-space>
      </address-spaces>
      <parameters>
        <param name="POWER_DOMAIN" value="PD_CORE"/>
        <param name="__ARCH_ARM" value="1"/>
        <param name="__ARCH_ARM_CORTEX_M" value="0"/>
      </parameters>
      <peripherals>
        <module name="ADC" id="44073" version="904">
          <instance name="ADC">
            <register-group name="ADC" name-in-module="ADC" address-space="base" offset="0xF804C000"/>
            <signals>
              <signal group="AD" index="0" function="X1" pad="PA24"/>
              <signal group="AD" index="1" function="X1" pad="PA25"/>
              <signal group="AD" index="2" function="X1" pad="PA26"/>
              <signal group="AD" index="3" function="X1" pad="PA27"/>
              <signal group="AD" index="4" function="X1" pad="PA28"/>
              <signal group="AD" index="5" function="X1" pad="PA29"/>
              <signal group="AD" index="6" function="X1" pad="PA30"/>
              <signal group="AD" index="7" function="X1" pad="PA31"/>
              <signal group="ADTRG" function="B" pad="PB18" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="19" caption="ADC Controller"/>
              <param name="CLOCK_ID" value="19"/>
              <param name="DMAC_ID_RX" value="40"/>
            </parameters>
          </instance>
        </module>
        <module name="AES" id="6149" version="606">
          <instance name="AES">
            <register-group name="AES" name-in-module="AES" address-space="base" offset="0xF0034000"/>
            <parameters>
              <param name="INSTANCE_ID" value="39" caption="Advanced Encryption Standard"/>
              <param name="CLOCK_ID" value="39"/>
              <param name="DMAC_ID_TX" value="32"/>
              <param name="DMAC_ID_RX" value="33"/>
            </parameters>
          </instance>
        </module>
        <module name="AIC" id="11051" version="101">
          <instance name="AIC">
            <register-group name="AIC" name-in-module="AIC" address-space="base" offset="0xFFFFF100"/>
            <signals>
              <signal group="IRQ" function="D" pad="PB18" ioset="1"/>
              <signal group="FIQ" function="A" pad="PC31" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID_FIQ" value="0" caption="Advanced Interrupt Controller"/>
              <param name="INSTANCE_ID_IRQ" value="31" caption="Advanced Interrupt Controller"/>
            </parameters>
          </instance>
        </module>
        <module name="BSC" id="11072" version="0">
          <instance name="BSC">
            <register-group name="BSC" name-in-module="BSC" address-space="base" offset="0xFFFFFE54"/>
          </instance>
        </module>
        <module name="CLASSD" id="11283" version="112">
          <instance name="CLASSD">
            <register-group name="CLASSD" name-in-module="CLASSD" address-space="base" offset="0xF003C000"/>
            <signals>
              <signal group="CLASSD_R0" function="C" pad="PA15" ioset="1"/>
              <signal group="CLASSD_R1" function="C" pad="PA16" ioset="1"/>
              <signal group="CLASSD_R2" function="C" pad="PA17" ioset="1"/>
              <signal group="CLASSD_L0" function="C" pad="PA18" ioset="1"/>
              <signal group="CLASSD_L1" function="C" pad="PA19" ioset="1"/>
              <signal group="CLASSD_L2" function="C" pad="PA20" ioset="1"/>
              <signal group="CLASSD_L3" function="C" pad="PA21" ioset="1"/>
              <signal group="CLASSD_R3" function="C" pad="PA22" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="42" caption="CLASS D Controller"/>
              <param name="CLOCK_ID" value="42"/>
              <param name="DMAC_ID_TX" value="35"/>
            </parameters>
          </instance>
        </module>
        <module name="DBGU" id="6059" version="212">
          <instance name="DBGU">
            <register-group name="DBGU" name-in-module="DBGU" address-space="base" offset="0xFFFFF200"/>
            <signals>
              <signal group="DRXD" function="A" pad="PA26" ioset="1"/>
              <signal group="DTXD" function="A" pad="PA27" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="47" caption="DBGU"/>
              <param name="CLOCK_ID" value="47"/>
              <param name="DMAC_ID_TX" value="28"/>
              <param name="DMAC_ID_RX" value="29"/>
            </parameters>
          </instance>
        </module>
        <module name="EBI" id="0" version="0">
          <instance name="EBI">
            <signals>
              <signal group="NANDOE" function="A" pad="PD0" ioset="1"/>
              <signal group="NANDWE" function="A" pad="PD1" ioset="1"/>
              <signal group="A" index="21" function="A" pad="PD2" ioset="1"/>
              <signal group="NANDALE" function="A" pad="PD2" ioset="1"/>
              <signal group="A" index="22" function="A" pad="PD3" ioset="1"/>
              <signal group="NANDCLE" function="A" pad="PD3" ioset="1"/>
              <signal group="NCS" index="2" function="A" pad="PD4" ioset="1"/>
              <signal group="NANDCS" function="A" pad="PD4" ioset="1"/>
              <signal group="NCS" index="0" function="B" pad="PD5" ioset="1"/>
              <signal group="NANDDAT" index="0" function="A" pad="PD6" ioset="1"/>
              <signal group="A" index="1" function="B" pad="PD6" ioset="1"/>
              <signal group="NANDDAT" index="1" function="A" pad="PD7" ioset="1"/>
              <signal group="A" index="12" function="B" pad="PD7" ioset="1"/>
              <signal group="NANDDAT" index="2" function="A" pad="PD8" ioset="1"/>
              <signal group="A" index="19" function="B" pad="PD8" ioset="1"/>
              <signal group="NANDDAT" index="3" function="A" pad="PD9" ioset="1"/>
              <signal group="A" index="20" function="B" pad="PD9" ioset="1"/>
              <signal group="NANDDAT" index="4" function="A" pad="PD10" ioset="1"/>
              <signal group="NRD" function="B" pad="PD10" ioset="1"/>
              <signal group="NANDDAT" index="5" function="A" pad="PD11" ioset="1"/>
              <signal group="NWR" index="0" function="B" pad="PD11" ioset="1"/>
              <signal group="NWE" function="B" pad="PD11" ioset="1"/>
              <signal group="NANDDAT" index="6" function="A" pad="PD12" ioset="1"/>
              <signal group="A" index="0" function="B" pad="PD12" ioset="1"/>
              <signal group="NBS" index="0" function="B" pad="PD12" ioset="1"/>
              <signal group="NANDDAT" index="7" function="A" pad="PD13" ioset="1"/>
              <signal group="NWR" index="1" function="B" pad="PD13" ioset="1"/>
              <signal group="NBS" index="1" function="B" pad="PD13" ioset="1"/>
              <signal group="NWAIT" function="A" pad="PD14" ioset="1"/>
              <signal group="NANDRDY" function="A" pad="PD14" ioset="1"/>
              <signal group="BA" index="0" function="X1" pad="A16"/>
              <signal group="BA" index="1" function="X1" pad="A17"/>
              <signal group="BA" index="2" function="X1" pad="A18"/>
            </signals>
          </instance>
        </module>
        <module name="FLEXCOM" id="11268" version="240">
          <instance name="FLEXCOM0">
            <register-group name="FLEXCOM0" name-in-module="FLEXCOM" address-space="base" offset="0xF801C000"/>
            <signals>
              <signal group="FLEXCOM0_IO4" function="A" pad="PA6" ioset="1"/>
              <signal group="FLEXCOM0_IO3" function="A" pad="PA7" ioset="1"/>
              <signal group="FLEXCOM0_IO2" function="A" pad="PA8" ioset="1"/>
              <signal group="FLEXCOM0_IO0" function="A" pad="PA30" ioset="1"/>
              <signal group="FLEXCOM0_IO1" function="A" pad="PA31" ioset="1"/>
              <signal group="FLEXCOM0_IO7" function="B" pad="PB6" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="5" caption="Flexcom 0"/>
              <param name="CLOCK_ID" value="5"/>
              <param name="DMAC_ID_TX" value="0"/>
              <param name="DMAC_ID_RX" value="1"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM1">
            <register-group name="FLEXCOM1" name-in-module="FLEXCOM" address-space="base" offset="0xF8020000"/>
            <signals>
              <signal group="FLEXCOM1_IO0" function="A" pad="PA28" ioset="1"/>
              <signal group="FLEXCOM1_IO1" function="A" pad="PA29" ioset="1"/>
              <signal group="FLEXCOM1_IO7" function="B" pad="PC17" ioset="1"/>
              <signal group="FLEXCOM1_IO4" function="C" pad="PC27" ioset="1"/>
              <signal group="FLEXCOM1_IO3" function="C" pad="PC28" ioset="1"/>
              <signal group="FLEXCOM1_IO2" function="C" pad="PC29" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="6" caption="Flexcom 1"/>
              <param name="CLOCK_ID" value="6"/>
              <param name="DMAC_ID_TX" value="2"/>
              <param name="DMAC_ID_RX" value="3"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM2">
            <register-group name="FLEXCOM2" name-in-module="FLEXCOM" address-space="base" offset="0xF8024000"/>
            <signals>
              <signal group="FLEXCOM2_IO0" function="A" pad="PA13" ioset="1"/>
              <signal group="FLEXCOM2_IO1" function="A" pad="PA14" ioset="1"/>
              <signal group="FLEXCOM2_IO7" function="C" pad="PA23" ioset="1"/>
              <signal group="FLEXCOM2_IO4" function="B" pad="PB0" ioset="1"/>
              <signal group="FLEXCOM2_IO3" function="B" pad="PB1" ioset="1"/>
              <signal group="FLEXCOM2_IO2" function="B" pad="PB2" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="7" caption="Flexcom 2"/>
              <param name="CLOCK_ID" value="7"/>
              <param name="DMAC_ID_TX" value="4"/>
              <param name="DMAC_ID_RX" value="5"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM3">
            <register-group name="FLEXCOM3" name-in-module="FLEXCOM" address-space="base" offset="0xF8028000"/>
            <signals>
              <signal group="FLEXCOM3_IO0" function="B" pad="PC22" ioset="1"/>
              <signal group="FLEXCOM3_IO1" function="B" pad="PC23" ioset="1"/>
              <signal group="FLEXCOM3_IO4" function="B" pad="PC24" ioset="1"/>
              <signal group="FLEXCOM3_IO3" function="B" pad="PC25" ioset="1"/>
              <signal group="FLEXCOM3_IO2" function="B" pad="PC26" ioset="1"/>
              <signal group="FLEXCOM3_IO7" function="C" pad="PC30" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="8" caption="Flexcom 3"/>
              <param name="CLOCK_ID" value="8"/>
              <param name="DMAC_ID_TX" value="6"/>
              <param name="DMAC_ID_RX" value="7"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM4">
            <register-group name="FLEXCOM4" name-in-module="FLEXCOM" address-space="base" offset="0xF0000000"/>
            <signals>
              <signal group="FLEXCOM4_IO1" function="A" pad="PA9" ioset="1 2"/>
              <signal group="FLEXCOM4_IO0" function="A" pad="PA10" ioset="1 2"/>
              <signal group="FLEXCOM4_IO2" function="A" pad="PA11" ioset="1 2"/>
              <signal group="FLEXCOM4_IO3" function="A" pad="PA12" ioset="1 2"/>
              <signal group="FLEXCOM4_IO4" function="B" pad="PA13" ioset="1"/>
              <signal group="FLEXCOM4_IO5" function="C" pad="PA14" ioset="1"/>
              <signal group="FLEXCOM4_IO4" function="C" pad="PA30" ioset="2"/>
              <signal group="FLEXCOM4_IO5" function="B" pad="PA31" ioset="2"/>
              <signal group="FLEXCOM4_IO6" function="B" pad="PB3" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="13" caption="Flexcom 4"/>
              <param name="CLOCK_ID" value="13"/>
              <param name="DMAC_ID_TX" value="8"/>
              <param name="DMAC_ID_RX" value="9"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM5">
            <register-group name="FLEXCOM5" name-in-module="FLEXCOM" address-space="base" offset="0xF0004000"/>
            <signals>
              <signal group="FLEXCOM5_IO4" function="C" pad="PA12" ioset="1"/>
              <signal group="FLEXCOM5_IO3" function="B" pad="PA14" ioset="1 2"/>
              <signal group="FLEXCOM5_IO1" function="B" pad="PA15" ioset="1 2"/>
              <signal group="FLEXCOM5_IO0" function="B" pad="PA16" ioset="1 2"/>
              <signal group="FLEXCOM5_IO2" function="B" pad="PA17" ioset="1 2"/>
              <signal group="FLEXCOM5_IO6" function="B" pad="PA24" ioset="1"/>
              <signal group="FLEXCOM5_IO5" function="B" pad="PA25" ioset="1"/>
              <signal group="FLEXCOM5_IO4" function="B" pad="PA30" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="14" caption="Flexcom 5"/>
              <param name="CLOCK_ID" value="14"/>
              <param name="DMAC_ID_TX" value="10"/>
              <param name="DMAC_ID_RX" value="11"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM6">
            <register-group name="FLEXCOM6" name-in-module="FLEXCOM" address-space="base" offset="0xF8010000"/>
            <signals>
              <signal group="FLEXCOM6_IO0" function="A" pad="PA24" ioset="1"/>
              <signal group="FLEXCOM6_IO1" function="A" pad="PA25" ioset="1"/>
              <signal group="FLEXCOM6_IO2" function="C" pad="PB7" ioset="1"/>
              <signal group="FLEXCOM6_IO3" function="C" pad="PB8" ioset="1"/>
              <signal group="FLEXCOM6_IO4" function="C" pad="PB9" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="9" caption="Flexcom 6"/>
              <param name="CLOCK_ID" value="9"/>
              <param name="DMAC_ID_TX" value="12"/>
              <param name="DMAC_ID_RX" value="13"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM7">
            <register-group name="FLEXCOM7" name-in-module="FLEXCOM" address-space="base" offset="0xF8014000"/>
            <signals>
              <signal group="FLEXCOM7_IO0" function="C" pad="PC0" ioset="1"/>
              <signal group="FLEXCOM7_IO1" function="C" pad="PC1" ioset="1"/>
              <signal group="FLEXCOM7_IO2" function="C" pad="PD0" ioset="1"/>
              <signal group="FLEXCOM7_IO3" function="C" pad="PD1" ioset="1"/>
              <signal group="FLEXCOM7_IO4" function="C" pad="PD2" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="10" caption="Flexcom 7"/>
              <param name="CLOCK_ID" value="10"/>
              <param name="DMAC_ID_TX" value="14"/>
              <param name="DMAC_ID_RX" value="15"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM8">
            <register-group name="FLEXCOM8" name-in-module="FLEXCOM" address-space="base" offset="0xF8018000"/>
            <signals>
              <signal group="FLEXCOM8_IO0" function="B" pad="PB4" ioset="1"/>
              <signal group="FLEXCOM8_IO1" function="B" pad="PB5" ioset="1"/>
              <signal group="FLEXCOM8_IO2" function="C" pad="PB10" ioset="1"/>
              <signal group="FLEXCOM8_IO3" function="C" pad="PB11" ioset="1"/>
              <signal group="FLEXCOM8_IO4" function="C" pad="PB12" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="11" caption="Flexcom 8"/>
              <param name="CLOCK_ID" value="11"/>
              <param name="DMAC_ID_TX" value="16"/>
              <param name="DMAC_ID_RX" value="17"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM9">
            <register-group name="FLEXCOM9" name-in-module="FLEXCOM" address-space="base" offset="0xF8040000"/>
            <signals>
              <signal group="FLEXCOM9_IO2" function="C" pad="PB22" ioset="1"/>
              <signal group="FLEXCOM9_IO3" function="C" pad="PB23" ioset="1"/>
              <signal group="FLEXCOM9_IO4" function="C" pad="PB24" ioset="1"/>
              <signal group="FLEXCOM9_IO0" function="C" pad="PC8" ioset="1"/>
              <signal group="FLEXCOM9_IO1" function="C" pad="PC9" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="15" caption="Flexcom 9"/>
              <param name="CLOCK_ID" value="15"/>
              <param name="DMAC_ID_TX" value="18"/>
              <param name="DMAC_ID_RX" value="19"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM10">
            <register-group name="FLEXCOM10" name-in-module="FLEXCOM" address-space="base" offset="0xF8044000"/>
            <signals>
              <signal group="FLEXCOM10_IO0" function="C" pad="PC16" ioset="1"/>
              <signal group="FLEXCOM10_IO1" function="C" pad="PC17" ioset="1"/>
              <signal group="FLEXCOM10_IO2" function="B" pad="PC18" ioset="1"/>
              <signal group="FLEXCOM10_IO3" function="B" pad="PC19" ioset="1"/>
              <signal group="FLEXCOM10_IO4" function="B" pad="PC20" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="16" caption="Flexcom 10"/>
              <param name="CLOCK_ID" value="16"/>
              <param name="DMAC_ID_TX" value="20"/>
              <param name="DMAC_ID_RX" value="21"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM11">
            <register-group name="FLEXCOM11" name-in-module="FLEXCOM" address-space="base" offset="0xF0020000"/>
            <signals>
              <signal group="FLEXCOM11_IO0" function="C" pad="PB15" ioset="1"/>
              <signal group="FLEXCOM11_IO1" function="C" pad="PB16" ioset="1"/>
              <signal group="FLEXCOM11_IO2" function="C" pad="PD3" ioset="1"/>
              <signal group="FLEXCOM11_IO3" function="C" pad="PD4" ioset="1"/>
              <signal group="FLEXCOM11_IO4" function="C" pad="PD5" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="32" caption="Flexcom 11"/>
              <param name="CLOCK_ID" value="32"/>
              <param name="DMAC_ID_TX" value="22"/>
              <param name="DMAC_ID_RX" value="23"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM12">
            <register-group name="FLEXCOM12" name-in-module="FLEXCOM" address-space="base" offset="0xF0024000"/>
            <signals>
              <signal group="FLEXCOM12_IO0" function="C" pad="PB17" ioset="1"/>
              <signal group="FLEXCOM12_IO1" function="C" pad="PB18" ioset="1"/>
              <signal group="FLEXCOM12_IO2" function="C" pad="PB19" ioset="1"/>
              <signal group="FLEXCOM12_IO3" function="C" pad="PB20" ioset="1"/>
              <signal group="FLEXCOM12_IO4" function="C" pad="PB21" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="33" caption="Flexcom 12"/>
              <param name="CLOCK_ID" value="33"/>
              <param name="DMAC_ID_TX" value="24"/>
              <param name="DMAC_ID_RX" value="25"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="16"/>
            </parameters>
          </instance>
        </module>
        <module name="GMAC" id="44152" version="r1p12f1">
          <instance name="GMAC">
            <register-group name="GMAC" name-in-module="GMAC" address-space="base" offset="0xF802C000"/>
            <signals>
              <signal group="GTSUCOMP" function="C" pad="PA31" ioset="1"/>
              <signal group="GRX" index="2" function="A" pad="PB0" ioset="1"/>
              <signal group="GRXER" function="C" pad="PB0" ioset="1"/>
              <signal group="GRX" index="3" function="A" pad="PB1" ioset="1"/>
              <signal group="G125CK" function="A" pad="PB2" ioset="1"/>
              <signal group="GCRSDV" function="A" pad="PB3" ioset="1"/>
              <signal group="GRXCTL" function="A" pad="PB3" ioset="1"/>
              <signal group="GTX" index="2" function="A" pad="PB4" ioset="1"/>
              <signal group="GTX" index="3" function="A" pad="PB5" ioset="1"/>
              <signal group="GTXCK" function="A" pad="PB6" ioset="1"/>
              <signal group="GREFCK" function="A" pad="PB6" ioset="1"/>
              <signal group="GTXEN" function="A" pad="PB7" ioset="1"/>
              <signal group="GTXCTL" function="A" pad="PB7" ioset="1"/>
              <signal group="GRXCK" function="A" pad="PB8" ioset="1"/>
              <signal group="GMDIO" function="A" pad="PB9" ioset="1"/>
              <signal group="GMDC" function="A" pad="PB10" ioset="1"/>
              <signal group="GRX" index="0" function="A" pad="PB11" ioset="1"/>
              <signal group="GRX" index="1" function="A" pad="PB12" ioset="1"/>
              <signal group="GTX" index="0" function="A" pad="PB13" ioset="1"/>
              <signal group="GTX" index="1" function="A" pad="PB14" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="24" caption="Gigabit Ethernet MAC"/>
              <param name="CLOCK_ID" value="24"/>
              <param name="INSTANCE_ID_Q1" value="60" caption="GMAC Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1"/>
              <param name="INSTANCE_ID_Q2" value="61" caption="GMAC Queue 2 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 2"/>
              <param name="INSTANCE_ID_Q3" value="62" caption="GMAC Queue 3 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 3"/>
              <param name="INSTANCE_ID_Q4" value="63" caption="GMAC Queue 4 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 4"/>
              <param name="INSTANCE_ID_Q5" value="64" caption="GMAC Queue 5 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 5"/>
              <param name="INSTANCE_ID_EMAC" value="65" caption="Gigabit Ethernet MAC - Express MAC"/>
              <param name="INSTANCE_ID_MMSL" value="66" caption="Gigabit Ethernet MAC - Mac Merge SubLayer"/>
              <param name="INSTANCE_ID_TSU" value="67" caption="Gigabit Ethernet MAC - Time Stamp Unit"/>
              <param name="CLOCK_ID_TSU" value="67"/>
            </parameters>
          </instance>
        </module>
        <module name="GPBR" id="6378" version="0">
          <instance name="GPBR">
            <register-group name="GPBR" name-in-module="GPBR" address-space="base" offset="0xFFFFFE60"/>
          </instance>
        </module>
        <module name="I2SMCC" id="44157" version="110">
          <instance name="I2SMCC">
            <register-group name="I2SMCC" name-in-module="I2SMCC" address-space="base" offset="0xF001C000"/>
            <signals>
              <signal group="I2SMCC_WS" function="D" pad="PB15" ioset="1"/>
              <signal group="I2SMCC_DIN" index="0" function="D" pad="PB16" ioset="1"/>
              <signal group="I2SMCC_DOUT" index="0" function="D" pad="PB17" ioset="1"/>
              <signal group="I2SMCC_MCK" function="D" pad="PB25" ioset="1"/>
              <signal group="I2SMCC_CK" function="D" pad="PB26" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="34" caption="I2S Multi Channel Controller"/>
              <param name="CLOCK_ID" value="34"/>
              <param name="DMAC_ID_TX" value="36"/>
              <param name="DMAC_ID_RX" value="37"/>
            </parameters>
          </instance>
        </module>
        <module name="ISC" id="11290" version="260">
          <instance name="ISC">
            <register-group name="ISC" name-in-module="ISC" address-space="base" offset="0xF8048000"/>
            <signals>
              <signal group="ISC_D" index="0" function="B" pad="PC0" ioset="1"/>
              <signal group="ISC_D" index="1" function="B" pad="PC1" ioset="1"/>
              <signal group="ISC_D" index="2" function="B" pad="PC2" ioset="1"/>
              <signal group="ISC_D" index="3" function="B" pad="PC3" ioset="1"/>
              <signal group="ISC_D" index="4" function="B" pad="PC4" ioset="1"/>
              <signal group="ISC_D" index="5" function="B" pad="PC5" ioset="1"/>
              <signal group="ISC_D" index="6" function="B" pad="PC6" ioset="1"/>
              <signal group="ISC_D" index="7" function="B" pad="PC7" ioset="1"/>
              <signal group="ISC_D" index="8" function="B" pad="PC8" ioset="1"/>
              <signal group="ISC_D" index="9" function="B" pad="PC9" ioset="1"/>
              <signal group="ISC_D" index="10" function="B" pad="PC10" ioset="1"/>
              <signal group="ISC_D" index="11" function="B" pad="PC11" ioset="1"/>
              <signal group="ISC_PCK" function="B" pad="PC12" ioset="1"/>
              <signal group="ISC_VSYNC" function="B" pad="PC13" ioset="1"/>
              <signal group="ISC_HSYNC" function="B" pad="PC14" ioset="1"/>
              <signal group="ISC_MCK" function="B" pad="PC15" ioset="1"/>
              <signal group="ISC_FIELD" function="B" pad="PC16" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="43" caption="Camera Interface"/>
              <param name="CLOCK_ID" value="43"/>
            </parameters>
          </instance>
        </module>
        <module name="MATRIX" id="44156" version="550">
          <instance name="MATRIX">
            <register-group name="MATRIX" name-in-module="MATRIX" address-space="base" offset="0xFFFFDE00"/>
            <parameters>
              <param name="INSTANCE_ID" value="21" caption="Matrix"/>
            </parameters>
          </instance>
        </module>
        <module name="MPDDRC" id="11043" version="328">
          <instance name="MPDDRC">
            <register-group name="MPDDRC" name-in-module="MPDDRC" address-space="base" offset="0xFFFFE800"/>
            <parameters>
              <param name="INSTANCE_ID" value="49" caption="logical-OR interrupt of MPDDRC and SMC"/>
              <param name="CLOCK_ID" value="49"/>
            </parameters>
          </instance>
        </module>
        <module name="OTPC" id="44105" version="202">
          <instance name="OTPC">
            <register-group name="OTPC" name-in-module="OTPC" address-space="base" offset="0xEFF00000"/>
            <parameters>
              <param name="INSTANCE_ID" value="46" caption="OTP Controller"/>
              <param name="EMULATION_ADDRESS" value="0x00400000"/>
              <param name="EMULATION_SIZE" value="0x00001000"/>
            </parameters>
          </instance>
        </module>
        <module name="PIO" id="11004" version="304">
          <instance name="PIOA">
            <register-group name="PIOA" name-in-module="PIO" address-space="base" offset="0xFFFFF400"/>
            <signals>
              <signal group="P" index="0" function="Default" pad="PA0"/>
              <signal group="P" index="1" function="Default" pad="PA1"/>
              <signal group="P" index="2" function="Default" pad="PA2"/>
              <signal group="P" index="3" function="Default" pad="PA3"/>
              <signal group="P" index="4" function="Default" pad="PA4"/>
              <signal group="P" index="5" function="Default" pad="PA5"/>
              <signal group="P" index="6" function="Default" pad="PA6"/>
              <signal group="P" index="7" function="Default" pad="PA7"/>
              <signal group="P" index="8" function="Default" pad="PA8"/>
              <signal group="P" index="9" function="Default" pad="PA9"/>
              <signal group="P" index="10" function="Default" pad="PA10"/>
              <signal group="P" index="11" function="Default" pad="PA11"/>
              <signal group="P" index="12" function="Default" pad="PA12"/>
              <signal group="P" index="13" function="Default" pad="PA13"/>
              <signal group="P" index="14" function="Default" pad="PA14"/>
              <signal group="P" index="15" function="Default" pad="PA15"/>
              <signal group="P" index="16" function="Default" pad="PA16"/>
              <signal group="P" index="17" function="Default" pad="PA17"/>
              <signal group="P" index="18" function="Default" pad="PA18"/>
              <signal group="P" index="19" function="Default" pad="PA19"/>
              <signal group="P" index="20" function="Default" pad="PA20"/>
              <signal group="P" index="21" function="Default" pad="PA21"/>
              <signal group="P" index="22" function="Default" pad="PA22"/>
              <signal group="P" index="23" function="Default" pad="PA23"/>
              <signal group="P" index="24" function="Default" pad="PA24"/>
              <signal group="P" index="25" function="Default" pad="PA25"/>
              <signal group="P" index="26" function="Default" pad="PA26"/>
              <signal group="P" index="27" function="Default" pad="PA27"/>
              <signal group="P" index="28" function="Default" pad="PA28"/>
              <signal group="P" index="29" function="Default" pad="PA29"/>
              <signal group="P" index="30" function="Default" pad="PA30"/>
              <signal group="P" index="31" function="Default" pad="PA31"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="2" caption="Parallel I/O Controller A"/>
              <param name="CLOCK_ID" value="2"/>
              <param name="OSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
            </parameters>
          </instance>
          <instance name="PIOB">
            <register-group name="PIOB" name-in-module="PIO" address-space="base" offset="0xFFFFF600"/>
            <signals>
              <signal group="P" index="32" function="Default" pad="PB0"/>
              <signal group="P" index="33" function="Default" pad="PB1"/>
              <signal group="P" index="34" function="Default" pad="PB2"/>
              <signal group="P" index="35" function="Default" pad="PB3"/>
              <signal group="P" index="36" function="Default" pad="PB4"/>
              <signal group="P" index="37" function="Default" pad="PB5"/>
              <signal group="P" index="38" function="Default" pad="PB6"/>
              <signal group="P" index="39" function="Default" pad="PB7"/>
              <signal group="P" index="40" function="Default" pad="PB8"/>
              <signal group="P" index="41" function="Default" pad="PB9"/>
              <signal group="P" index="42" function="Default" pad="PB10"/>
              <signal group="P" index="43" function="Default" pad="PB11"/>
              <signal group="P" index="44" function="Default" pad="PB12"/>
              <signal group="P" index="45" function="Default" pad="PB13"/>
              <signal group="P" index="46" function="Default" pad="PB14"/>
              <signal group="P" index="47" function="Default" pad="PB15"/>
              <signal group="P" index="48" function="Default" pad="PB16"/>
              <signal group="P" index="49" function="Default" pad="PB17"/>
              <signal group="P" index="50" function="Default" pad="PB18"/>
              <signal group="P" index="51" function="Default" pad="PB19"/>
              <signal group="P" index="52" function="Default" pad="PB20"/>
              <signal group="P" index="53" function="Default" pad="PB21"/>
              <signal group="P" index="54" function="Default" pad="PB22"/>
              <signal group="P" index="55" function="Default" pad="PB23"/>
              <signal group="P" index="56" function="Default" pad="PB24"/>
              <signal group="P" index="57" function="Default" pad="PB25"/>
              <signal group="P" index="58" function="Default" pad="PB26"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="3" caption="Parallel I/O Controller B"/>
              <param name="CLOCK_ID" value="3"/>
              <param name="OSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0xF8000000" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
            </parameters>
          </instance>
          <instance name="PIOC">
            <register-group name="PIOC" name-in-module="PIO" address-space="base" offset="0xFFFFF800"/>
            <signals>
              <signal group="P" index="64" function="Default" pad="PC0"/>
              <signal group="P" index="65" function="Default" pad="PC1"/>
              <signal group="P" index="66" function="Default" pad="PC2"/>
              <signal group="P" index="67" function="Default" pad="PC3"/>
              <signal group="P" index="68" function="Default" pad="PC4"/>
              <signal group="P" index="69" function="Default" pad="PC5"/>
              <signal group="P" index="70" function="Default" pad="PC6"/>
              <signal group="P" index="71" function="Default" pad="PC7"/>
              <signal group="P" index="72" function="Default" pad="PC8"/>
              <signal group="P" index="73" function="Default" pad="PC9"/>
              <signal group="P" index="74" function="Default" pad="PC10"/>
              <signal group="P" index="75" function="Default" pad="PC11"/>
              <signal group="P" index="76" function="Default" pad="PC12"/>
              <signal group="P" index="77" function="Default" pad="PC13"/>
              <signal group="P" index="78" function="Default" pad="PC14"/>
              <signal group="P" index="79" function="Default" pad="PC15"/>
              <signal group="P" index="80" function="Default" pad="PC16"/>
              <signal group="P" index="81" function="Default" pad="PC17"/>
              <signal group="P" index="82" function="Default" pad="PC18"/>
              <signal group="P" index="83" function="Default" pad="PC19"/>
              <signal group="P" index="84" function="Default" pad="PC20"/>
              <signal group="P" index="85" function="Default" pad="PC21"/>
              <signal group="P" index="86" function="Default" pad="PC22"/>
              <signal group="P" index="87" function="Default" pad="PC23"/>
              <signal group="P" index="88" function="Default" pad="PC24"/>
              <signal group="P" index="89" function="Default" pad="PC25"/>
              <signal group="P" index="90" function="Default" pad="PC26"/>
              <signal group="P" index="91" function="Default" pad="PC27"/>
              <signal group="P" index="92" function="Default" pad="PC28"/>
              <signal group="P" index="93" function="Default" pad="PC29"/>
              <signal group="P" index="94" function="Default" pad="PC30"/>
              <signal group="P" index="95" function="Default" pad="PC31"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="4" caption="Parallel I/O Controller C"/>
              <param name="CLOCK_ID" value="4"/>
              <param name="OSR_DEFAULT_VAL" value="0x02000000" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xFDFFFFFF" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0x02000000" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0xFDFFFFFF" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x02000000" caption="Register value at reset"/>
            </parameters>
          </instance>
          <instance name="PIOD">
            <register-group name="PIOD" name-in-module="PIO" address-space="base" offset="0xFFFFFA00"/>
            <signals>
              <signal group="P" index="96" function="Default" pad="PD0"/>
              <signal group="P" index="97" function="Default" pad="PD1"/>
              <signal group="P" index="98" function="Default" pad="PD2"/>
              <signal group="P" index="99" function="Default" pad="PD3"/>
              <signal group="P" index="100" function="Default" pad="PD4"/>
              <signal group="P" index="101" function="Default" pad="PD5"/>
              <signal group="P" index="102" function="Default" pad="PD6"/>
              <signal group="P" index="103" function="Default" pad="PD7"/>
              <signal group="P" index="104" function="Default" pad="PD8"/>
              <signal group="P" index="105" function="Default" pad="PD9"/>
              <signal group="P" index="106" function="Default" pad="PD10"/>
              <signal group="P" index="107" function="Default" pad="PD11"/>
              <signal group="P" index="108" function="Default" pad="PD12"/>
              <signal group="P" index="109" function="Default" pad="PD13"/>
              <signal group="P" index="110" function="Default" pad="PD14"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="44" caption="Parallel I/O Controller D"/>
              <param name="CLOCK_ID" value="44"/>
              <param name="OSR_DEFAULT_VAL" value="0x0000000C" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xFFFFFFF3" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0xFFFF800C" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0xFFFFFFF3" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
            </parameters>
          </instance>
        </module>
        <module name="PIT" id="6079" version="0">
          <instance name="PIT">
            <register-group name="PIT" name-in-module="PIT" address-space="base" offset="0xFFFFFE40"/>
          </instance>
        </module>
        <module name="PIT64B" id="44117" version="103">
          <instance name="PIT64B0">
            <register-group name="PIT64B0" name-in-module="PIT64B" address-space="base" offset="0xF0028000"/>
            <parameters>
              <param name="INSTANCE_ID" value="37" caption="64-b Timer 0"/>
              <param name="CLOCK_ID" value="37"/>
            </parameters>
          </instance>
          <instance name="PIT64B1">
            <register-group name="PIT64B1" name-in-module="PIT64B" address-space="base" offset="0xF0040000"/>
            <parameters>
              <param name="INSTANCE_ID" value="58" caption="64-b Timer 1"/>
              <param name="CLOCK_ID" value="58"/>
            </parameters>
          </instance>
        </module>
        <module name="PMC" id="44112" version="12D">
          <instance name="PMC">
            <register-group name="PMC" name-in-module="PMC" address-space="base" offset="0xFFFFFC00"/>
            <signals>
              <signal group="PCK" index="1" function="B" pad="PB9" ioset="1"/>
              <signal group="PCK" index="0" function="B" pad="PB10" ioset="1"/>
              <signal group="PCK" index="0" function="C" pad="PC15" ioset="2"/>
              <signal group="PCK" index="1" function="C" pad="PC31" ioset="2"/>
            </signals>
            <parameters>
              <param name="PMC_PROG_CLK_NB" value="2" caption="Number of PCKs in the product - 1 SAM9X60, SAM9X7: 1 SAMA7G5: 7"/>
            </parameters>
          </instance>
        </module>
        <module name="PMECC" id="11038" version="105">
          <instance name="PMECC">
            <register-group name="PMECC" name-in-module="PMECC" address-space="base" offset="0xFFFFE000"/>
            <parameters>
              <param name="INSTANCE_ID" value="48" caption="logical-OR interrupt of PMECC and PMERRLOC"/>
              <param name="CLOCK_ID" value="48"/>
            </parameters>
          </instance>
        </module>
        <module name="PMERRLOC" id="11039" version="102">
          <instance name="PMERRLOC">
            <register-group name="PMERRLOC" name-in-module="PMERRLOC" address-space="base" offset="0xFFFFE600"/>
          </instance>
        </module>
        <module name="PUF" id="05335" version="3.5.1-3">
          <instance name="PUF">
            <register-group name="PUF" name-in-module="PUF" address-space="base" offset="0xF8030000"/>
            <parameters>
              <param name="INSTANCE_ID" value="59" caption="HW PUF QuiddiKey IP"/>
              <param name="CLOCK_ID" value="59"/>
            </parameters>
          </instance>
        </module>
        <module name="PWM" id="6044" version="130">
          <instance name="PWM">
            <register-group name="PWM" name-in-module="PWM" address-space="base" offset="0xF8034000"/>
            <signals>
              <signal group="PWM" index="0" function="B" pad="PB11" ioset="2"/>
              <signal group="PWM" index="1" function="B" pad="PB12" ioset="2"/>
              <signal group="PWM" index="2" function="B" pad="PB13" ioset="2"/>
              <signal group="PWM" index="3" function="B" pad="PB14" ioset="2"/>
              <signal group="PWM" index="0" function="C" pad="PC10" ioset="3"/>
              <signal group="PWM" index="1" function="C" pad="PC11" ioset="3"/>
              <signal group="PWM" index="0" function="C" pad="PC18" ioset="1"/>
              <signal group="PWM" index="1" function="C" pad="PC19" ioset="1"/>
              <signal group="PWM" index="2" function="C" pad="PC20" ioset="1"/>
              <signal group="PWM" index="3" function="C" pad="PC21" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="18" caption="Pulse Width Modulation Controller"/>
              <param name="CLOCK_ID" value="18"/>
            </parameters>
          </instance>
        </module>
        <module name="QSPI" id="44132" version="343">
          <instance name="QSPI">
            <register-group name="QSPI" name-in-module="QSPI" address-space="base" offset="0xF0014000"/>
            <signals>
              <signal group="QIO" index="5" function="A" pad="PB15" ioset="1"/>
              <signal group="QIO" index="6" function="A" pad="PB16" ioset="1"/>
              <signal group="QIO" index="7" function="A" pad="PB17" ioset="1"/>
              <signal group="QDQS" function="A" pad="PB18" ioset="1"/>
              <signal group="QSCK" function="A" pad="PB19" ioset="1"/>
              <signal group="QCS" function="A" pad="PB20" ioset="1"/>
              <signal group="QIO" index="0" function="A" pad="PB21" ioset="1"/>
              <signal group="QIO" index="1" function="A" pad="PB22" ioset="1"/>
              <signal group="QIO" index="2" function="A" pad="PB23" ioset="1"/>
              <signal group="QIO" index="3" function="A" pad="PB24" ioset="1"/>
              <signal group="QINT" function="A" pad="PB25" ioset="1"/>
              <signal group="QIO" index="4" function="A" pad="PB26" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="35" caption="Quad I/O SPI Controller"/>
              <param name="CLOCK_ID" value="35"/>
              <param name="DMAC_ID_TX" value="26"/>
              <param name="DMAC_ID_RX" value="27"/>
            </parameters>
          </instance>
        </module>
        <module name="RSTC" id="44161" version="0">
          <instance name="RSTC">
            <register-group name="RSTC" name-in-module="RSTC" address-space="base" offset="0xFFFFFE00"/>
          </instance>
        </module>
        <module name="RTC" id="6056" version="222">
          <instance name="RTC">
            <register-group name="RTC" name-in-module="RTC" address-space="base" offset="0xFFFFFEA8"/>
          </instance>
        </module>
        <module name="RTT" id="6081" version="0">
          <instance name="RTT">
            <register-group name="RTT" name-in-module="RTT" address-space="base" offset="0xFFFFFE20"/>
          </instance>
        </module>
        <module name="SCKC" id="11073" version="0">
          <instance name="SCKC">
            <register-group name="SCKC" name-in-module="SCKC" address-space="base" offset="0xFFFFFE50"/>
          </instance>
        </module>
        <module name="SDMMC" id="44002" version="186">
          <instance name="SDMMC0">
            <register-group name="SDMMC0" name-in-module="SDMMC" address-space="base" offset="0x80000000"/>
            <signals>
              <signal group="SDMMC0_DAT" index="0" function="A" pad="PA0" ioset="1"/>
              <signal group="SDMMC0_CMD" function="A" pad="PA1" ioset="1"/>
              <signal group="SDMMC0_CK" function="A" pad="PA2" ioset="1"/>
              <signal group="SDMMC0_DAT" index="1" function="A" pad="PA3" ioset="1"/>
              <signal group="SDMMC0_DAT" index="2" function="A" pad="PA4" ioset="1"/>
              <signal group="SDMMC0_DAT" index="3" function="A" pad="PA5" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="12" caption="Secure Data Memory Card Controller 0"/>
              <param name="CLOCK_ID" value="12"/>
            </parameters>
          </instance>
          <instance name="SDMMC1">
            <register-group name="SDMMC1" name-in-module="SDMMC" address-space="base" offset="0x90000000"/>
            <signals>
              <signal group="SDMMC1_DAT" index="1" function="B" pad="PA6" ioset="1"/>
              <signal group="SDMMC1_DAT" index="2" function="B" pad="PA7" ioset="1"/>
              <signal group="SDMMC1_DAT" index="3" function="B" pad="PA8" ioset="1"/>
              <signal group="SDMMC1_DAT" index="0" function="B" pad="PA9" ioset="1"/>
              <signal group="SDMMC1_CMD" function="B" pad="PA10" ioset="1"/>
              <signal group="SDMMC1_CK" function="B" pad="PA11" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="26" caption="Secure Data Memory Card Controller 1"/>
              <param name="CLOCK_ID" value="26"/>
            </parameters>
          </instance>
        </module>
        <module name="SFR" id="05159" version="0">
          <instance name="SFR">
            <register-group name="SFR" name-in-module="SFR" address-space="base" offset="0xF8050000"/>
          </instance>
        </module>
        <module name="SHA" id="6156" version="604">
          <instance name="SHA">
            <register-group name="SHA" name-in-module="SHA" address-space="base" offset="0xF002C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="41" caption="Secure Hash Algorithm"/>
              <param name="CLOCK_ID" value="41"/>
              <param name="DMAC_ID_TX" value="34"/>
            </parameters>
          </instance>
        </module>
        <module name="SHDWC" id="6122" version="0">
          <instance name="SHDWC">
            <register-group name="SHDWC" name-in-module="SHDWC" address-space="base" offset="0xFFFFFE10"/>
          </instance>
        </module>
        <module name="SMC" id="6105" version="312">
          <instance name="SMC">
            <register-group name="SMC" name-in-module="SMC" address-space="base" offset="0xFFFFEA00"/>
          </instance>
        </module>
        <module name="SSC" id="6078" version="351">
          <instance name="SSC">
            <register-group name="SSC" name-in-module="SSC" address-space="base" offset="0xF0010000"/>
            <signals>
              <signal group="TK" function="B" pad="PA18" ioset="1"/>
              <signal group="TF" function="B" pad="PA19" ioset="1"/>
              <signal group="TD" function="B" pad="PA20" ioset="1"/>
              <signal group="RD" function="B" pad="PA21" ioset="1"/>
              <signal group="RK" function="B" pad="PA22" ioset="1"/>
              <signal group="RF" function="B" pad="PA23" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="28" caption="Synchronous Serial Controller"/>
              <param name="CLOCK_ID" value="28"/>
              <param name="DMAC_ID_TX" value="38"/>
              <param name="DMAC_ID_RX" value="39"/>
            </parameters>
          </instance>
        </module>
        <module name="SYSCWP" id="44155" version="0">
          <instance name="SYSCWP">
            <register-group name="SYSCWP" name-in-module="SYSCWP" address-space="base" offset="0xFFFFFEDC"/>
          </instance>
        </module>
        <module name="TC" id="44162" version="710">
          <instance name="TC0">
            <register-group name="TC0" name-in-module="TC" address-space="base" offset="0xF8008000"/>
            <signals>
              <signal group="TIOA" function="A" pad="PA15" ioset="1" index="0"/>
              <signal group="TIOA" function="A" pad="PA16" ioset="1" index="1"/>
              <signal group="TIOA" function="A" pad="PA17" ioset="1" index="2"/>
              <signal group="TCLK" function="A" pad="PA18" ioset="1" index="0"/>
              <signal group="TCLK" function="A" pad="PA19" ioset="1" index="1"/>
              <signal group="TCLK" function="A" pad="PA20" ioset="1" index="2"/>
              <signal group="TIOB" function="A" pad="PA21" ioset="1" index="0"/>
              <signal group="TIOB" function="A" pad="PA22" ioset="1" index="1"/>
              <signal group="TIOB" function="A" pad="PA23" ioset="1" index="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="17" caption="TC 0,1,2"/>
              <param name="CLOCK_ID" value="17"/>
              <param name="DMAC_ID_RX" value="41"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="MD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="1"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
          </instance>
          <instance name="TC1">
            <register-group name="TC1" name-in-module="TC" address-space="base" offset="0xF800C000"/>
            <signals>
              <signal group="TIOA" function="C" pad="PC2" ioset="1" index="3"/>
              <signal group="TIOB" function="C" pad="PC3" ioset="1" index="3"/>
              <signal group="TCLK" function="C" pad="PC4" ioset="1" index="3"/>
              <signal group="TIOA" function="C" pad="PC5" ioset="1" index="4"/>
              <signal group="TIOB" function="C" pad="PC6" ioset="1" index="4"/>
              <signal group="TCLK" function="C" pad="PC7" ioset="1" index="4"/>
              <signal group="TIOA" function="C" pad="PC12" ioset="1" index="5"/>
              <signal group="TIOB" function="C" pad="PC13" ioset="1" index="5"/>
              <signal group="TCLK" function="C" pad="PC14" ioset="1" index="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="45" caption="TC 3,4,5"/>
              <param name="CLOCK_ID" value="45"/>
              <param name="DMAC_ID_RX" value="42"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="MD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="1"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
          </instance>
        </module>
        <module name="TDES" id="6150" version="803">
          <instance name="TDES">
            <register-group name="TDES" name-in-module="TDES" address-space="base" offset="0xF0038000"/>
            <parameters>
              <param name="INSTANCE_ID" value="40" caption="Triple Data Encryption Standard"/>
              <param name="CLOCK_ID" value="40"/>
              <param name="DMAC_ID_RX" value="30"/>
              <param name="DMAC_ID_TX" value="31"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="6334" version="307">
          <instance name="TRNG">
            <register-group name="TRNG" name-in-module="TRNG" address-space="base" offset="0xF0030000"/>
            <parameters>
              <param name="INSTANCE_ID" value="38" caption="True Random Number Generator"/>
              <param name="CLOCK_ID" value="38"/>
            </parameters>
          </instance>
        </module>
        <module name="UDPHS" id="6227" version="150">
          <instance name="UDPHS">
            <register-group name="UDPHS" name-in-module="UDPHS" address-space="base" offset="0xF803C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="23" caption="USB Device High Speed"/>
              <param name="CLOCK_ID" value="23"/>
            </parameters>
          </instance>
        </module>
        <module name="UHPHS" id="6354" version="0">
          <instance name="UHPHS">
            <parameters>
              <param name="INSTANCE_ID" value="22" caption="USB Host High Speed"/>
              <param name="CLOCK_ID" value="22"/>
            </parameters>
          </instance>
          <instance name="UHPHS_EHCI">
            <register-group name="UHPHS_EHCI" name-in-module="UHPHS" address-space="base" offset="0x00700000"/>
          </instance>
        </module>
        <module name="WDT" id="44154" version="0">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0xFFFFFF80"/>
          </instance>
        </module>
        <module name="XDMAC" id="11161" version="293">
          <instance name="XDMAC">
            <register-group name="XDMAC" name-in-module="XDMAC" address-space="base" offset="0xF0008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="20" caption="Extended DMA Controller"/>
              <param name="CLOCK_ID" value="20"/>
            </parameters>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt name="EXT_FIQ" index="0" module-instance="AIC" caption="Advanced Interrupt Controller"/>
        <interrupt name="SYSC" index="1" module-instance="PMC WDT PIT RSTC RTT RTC" caption="Logical-OR interrupt of PMC, WDT, PIT, RSTC, RTT, RTC"/>
        <interrupt name="PIOA" index="2" module-instance="PIOA" caption="Parallel I/O Controller A"/>
        <interrupt name="PIOB" index="3" module-instance="PIOB" caption="Parallel I/O Controller B"/>
        <interrupt name="PIOC" index="4" module-instance="PIOC" caption="Parallel I/O Controller C"/>
        <interrupt name="FLEXCOM0" index="5" module-instance="FLEXCOM0" caption="Flexcom 0"/>
        <interrupt name="FLEXCOM1" index="6" module-instance="FLEXCOM1" caption="Flexcom 1"/>
        <interrupt name="FLEXCOM2" index="7" module-instance="FLEXCOM2" caption="Flexcom 2"/>
        <interrupt name="FLEXCOM3" index="8" module-instance="FLEXCOM3" caption="Flexcom 3"/>
        <interrupt name="FLEXCOM6" index="9" module-instance="FLEXCOM6" caption="Flexcom 6"/>
        <interrupt name="FLEXCOM7" index="10" module-instance="FLEXCOM7" caption="Flexcom 7"/>
        <interrupt name="FLEXCOM8" index="11" module-instance="FLEXCOM8" caption="Flexcom 8"/>
        <interrupt name="SDMMC0" index="12" module-instance="SDMMC0" caption="Secure Data Memory Card Controller 0"/>
        <interrupt name="FLEXCOM4" index="13" module-instance="FLEXCOM4" caption="Flexcom 4"/>
        <interrupt name="FLEXCOM5" index="14" module-instance="FLEXCOM5" caption="Flexcom 5"/>
        <interrupt name="FLEXCOM9" index="15" module-instance="FLEXCOM9" caption="Flexcom 9"/>
        <interrupt name="FLEXCOM10" index="16" module-instance="FLEXCOM10" caption="Flexcom 10"/>
        <interrupt name="TC0" index="17" module-instance="TC0" caption="TC 0,1,2"/>
        <interrupt name="PWM" index="18" module-instance="PWM" caption="Pulse Width Modulation Controller"/>
        <interrupt name="ADC" index="19" module-instance="ADC" caption="ADC Controller"/>
        <interrupt name="XDMAC" index="20" module-instance="XDMAC" caption="Extended DMA Controller"/>
        <interrupt name="MATRIX" index="21" module-instance="MATRIX" caption="Matrix"/>
        <interrupt name="UHPHS" index="22" module-instance="UHPHS" caption="USB Host High Speed"/>
        <interrupt name="UDPHS" index="23" module-instance="UDPHS" caption="USB Device High Speed"/>
        <interrupt name="GMAC" index="24" module-instance="GMAC" caption="Gigabit Ethernet MAC"/>
        <interrupt name="SDMMC1" index="26" module-instance="SDMMC1" caption="Secure Data Memory Card Controller 1"/>
        <interrupt name="SSC" index="28" module-instance="SSC" caption="Synchronous Serial Controller"/>
        <interrupt name="EXT_IRQ" index="31" module-instance="AIC" caption="Advanced Interrupt Controller"/>
        <interrupt name="FLEXCOM11" index="32" module-instance="FLEXCOM11" caption="Flexcom 11"/>
        <interrupt name="FLEXCOM12" index="33" module-instance="FLEXCOM12" caption="Flexcom 12"/>
        <interrupt name="I2SMCC" index="34" module-instance="I2SMCC" caption="I2S Multi Channel Controller"/>
        <interrupt name="QSPI" index="35" module-instance="QSPI" caption="Quad I/O SPI Controller"/>
        <interrupt name="PIT64B0" index="37" module-instance="PIT64B0" caption="64-b Timer 0"/>
        <interrupt name="TRNG" index="38" module-instance="TRNG" caption="True Random Number Generator"/>
        <interrupt name="AES" index="39" module-instance="AES" caption="Advanced Encryption Standard"/>
        <interrupt name="TDES" index="40" module-instance="TDES" caption="Triple Data Encryption Standard"/>
        <interrupt name="SHA" index="41" module-instance="SHA" caption="Secure Hash Algorithm"/>
        <interrupt name="CLASSD" index="42" module-instance="CLASSD" caption="CLASS D Controller"/>
        <interrupt name="ISC" index="43" module-instance="ISC" caption="Camera Interface"/>
        <interrupt name="PIOD" index="44" module-instance="PIOD" caption="Parallel I/O Controller D"/>
        <interrupt name="TC1" index="45" module-instance="TC1" caption="TC 3,4,5"/>
        <interrupt name="OTPC" index="46" module-instance="OTPC" caption="OTP Controller"/>
        <interrupt name="DBGU" index="47" module-instance="DBGU" caption="DBGU"/>
        <interrupt name="ECC" index="48" module-instance="PMECC PMERRLOC" caption="logical-OR interrupt of PMECC and PMERRLOC"/>
        <interrupt name="MC" index="49" module-instance="MPDDRC SMC" caption="logical-OR interrupt of MPDDRC and SMC"/>
        <interrupt name="PIT64B1" index="58" module-instance="PIT64B1" caption="64-b Timer 1"/>
        <interrupt name="GMAC_Q1" index="60" module-instance="GMAC" caption="GMAC Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1"/>
        <interrupt name="GMAC_Q2" index="61" module-instance="GMAC" caption="GMAC Queue 2 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 2"/>
        <interrupt name="GMAC_Q3" index="62" module-instance="GMAC" caption="GMAC Queue 3 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 3"/>
        <interrupt name="GMAC_Q4" index="63" module-instance="GMAC" caption="GMAC Queue 4 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 4"/>
        <interrupt name="GMAC_Q5" index="64" module-instance="GMAC" caption="GMAC Queue 5 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 5"/>
        <interrupt name="GMAC_EMAC" index="65" module-instance="GMAC" caption="Gigabit Ethernet MAC - Express MAC"/>
        <interrupt name="GMAC_MMSL" index="66" module-instance="GMAC" caption="Gigabit Ethernet MAC - Mac Merge SubLayer"/>
        <interrupt name="GMAC_TSU" index="67" module-instance="GMAC" caption="Gigabit Ethernet MAC - Time Stamp Unit"/>
      </interrupts>
      <interfaces>
        <interface name="JTAG" type="samjtag"/>
      </interfaces>
      <property-groups>
        <property-group name="NAMING_RULES">
          <property name="SUBSTRUCTURE_PREFIX" value="true"/>
        </property-group>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x00000000"/>
          <property name="CHIPID_CIDR" value="0x89750030"/>
          <property name="CHIPID_EXID" value="0x00000080"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="ADC" id="44073" version="904" caption="Analog-to-Digital Converter">
      <register-group name="ADC" caption="Analog-to-Digital Converter">
        <register name="ADC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="ADC_CR__SWRST"/>
          <bitfield name="START" caption="Start Conversion" mask="0x2" values="ADC_CR__START"/>
          <bitfield name="TSCALIB" caption="Touchscreen Calibration" mask="0x4" values="ADC_CR__TSCALIB"/>
          <bitfield name="CMPRST" caption="Comparison Restart" mask="0x10" values="ADC_CR__CMPRST"/>
        </register>
        <register name="ADC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="TRGSEL" caption="Trigger Selection" mask="0xE" values="ADC_MR__TRGSEL"/>
          <bitfield name="SLEEP" caption="Sleep Mode" mask="0x20" values="ADC_MR__SLEEP"/>
          <bitfield name="FWUP" caption="Fast Wakeup" mask="0x40" values="ADC_MR__FWUP"/>
          <bitfield name="PRESCAL" caption="Prescaler Rate Selection" mask="0xFF00"/>
          <bitfield name="STARTUP" caption="Startup Time" mask="0xF0000" values="ADC_MR__STARTUP"/>
          <bitfield name="ANACH" caption="Analog Change" mask="0x800000" values="ADC_MR__ANACH"/>
          <bitfield name="TRACKTIM" caption="Tracking Time" mask="0xF000000"/>
          <bitfield name="TRANSFER" caption="Transfer Time" mask="0x30000000"/>
          <bitfield name="MAXSPEED" caption="Maximum Sampling Rate Enable in Freerun Mode" mask="0x40000000"/>
          <bitfield name="USEQ" caption="User Sequence Enable" mask="0x80000000" values="ADC_MR__USEQ"/>
        </register>
        <register name="ADC_SEQR1" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Channel Sequence Register 1">
          <bitfield name="USCH1" caption="User Sequence Number 1" mask="0xF"/>
          <bitfield name="USCH2" caption="User Sequence Number 2" mask="0xF0"/>
          <bitfield name="USCH3" caption="User Sequence Number 3" mask="0xF00"/>
          <bitfield name="USCH4" caption="User Sequence Number 4" mask="0xF000"/>
          <bitfield name="USCH5" caption="User Sequence Number 5" mask="0xF0000"/>
          <bitfield name="USCH6" caption="User Sequence Number 6" mask="0xF00000"/>
          <bitfield name="USCH7" caption="User Sequence Number 7" mask="0xF000000"/>
          <bitfield name="USCH8" caption="User Sequence Number 8" mask="0xF0000000"/>
        </register>
        <register name="ADC_SEQR2" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Channel Sequence Register 2">
          <bitfield name="USCH9" caption="User Sequence Number 9" mask="0xF"/>
          <bitfield name="USCH10" caption="User Sequence Number 10" mask="0xF0"/>
          <bitfield name="USCH11" caption="User Sequence Number 11" mask="0xF00"/>
        </register>
        <register name="ADC_CHER" offset="0x10" rw="W" size="4" atomic-op="set:ADC_CHSR" caption="Channel Enable Register">
          <bitfield name="CH0" caption="Channel 0 Enable" mask="0x1" values="ADC_CHER__CH"/>
          <bitfield name="CH1" caption="Channel 1 Enable" mask="0x2" values="ADC_CHER__CH"/>
          <bitfield name="CH2" caption="Channel 2 Enable" mask="0x4" values="ADC_CHER__CH"/>
          <bitfield name="CH3" caption="Channel 3 Enable" mask="0x8" values="ADC_CHER__CH"/>
          <bitfield name="CH4" caption="Channel 4 Enable" mask="0x10" values="ADC_CHER__CH"/>
          <bitfield name="CH5" caption="Channel 5 Enable" mask="0x20" values="ADC_CHER__CH"/>
          <bitfield name="CH6" caption="Channel 6 Enable" mask="0x40" values="ADC_CHER__CH"/>
          <bitfield name="CH7" caption="Channel 7 Enable" mask="0x80" values="ADC_CHER__CH"/>
          <bitfield name="CH8" caption="Channel 8 Enable" mask="0x100" values="ADC_CHER__CH"/>
          <bitfield name="CH9" caption="Channel 9 Enable" mask="0x200" values="ADC_CHER__CH"/>
          <bitfield name="CH10" caption="Channel 10 Enable" mask="0x400" values="ADC_CHER__CH"/>
          <bitfield name="CH11" caption="Channel 11 Enable" mask="0x800" values="ADC_CHER__CH"/>
        </register>
        <register name="ADC_CHDR" offset="0x14" rw="W" size="4" atomic-op="clear:ADC_CHSR" caption="Channel Disable Register">
          <bitfield name="CH0" caption="Channel 0 Disable" mask="0x1" values="ADC_CHDR__CH"/>
          <bitfield name="CH1" caption="Channel 1 Disable" mask="0x2" values="ADC_CHDR__CH"/>
          <bitfield name="CH2" caption="Channel 2 Disable" mask="0x4" values="ADC_CHDR__CH"/>
          <bitfield name="CH3" caption="Channel 3 Disable" mask="0x8" values="ADC_CHDR__CH"/>
          <bitfield name="CH4" caption="Channel 4 Disable" mask="0x10" values="ADC_CHDR__CH"/>
          <bitfield name="CH5" caption="Channel 5 Disable" mask="0x20" values="ADC_CHDR__CH"/>
          <bitfield name="CH6" caption="Channel 6 Disable" mask="0x40" values="ADC_CHDR__CH"/>
          <bitfield name="CH7" caption="Channel 7 Disable" mask="0x80" values="ADC_CHDR__CH"/>
          <bitfield name="CH8" caption="Channel 8 Disable" mask="0x100" values="ADC_CHDR__CH"/>
          <bitfield name="CH9" caption="Channel 9 Disable" mask="0x200" values="ADC_CHDR__CH"/>
          <bitfield name="CH10" caption="Channel 10 Disable" mask="0x400" values="ADC_CHDR__CH"/>
          <bitfield name="CH11" caption="Channel 11 Disable" mask="0x800" values="ADC_CHDR__CH"/>
        </register>
        <register name="ADC_CHSR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Channel Status Register">
          <bitfield name="CH0" caption="Channel 0 Status" mask="0x1" values="ADC_CHSR__CH"/>
          <bitfield name="CH1" caption="Channel 1 Status" mask="0x2" values="ADC_CHSR__CH"/>
          <bitfield name="CH2" caption="Channel 2 Status" mask="0x4" values="ADC_CHSR__CH"/>
          <bitfield name="CH3" caption="Channel 3 Status" mask="0x8" values="ADC_CHSR__CH"/>
          <bitfield name="CH4" caption="Channel 4 Status" mask="0x10" values="ADC_CHSR__CH"/>
          <bitfield name="CH5" caption="Channel 5 Status" mask="0x20" values="ADC_CHSR__CH"/>
          <bitfield name="CH6" caption="Channel 6 Status" mask="0x40" values="ADC_CHSR__CH"/>
          <bitfield name="CH7" caption="Channel 7 Status" mask="0x80" values="ADC_CHSR__CH"/>
          <bitfield name="CH8" caption="Channel 8 Status" mask="0x100" values="ADC_CHSR__CH"/>
          <bitfield name="CH9" caption="Channel 9 Status" mask="0x200" values="ADC_CHSR__CH"/>
          <bitfield name="CH10" caption="Channel 10 Status" mask="0x400" values="ADC_CHSR__CH"/>
          <bitfield name="CH11" caption="Channel 11 Status" mask="0x800" values="ADC_CHSR__CH"/>
        </register>
        <register name="ADC_LCDR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Last Converted Data Register">
          <bitfield name="LDATA" caption="Last Data Converted" mask="0xFFFF"/>
          <bitfield name="CHNBOSR" caption="Channel Number in Oversampling Mode" mask="0x1F000000"/>
        </register>
        <register name="ADC_IER" offset="0x24" rw="W" size="4" atomic-op="set:ADC_IMR" caption="Interrupt Enable Register">
          <bitfield name="EOC0" caption="End of Conversion Interrupt Enable 0" mask="0x1"/>
          <bitfield name="EOC1" caption="End of Conversion Interrupt Enable 1" mask="0x2"/>
          <bitfield name="EOC2" caption="End of Conversion Interrupt Enable 2" mask="0x4"/>
          <bitfield name="EOC3" caption="End of Conversion Interrupt Enable 3" mask="0x8"/>
          <bitfield name="EOC4" caption="End of Conversion Interrupt Enable 4" mask="0x10"/>
          <bitfield name="EOC5" caption="End of Conversion Interrupt Enable 5" mask="0x20"/>
          <bitfield name="EOC6" caption="End of Conversion Interrupt Enable 6" mask="0x40"/>
          <bitfield name="EOC7" caption="End of Conversion Interrupt Enable 7" mask="0x80"/>
          <bitfield name="EOC8" caption="End of Conversion Interrupt Enable 8" mask="0x100"/>
          <bitfield name="EOC9" caption="End of Conversion Interrupt Enable 9" mask="0x200"/>
          <bitfield name="EOC10" caption="End of Conversion Interrupt Enable 10" mask="0x400"/>
          <bitfield name="EOC11" caption="End of Conversion Interrupt Enable 11" mask="0x800"/>
          <bitfield name="LCCHG" caption="Last Channel Change Interrupt Enable" mask="0x80000"/>
          <bitfield name="XRDY" caption="Touchscreen Measure XPOS Ready Interrupt Enable" mask="0x100000"/>
          <bitfield name="YRDY" caption="Touchscreen Measure YPOS Ready Interrupt Enable" mask="0x200000"/>
          <bitfield name="PRDY" caption="Touchscreen Measure Pressure Ready Interrupt Enable" mask="0x400000"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Enable" mask="0x1000000"/>
          <bitfield name="GOVRE" caption="General Overrun Error Interrupt Enable" mask="0x2000000"/>
          <bitfield name="COMPE" caption="Comparison Event Interrupt Enable" mask="0x4000000"/>
          <bitfield name="PEN" caption="Pen Contact Interrupt Enable" mask="0x20000000"/>
          <bitfield name="NOPEN" caption="No Pen Contact Interrupt Enable" mask="0x40000000"/>
        </register>
        <register name="ADC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:ADC_IMR" caption="Interrupt Disable Register">
          <bitfield name="EOC0" caption="End of Conversion Interrupt Disable 0" mask="0x1"/>
          <bitfield name="EOC1" caption="End of Conversion Interrupt Disable 1" mask="0x2"/>
          <bitfield name="EOC2" caption="End of Conversion Interrupt Disable 2" mask="0x4"/>
          <bitfield name="EOC3" caption="End of Conversion Interrupt Disable 3" mask="0x8"/>
          <bitfield name="EOC4" caption="End of Conversion Interrupt Disable 4" mask="0x10"/>
          <bitfield name="EOC5" caption="End of Conversion Interrupt Disable 5" mask="0x20"/>
          <bitfield name="EOC6" caption="End of Conversion Interrupt Disable 6" mask="0x40"/>
          <bitfield name="EOC7" caption="End of Conversion Interrupt Disable 7" mask="0x80"/>
          <bitfield name="EOC8" caption="End of Conversion Interrupt Disable 8" mask="0x100"/>
          <bitfield name="EOC9" caption="End of Conversion Interrupt Disable 9" mask="0x200"/>
          <bitfield name="EOC10" caption="End of Conversion Interrupt Disable 10" mask="0x400"/>
          <bitfield name="EOC11" caption="End of Conversion Interrupt Disable 11" mask="0x800"/>
          <bitfield name="LCCHG" caption="Last Channel Change Interrupt Disable" mask="0x80000"/>
          <bitfield name="XRDY" caption="Touchscreen Measure XPOS Ready Interrupt Disable" mask="0x100000"/>
          <bitfield name="YRDY" caption="Touchscreen Measure YPOS Ready Interrupt Disable" mask="0x200000"/>
          <bitfield name="PRDY" caption="Touchscreen Measure Pressure Ready Interrupt Disable" mask="0x400000"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Disable" mask="0x1000000"/>
          <bitfield name="GOVRE" caption="General Overrun Error Interrupt Disable" mask="0x2000000"/>
          <bitfield name="COMPE" caption="Comparison Event Interrupt Disable" mask="0x4000000"/>
          <bitfield name="PEN" caption="Pen Contact Interrupt Disable" mask="0x20000000"/>
          <bitfield name="NOPEN" caption="No Pen Contact Interrupt Disable" mask="0x40000000"/>
        </register>
        <register name="ADC_IMR" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="EOC0" caption="End of Conversion Interrupt Mask 0" mask="0x1"/>
          <bitfield name="EOC1" caption="End of Conversion Interrupt Mask 1" mask="0x2"/>
          <bitfield name="EOC2" caption="End of Conversion Interrupt Mask 2" mask="0x4"/>
          <bitfield name="EOC3" caption="End of Conversion Interrupt Mask 3" mask="0x8"/>
          <bitfield name="EOC4" caption="End of Conversion Interrupt Mask 4" mask="0x10"/>
          <bitfield name="EOC5" caption="End of Conversion Interrupt Mask 5" mask="0x20"/>
          <bitfield name="EOC6" caption="End of Conversion Interrupt Mask 6" mask="0x40"/>
          <bitfield name="EOC7" caption="End of Conversion Interrupt Mask 7" mask="0x80"/>
          <bitfield name="EOC8" caption="End of Conversion Interrupt Mask 8" mask="0x100"/>
          <bitfield name="EOC9" caption="End of Conversion Interrupt Mask 9" mask="0x200"/>
          <bitfield name="EOC10" caption="End of Conversion Interrupt Mask 10" mask="0x400"/>
          <bitfield name="EOC11" caption="End of Conversion Interrupt Mask 11" mask="0x800"/>
          <bitfield name="LCCHG" caption="Last Channel Change Interrupt Disable" mask="0x80000"/>
          <bitfield name="XRDY" caption="Touchscreen Measure XPOS Ready Interrupt Mask" mask="0x100000"/>
          <bitfield name="YRDY" caption="Touchscreen Measure YPOS Ready Interrupt Mask" mask="0x200000"/>
          <bitfield name="PRDY" caption="Touchscreen Measure Pressure Ready Interrupt Mask" mask="0x400000"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Mask" mask="0x1000000"/>
          <bitfield name="GOVRE" caption="General Overrun Error Interrupt Mask" mask="0x2000000"/>
          <bitfield name="COMPE" caption="Comparison Event Interrupt Mask" mask="0x4000000"/>
          <bitfield name="PEN" caption="Pen Contact Interrupt Mask" mask="0x20000000"/>
          <bitfield name="NOPEN" caption="No Pen Contact Interrupt Mask" mask="0x40000000"/>
        </register>
        <register name="ADC_ISR" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="EOC0" caption="End of Conversion 0 (automatically set / cleared)" mask="0x1" values="ADC_ISR__EOC"/>
          <bitfield name="EOC1" caption="End of Conversion 1 (automatically set / cleared)" mask="0x2" values="ADC_ISR__EOC"/>
          <bitfield name="EOC2" caption="End of Conversion 2 (automatically set / cleared)" mask="0x4" values="ADC_ISR__EOC"/>
          <bitfield name="EOC3" caption="End of Conversion 3 (automatically set / cleared)" mask="0x8" values="ADC_ISR__EOC"/>
          <bitfield name="EOC4" caption="End of Conversion 4 (automatically set / cleared)" mask="0x10" values="ADC_ISR__EOC"/>
          <bitfield name="EOC5" caption="End of Conversion 5 (automatically set / cleared)" mask="0x20" values="ADC_ISR__EOC"/>
          <bitfield name="EOC6" caption="End of Conversion 6 (automatically set / cleared)" mask="0x40" values="ADC_ISR__EOC"/>
          <bitfield name="EOC7" caption="End of Conversion 7 (automatically set / cleared)" mask="0x80" values="ADC_ISR__EOC"/>
          <bitfield name="EOC8" caption="End of Conversion 8 (automatically set / cleared)" mask="0x100" values="ADC_ISR__EOC"/>
          <bitfield name="EOC9" caption="End of Conversion 9 (automatically set / cleared)" mask="0x200" values="ADC_ISR__EOC"/>
          <bitfield name="EOC10" caption="End of Conversion 10 (automatically set / cleared)" mask="0x400" values="ADC_ISR__EOC"/>
          <bitfield name="EOC11" caption="End of Conversion 11 (automatically set / cleared)" mask="0x800" values="ADC_ISR__EOC"/>
          <bitfield name="LCCHG" caption="Last Channel Change (cleared on read)" mask="0x80000" values="ADC_ISR__LCCHG"/>
          <bitfield name="XRDY" caption="Touchscreen XPOS Measure Ready (cleared on read)" mask="0x100000" values="ADC_ISR__XRDY"/>
          <bitfield name="YRDY" caption="Touchscreen YPOS Measure Ready (cleared on read)" mask="0x200000" values="ADC_ISR__YRDY"/>
          <bitfield name="PRDY" caption="Touchscreen Pressure Measure Ready (cleared on read)" mask="0x400000" values="ADC_ISR__PRDY"/>
          <bitfield name="DRDY" caption="Data Ready (automatically set / cleared)" mask="0x1000000" values="ADC_ISR__DRDY"/>
          <bitfield name="GOVRE" caption="General Overrun Error (cleared on read)" mask="0x2000000" values="ADC_ISR__GOVRE"/>
          <bitfield name="COMPE" caption="Comparison Event (cleared on read)" mask="0x4000000" values="ADC_ISR__COMPE"/>
          <bitfield name="PEN" caption="Pen contact (cleared on read)" mask="0x20000000" values="ADC_ISR__PEN"/>
          <bitfield name="NOPEN" caption="No Pen Contact (cleared on read)" mask="0x40000000" values="ADC_ISR__NOPEN"/>
          <bitfield name="PENS" caption="Pen Detect Status" mask="0x80000000" values="ADC_ISR__PENS"/>
        </register>
        <register name="ADC_LCTMR" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Last Channel Trigger Mode Register">
          <bitfield name="DUALTRIG" caption="Dual Trigger ON" mask="0x1" values="ADC_LCTMR__DUALTRIG"/>
          <bitfield name="CMPMOD" caption="Last Channel Comparison Mode" mask="0x30" values="ADC_LCTMR__CMPMOD"/>
        </register>
        <register name="ADC_LCCWR" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Last Channel Compare Window Register">
          <bitfield name="LOWTHRES" caption="Low Threshold" mask="0xFFF"/>
          <bitfield name="HIGHTHRES" caption="High Threshold" mask="0xFFF0000"/>
        </register>
        <register name="ADC_OVER" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="Overrun Status Register">
          <bitfield name="OVRE0" caption="Overrun Error 0" mask="0x1" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE1" caption="Overrun Error 1" mask="0x2" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE2" caption="Overrun Error 2" mask="0x4" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE3" caption="Overrun Error 3" mask="0x8" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE4" caption="Overrun Error 4" mask="0x10" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE5" caption="Overrun Error 5" mask="0x20" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE6" caption="Overrun Error 6" mask="0x40" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE7" caption="Overrun Error 7" mask="0x80" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE8" caption="Overrun Error 8" mask="0x100" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE9" caption="Overrun Error 9" mask="0x200" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE10" caption="Overrun Error 10" mask="0x400" values="ADC_OVER__OVRE"/>
          <bitfield name="OVRE11" caption="Overrun Error 11" mask="0x800" values="ADC_OVER__OVRE"/>
        </register>
        <register name="ADC_EMR" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Extended Mode Register">
          <bitfield name="CMPMODE" caption="Comparison Mode" mask="0x3" values="ADC_EMR__CMPMODE"/>
          <bitfield name="CMPTYPE" caption="Comparison Type" mask="0x4" values="ADC_EMR__CMPTYPE"/>
          <bitfield name="CMPSEL" caption="Comparison Selected Channel" mask="0xF0"/>
          <bitfield name="CMPALL" caption="Compare All Channels" mask="0x200" values="ADC_EMR__CMPALL"/>
          <bitfield name="CMPFILTER" caption="Compare Event Filtering" mask="0x3000"/>
          <bitfield name="OSR" caption="Over Sampling Rate" mask="0x70000" values="ADC_EMR__OSR"/>
          <bitfield name="ASTE" caption="Averaging on Single Trigger Event" mask="0x100000" values="ADC_EMR__ASTE"/>
          <bitfield name="SRCCLK" caption="External Clock Selection" mask="0x200000" values="ADC_EMR__SRCCLK"/>
          <bitfield name="TRACKX4" caption="Tracking Time x4" mask="0x400000" values="ADC_EMR__TRACKX4"/>
          <bitfield name="TAG" caption="Tag of ADC_LCDR" mask="0x1000000" values="ADC_EMR__TAG"/>
          <bitfield name="SIGNMODE" caption="Sign Mode" mask="0x6000000" values="ADC_EMR__SIGNMODE"/>
          <bitfield name="ADCMODE" caption="ADC Running Mode" mask="0x30000000" values="ADC_EMR__ADCMODE"/>
        </register>
        <register name="ADC_CWR" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Compare Window Register">
          <bitfield name="LOWTHRES" caption="Low Threshold" mask="0xFFFF"/>
          <bitfield name="HIGHTHRES" caption="High Threshold" mask="0xFFFF0000"/>
        </register>
        <register name="ADC_CCR" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration Register">
          <bitfield name="DIFF0" caption="Differential Inputs for Channel 0" mask="0x10000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF1" caption="Differential Inputs for Channel 1" mask="0x20000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF2" caption="Differential Inputs for Channel 2" mask="0x40000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF3" caption="Differential Inputs for Channel 3" mask="0x80000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF4" caption="Differential Inputs for Channel 4" mask="0x100000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF5" caption="Differential Inputs for Channel 5" mask="0x200000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF6" caption="Differential Inputs for Channel 6" mask="0x400000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF7" caption="Differential Inputs for Channel 7" mask="0x800000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF8" caption="Differential Inputs for Channel 8" mask="0x1000000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF9" caption="Differential Inputs for Channel 9" mask="0x2000000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF10" caption="Differential Inputs for Channel 10" mask="0x4000000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF11" caption="Differential Inputs for Channel 11" mask="0x8000000" values="ADC_CCR__DIFF"/>
        </register>
        <register name="ADC_CDR" offset="0x50" rw="R" size="4" count="12" initval="0x00000000" caption="Channel Data Register x">
          <bitfield name="DATA" caption="Converted Data" mask="0xFFFF"/>
        </register>
        <register name="ADC_ACR" offset="0x94" rw="RW" size="4" initval="0x00001200" caption="Analog Control Register">
          <bitfield name="PENDETSENS" caption="Pen Detection Sensitivity" mask="0x3"/>
          <bitfield name="IBCTL" caption="ADC Bias Current Control" mask="0x300"/>
        </register>
        <register name="ADC_PDR" offset="0xA0" rw="RW" size="4" initval="0x00000000" caption="Pseudo-Differential Register">
          <bitfield name="PDIFF0" caption="Pseudo-Differential Inputs for Channel 0" mask="0x1" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF1" caption="Pseudo-Differential Inputs for Channel 1" mask="0x2" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF2" caption="Pseudo-Differential Inputs for Channel 2" mask="0x4" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF3" caption="Pseudo-Differential Inputs for Channel 3" mask="0x8" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF4" caption="Pseudo-Differential Inputs for Channel 4" mask="0x10" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF5" caption="Pseudo-Differential Inputs for Channel 5" mask="0x20" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF6" caption="Pseudo-Differential Inputs for Channel 6" mask="0x40" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF7" caption="Pseudo-Differential Inputs for Channel 7" mask="0x80" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF8" caption="Pseudo-Differential Inputs for Channel 8" mask="0x100" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF9" caption="Pseudo-Differential Inputs for Channel 9" mask="0x200" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF10" caption="Pseudo-Differential Inputs for Channel 10" mask="0x400" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF11" caption="Pseudo-Differential Inputs for Channel 11" mask="0x800" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF12" caption="Pseudo-Differential Inputs for Channel 12" mask="0x1000" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF13" caption="Pseudo-Differential Inputs for Channel 13" mask="0x2000" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF14" caption="Pseudo-Differential Inputs for Channel 14" mask="0x4000" values="ADC_PDR__PDIFF"/>
          <bitfield name="PDIFF15" caption="Pseudo-Differential Inputs for Channel 15" mask="0x8000" values="ADC_PDR__PDIFF"/>
        </register>
        <register name="ADC_TSMR" offset="0xB0" rw="RW" size="4" initval="0x00000000" caption="Touchscreen Mode Register">
          <bitfield name="TSMODE" caption="Touchscreen Mode" mask="0x3" values="ADC_TSMR__TSMODE"/>
          <bitfield name="TSAV" caption="Touchscreen Average" mask="0x30" values="ADC_TSMR__TSAV"/>
          <bitfield name="TSFREQ" caption="Touchscreen Frequency" mask="0xF00"/>
          <bitfield name="TSSCTIM" caption="Touchscreen Switches Closure Time" mask="0xF0000"/>
          <bitfield name="NOTSDMA" caption="No TouchScreen DMA" mask="0x400000" values="ADC_TSMR__NOTSDMA"/>
          <bitfield name="PENDET" caption="Pen Contact Detection Enable" mask="0x1000000" values="ADC_TSMR__PENDET"/>
          <bitfield name="PENDBC" caption="Pen Detect Debouncing Period" mask="0xF0000000"/>
        </register>
        <register name="ADC_XPOSR" offset="0xB4" rw="R" size="4" initval="0x00000000" caption="Touchscreen X Position Register">
          <bitfield name="XPOS" caption="X Position" mask="0xFFF"/>
          <bitfield name="XSCALE" caption="Scale of XPOS" mask="0xFFF0000"/>
        </register>
        <register name="ADC_YPOSR" offset="0xB8" rw="R" size="4" initval="0x00000000" caption="Touchscreen Y Position Register">
          <bitfield name="YPOS" caption="Y Position" mask="0xFFF"/>
          <bitfield name="YSCALE" caption="Scale of YPOS" mask="0xFFF0000"/>
        </register>
        <register name="ADC_PRESSR" offset="0xBC" rw="R" size="4" initval="0x00000000" caption="Touchscreen Pressure Register">
          <bitfield name="Z1" caption="Data of Z1 Measurement" mask="0xFFF"/>
          <bitfield name="Z2" caption="Data of Z2 Measurement" mask="0xFFF0000"/>
        </register>
        <register name="ADC_TRGR" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="Trigger Register">
          <bitfield name="TRGMOD" caption="Trigger Mode" mask="0x7" values="ADC_TRGR__TRGMOD"/>
          <bitfield name="TRGPER" caption="Trigger Period" mask="0xFFFF0000"/>
        </register>
        <register name="ADC_CVR" offset="0xD4" rw="RW" size="4" initval="0x00000000" caption="Correction Values Register">
          <bitfield name="OFFSETCORR" caption="Offset Correction" mask="0xFFFF"/>
          <bitfield name="GAINCORR" caption="Gain Correction" mask="0xFFFF0000"/>
        </register>
        <register name="ADC_CECR" offset="0xD8" rw="RW" size="4" initval="0x00000000" caption="Channel Error Correction Register">
          <bitfield name="ECORR0" caption="Error Correction Enable for channel 0" mask="0x1" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR1" caption="Error Correction Enable for channel 1" mask="0x2" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR2" caption="Error Correction Enable for channel 2" mask="0x4" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR3" caption="Error Correction Enable for channel 3" mask="0x8" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR4" caption="Error Correction Enable for channel 4" mask="0x10" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR5" caption="Error Correction Enable for channel 5" mask="0x20" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR6" caption="Error Correction Enable for channel 6" mask="0x40" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR7" caption="Error Correction Enable for channel 7" mask="0x80" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR8" caption="Error Correction Enable for channel 8" mask="0x100" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR9" caption="Error Correction Enable for channel 9" mask="0x200" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR10" caption="Error Correction Enable for channel 10" mask="0x400" values="ADC_CECR__ECORR"/>
          <bitfield name="ECORR11" caption="Error Correction Enable for channel 11" mask="0x800" values="ADC_CECR__ECORR"/>
        </register>
        <register name="ADC_TSCVR" offset="0xDC" rw="RW" size="4" initval="0x00000000" caption="Touchscreen Correction Values Register">
          <bitfield name="TSOFFSETCORR" caption="Touchscreen Offset Correction" mask="0xFFFF"/>
          <bitfield name="TSGAINCORR" caption="Touchscreen Gain Correction" mask="0xFFFF0000"/>
        </register>
        <register name="ADC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="ADC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="ADC_WPMR__WPITEN"/>
          <bitfield name="WPCTEN" caption="Write Protection Control Enable" mask="0x4" values="ADC_WPMR__WPCTEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="ADC_WPMR__WPKEY"/>
        </register>
        <register name="ADC_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="ADC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="ADC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the ADC." value="1"/>
      </value-group>
      <value-group name="ADC_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Triggers a single sequence of analog-to-digital conversions if ADC_TRGR.TRGMOD=0." value="1"/>
      </value-group>
      <value-group name="ADC_CR__TSCALIB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Programs screen calibration (VDD/GND measurement)" value="1"/>
      </value-group>
      <value-group name="ADC_CR__CMPRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Stops the conversion result storage until the next comparison match." value="1"/>
      </value-group>
      <value-group name="ADC_MR__TRGSEL">
        <value name="ADC_TRIG0" caption="ADTRG" value="0"/>
        <value name="ADC_TRIG1" caption="TIOA0" value="1"/>
        <value name="ADC_TRIG2" caption="TIOA1" value="2"/>
        <value name="ADC_TRIG3" caption="TIOA2" value="3"/>
        <value name="ADC_TRIG4" caption="PWM event line 0" value="4"/>
        <value name="ADC_TRIG5" caption="PWM event line 1" value="5"/>
        <value name="ADC_TRIG6" caption="TIOA3" value="6"/>
        <value name="ADC_TRIG7" caption="RTCOUT1" value="7"/>
      </value-group>
      <value-group name="ADC_MR__SLEEP">
        <value name="NORMAL" caption="Normal Mode: The ADC core and reference voltage circuitry are kept ON between conversions." value="0x0"/>
        <value name="SLEEP" caption="Sleep Mode: The wakeup time can be modified by programming the FWUP bit." value="0x1"/>
      </value-group>
      <value-group name="ADC_MR__FWUP">
        <value name="OFF" caption="If SLEEP is 1, then both ADC core and reference voltage circuitry are OFF between conversions" value="0x0"/>
        <value name="ON" caption="If SLEEP is 1, then Fast Wakeup Sleep mode: The voltage reference is ON between conversions and ADC core is OFF" value="0x1"/>
      </value-group>
      <value-group name="ADC_MR__STARTUP">
        <value name="SUT0" caption="0 periods of ADCCLK" value="0"/>
        <value name="SUT8" caption="8 periods of ADCCLK" value="1"/>
        <value name="SUT16" caption="16 periods of ADCCLK" value="2"/>
        <value name="SUT24" caption="24 periods of ADCCLK" value="3"/>
        <value name="SUT64" caption="64 periods of ADCCLK" value="4"/>
        <value name="SUT80" caption="80 periods of ADCCLK" value="5"/>
        <value name="SUT96" caption="96 periods of ADCCLK" value="6"/>
        <value name="SUT112" caption="112 periods of ADCCLK" value="7"/>
        <value name="SUT512" caption="512 periods of ADCCLK" value="8"/>
        <value name="SUT576" caption="576 periods of ADCCLK" value="9"/>
        <value name="SUT640" caption="640 periods of ADCCLK" value="10"/>
        <value name="SUT704" caption="704 periods of ADCCLK" value="11"/>
        <value name="SUT768" caption="768 periods of ADCCLK" value="12"/>
        <value name="SUT832" caption="832 periods of ADCCLK" value="13"/>
        <value name="SUT896" caption="896 periods of ADCCLK" value="14"/>
        <value name="SUT960" caption="960 periods of ADCCLK" value="15"/>
      </value-group>
      <value-group name="ADC_MR__ANACH">
        <value name="NONE" caption="No analog change on channel switching: DIFF0 is used for all channels." value="0x0"/>
        <value name="ALLOWED" caption="Allows different analog settings for each channel. See ADC Channel Offset RegisterChannel Configuration Register." value="0x1"/>
      </value-group>
      <value-group name="ADC_MR__USEQ">
        <value name="NUM_ORDER" caption="Normal mode: The controller converts channels in a simple numeric order depending only on the channel index." value="0x0"/>
        <value name="REG_ORDER" caption="User Sequence mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers and can be used to convert the same channel several times." value="0x1"/>
      </value-group>
      <value-group name="ADC_CHER__CH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx field) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx field) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__EOC">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__LCCHG">
        <value name="0" caption="There is no comparison match (defined in the Last Channel Compare Window register (ADC_LCCWR) since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="The converted value reported on ADC_CDRNB_CHANNEL-1 has changed since the last read of ADC_ISR, according to what is defined in ADC_LCTMR and ADC_LCCWR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__XRDY">
        <value name="0" caption="No measure has been performed since the last read of ADC_XPOSR." value="0"/>
        <value name="1" caption="At least one measure has been performed since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__YRDY">
        <value name="0" caption="No measure has been performed since the last read of ADC_YPOSR." value="0"/>
        <value name="1" caption="At least one measure has been performed since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__PRDY">
        <value name="0" caption="No measure has been performed since the last read of ADC_PRESSR." value="0"/>
        <value name="1" caption="At least one measure has been performed since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__DRDY">
        <value name="0" caption="No data has been converted since the last read of ADC_LCDR." value="0"/>
        <value name="1" caption="At least one data has been converted and is available in ADC_LCDR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__GOVRE">
        <value name="0" caption="No general overrun error occurred since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="At least one general overrun error has occurred since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__COMPE">
        <value name="0" caption="No comparison event since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="At least one comparison event (defined in ADC_EMR and ADC_CWR) has occurred since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__PEN">
        <value name="0" caption="No pen contact since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="At least one pen contact since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__NOPEN">
        <value name="0" caption="No loss of pen contact since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="At least one loss of pen contact since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__PENS">
        <value name="0" caption="The pen does not press the screen." value="0"/>
        <value name="1" caption="The pen presses the screen." value="1"/>
      </value-group>
      <value-group name="ADC_LCTMR__DUALTRIG">
        <value name="0" caption="All channels are triggered by event defined by ADC_MR.TRGSEL." value="0"/>
        <value name="1" caption="Last channel (higher index) trigger period is defined by RTC_MR.OUT1." value="1"/>
      </value-group>
      <value-group name="ADC_LCTMR__CMPMOD">
        <value name="LOW" caption="Generates the ADC_ISR.LCCHG flag when the converted data is lower than the low threshold of the window." value="0"/>
        <value name="HIGH" caption="Generates the ADC_ISR.LCCHG flag when the converted data is higher than the high threshold of the window." value="1"/>
        <value name="IN" caption="Generates the ADC_ISR.LCCHG flag when the converted data is in the comparison window." value="2"/>
        <value name="OUT" caption="Generates the ADC_ISR.LCCHG flag when the converted data is out of the comparison window." value="3"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE">
        <value name="0" caption="No overrun error on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__CMPMODE">
        <value name="LOW" caption="When the converted data is lower than the low threshold of the window, generates the ADC_ISR.COMPE flag." value="0"/>
        <value name="HIGH" caption="When the converted data is higher than the high threshold of the window, generates the ADC_ISR.COMPE flag." value="1"/>
        <value name="IN" caption="When the converted data is in the comparison window, generates the ADC_ISR.COMPE flag." value="2"/>
        <value name="OUT" caption="When the converted data is out of the comparison window, generates the ADC_ISR.COMPE flag." value="3"/>
      </value-group>
      <value-group name="ADC_EMR__CMPTYPE">
        <value name="FLAG_ONLY" caption="Any conversion is performed and comparison function drives the ADC_ISR.COMPE flag." value="0x0"/>
        <value name="START_CONDITION" caption="Comparison conditions must be met to start the storage of all conversions until the ADC_CR.CMPRST bit is set." value="0x1"/>
      </value-group>
      <value-group name="ADC_EMR__CMPALL">
        <value name="0" caption="Only channel indicated in CMPSEL field is compared." value="0"/>
        <value name="1" caption="All channels are compared." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__OSR">
        <value name="NO_AVERAGE" caption="No averaging. ADC sample rate is maximum." value="0"/>
        <value name="OSR4" caption="1-bit enhanced resolution by averaging. ADC sample rate divided by 4." value="1"/>
        <value name="OSR16" caption="2-bit enhanced resolution by averaging. ADC sample rate divided by 16." value="2"/>
        <value name="OSR64" caption="3-bit enhanced resolution by averaging. ADC sample rate divided by 64." value="3"/>
        <value name="OSR256" caption="4-bit enhanced resolution by averaging. ADC sample rate divided by 256." value="4"/>
      </value-group>
      <value-group name="ADC_EMR__ASTE">
        <value name="MULTI_TRIG_AVERAGE" caption="The average requests several trigger events." value="0x0"/>
        <value name="SINGLE_TRIG_AVERAGE" caption="The average requests only one trigger event." value="0x1"/>
      </value-group>
      <value-group name="ADC_EMR__SRCCLK">
        <value name="PERIPH_CLK" caption="The peripheral clock is the source for the ADC prescaler." value="0"/>
        <value name="GCLK" caption="GCLK is the source clock for the ADC prescaler, thus the ADC clock can be independent of the core/peripheral clock." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__TRACKX4">
        <value name="0" caption="The ADC_MR.TRACKTIM field effect is multiplied by 1." value="0"/>
        <value name="1" caption="The ADC_MR.TRACKTIM field effect is multiplied by 4." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__TAG">
        <value name="0" caption="Sets ADC_LCDR.CHNB field to zero." value="0"/>
        <value name="1" caption="Appends the channel number to the conversion result in ADC_LCDR." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__SIGNMODE">
        <value name="SE_UNSG_DF_SIGN" caption="Single-Ended channels: Unsigned conversions. Pseudo-differential channels and Differential channels: Signed conversions." value="0"/>
        <value name="SE_SIGN_DF_UNSG" caption="Single-Ended channels: Signed conversions. Pseudo-differential channels and Differential channels: Unsigned conversions." value="1"/>
        <value name="ALL_UNSIGNED" caption="All channels: Unsigned conversions." value="2"/>
        <value name="ALL_SIGNED" caption="All channels: Signed conversions." value="3"/>
      </value-group>
      <value-group name="ADC_EMR__ADCMODE">
        <value name="NORMAL" caption="Normal mode of operation." value="0"/>
        <value name="OFFSET_ERROR" caption="Offset Error mode to measure the offset error. See Table 7-6." value="1"/>
        <value name="GAIN_ERROR_HIGH" caption="Gain Error mode to measure the gain error. See Table 7-6." value="2"/>
        <value name="GAIN_ERROR_LOW" caption="Gain Error mode to measure the gain error. See Table 7-6." value="3"/>
      </value-group>
      <value-group name="ADC_CCR__DIFF">
        <value name="0" caption="Corresponding channel is set in Single-ended mode." value="0"/>
        <value name="1" caption="Corresponding channel is set in Differential mode." value="1"/>
      </value-group>
      <value-group name="ADC_PDR__PDIFF">
        <value name="0" caption="The channel is configured as defined by ADC_CCR.DIFFx bit." value="0"/>
        <value name="1" caption="The channel is configured in pseudo-differential mode." value="1"/>
      </value-group>
      <value-group name="ADC_TSMR__TSMODE">
        <value name="NONE" caption="No Touchscreen" value="0"/>
        <value name="4_WIRE_NO_PM" caption="4-wire Touchscreen without pressure measurement" value="1"/>
        <value name="4_WIRE" caption="4-wire Touchscreen with pressure measurement" value="2"/>
        <value name="5_WIRE" caption="5-wire Touchscreen" value="3"/>
      </value-group>
      <value-group name="ADC_TSMR__TSAV">
        <value name="NO_FILTER" caption="No Filtering. Only one ADC conversion per measure" value="0"/>
        <value name="AVG2CONV" caption="Averages 2 ADC conversions" value="1"/>
        <value name="AVG4CONV" caption="Averages 4 ADC conversions" value="2"/>
        <value name="AVG8CONV" caption="Averages 8 ADC conversions" value="3"/>
      </value-group>
      <value-group name="ADC_TSMR__NOTSDMA">
        <value name="0" caption="XPOS, YPOS, Z1, Z2 are transmitted in ADC_LCDR." value="0"/>
        <value name="1" caption="XPOS, YPOS, Z1, Z2 are never transmitted in ADC_LCDR, therefore the buffer does not contains touchscreen values." value="1"/>
      </value-group>
      <value-group name="ADC_TSMR__PENDET">
        <value name="0" caption="Pen contact detection disabled." value="0"/>
        <value name="1" caption="Pen contact detection enabled." value="1"/>
      </value-group>
      <value-group name="ADC_TRGR__TRGMOD">
        <value name="NO_TRIGGER" caption="No hardware trigger enabled, only software trigger can start conversions" value="0"/>
        <value name="EXT_TRIG_RISE" caption="Rising edge of the selected hardware trigger event, defined in ADC_MR.TRGSEL" value="1"/>
        <value name="EXT_TRIG_FALL" caption="Falling edge of the selected hardware trigger event" value="2"/>
        <value name="EXT_TRIG_ANY" caption="Any edge of the selected hardware trigger event" value="3"/>
        <value name="PEN_TRIG" caption="Pen Detect Trigger (shall be selected only if PENDET is set and TSMODE &gt; 0)" value="4"/>
        <value name="PERIOD_TRIG" caption="ADC internal hardware periodic trigger (see field TRGPER)" value="5"/>
        <value name="CONTINUOUS" caption="Continuous mode" value="6"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY value corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY value corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ADC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ADC_WPMR__WPCTEN">
        <value name="0" caption="Disables the write protection on control registers if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control registers if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ADC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit.  Always reads as 0" value="0x414443"/>
      </value-group>
      <value-group name="ADC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of ADC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of ADC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="AES" id="6149" version="606" caption="Advanced Encryption Standard">
      <register-group name="AES" caption="Advanced Encryption Standard">
        <register name="AES_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Processing" mask="0x1" values="AES_CR__START"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="AES_CR__SWRST"/>
          <bitfield name="UNLOCK" caption="Unlock Processing" mask="0x1000000" values="AES_CR__UNLOCK"/>
        </register>
        <register name="AES_MR" offset="0x4" rw="RW" size="4" initval="0x0" caption="Mode Register">
          <bitfield name="CIPHER" caption="Processing Mode" mask="0x1" values="AES_MR__CIPHER"/>
          <bitfield name="GTAGEN" caption="GCM Automatic Tag Generation Enable" mask="0x2" values="AES_MR__GTAGEN"/>
          <bitfield name="DUALBUFF" caption="Dual Input Buffer" mask="0x8" values="AES_MR__DUALBUFF"/>
          <bitfield name="PROCDLY" caption="Processing Delay" mask="0xF0"/>
          <bitfield name="SMOD" caption="Start Mode" mask="0x300" values="AES_MR__SMOD"/>
          <bitfield name="KEYSIZE" caption="Key Size" mask="0xC00" values="AES_MR__KEYSIZE"/>
          <bitfield name="OPMOD" caption="Operating Mode" mask="0x7000" values="AES_MR__OPMOD"/>
          <bitfield name="LOD" caption="Last Output Data Mode" mask="0x8000" values="AES_MR__LOD"/>
          <bitfield name="CFBS" caption="Cipher Feedback Data Size" mask="0x70000" values="AES_MR__CFBS"/>
          <bitfield name="CKEY" caption="Key" mask="0xF00000" values="AES_MR__CKEY"/>
          <bitfield name="TAMPCLR" caption="Tamper Clear Enable" mask="0x80000000" values="AES_MR__TAMPCLR"/>
        </register>
        <register name="AES_IER" offset="0x10" rw="W" size="4" atomic-op="set:AES_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Enable" mask="0x100"/>
          <bitfield name="TAGRDY" caption="GCM Tag Ready Interrupt Enable" mask="0x10000"/>
          <bitfield name="EOPAD" caption="End of Padding Interrupt Enable" mask="0x20000"/>
          <bitfield name="PLENERR" caption="Padding Length Error Interrupt Enable" mask="0x40000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="AES_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:AES_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Disable" mask="0x100"/>
          <bitfield name="TAGRDY" caption="GCM Tag Ready Interrupt Disable" mask="0x10000"/>
          <bitfield name="EOPAD" caption="End of Padding Interrupt Disable" mask="0x20000"/>
          <bitfield name="PLENERR" caption="Padding Length Error Interrupt Disable" mask="0x40000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x80000"/>
        </register>
        <register name="AES_IMR" offset="0x18" rw="R" size="4" initval="0x0" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Mask" mask="0x100"/>
          <bitfield name="TAGRDY" caption="GCM Tag Ready Interrupt Mask" mask="0x10000"/>
          <bitfield name="EOPAD" caption="End of Padding Interrupt Mask" mask="0x20000"/>
          <bitfield name="PLENERR" caption="Padding Length Error Interrupt Mask" mask="0x40000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x80000"/>
        </register>
        <register name="AES_ISR" offset="0x1C" rw="R" size="4" initval="0x0" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready (cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx)" mask="0x1" values="AES_ISR__DATRDY"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)" mask="0x100" values="AES_ISR__URAD"/>
          <bitfield name="URAT" caption="Unspecified Register Access (cleared by writing SWRST in AES_CR)" mask="0xF000" values="AES_ISR__URAT"/>
          <bitfield name="TAGRDY" caption="GCM Tag Ready" mask="0x10000" values="AES_ISR__TAGRDY"/>
          <bitfield name="EOPAD" caption="End of Padding" mask="0x20000" values="AES_ISR__EOPAD"/>
          <bitfield name="PLENERR" caption="Padding Length Error" mask="0x40000" values="AES_ISR__PLENERR"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x80000" values="AES_ISR__SECE"/>
        </register>
        <register name="AES_KEYWR" offset="0x20" rw="W" size="4" count="8" caption="Key Word Register x">
          <bitfield name="KEYW" caption="Key Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_IDATAR" offset="0x40" rw="W" size="4" count="4" caption="Input Data Register x">
          <bitfield name="IDATA" caption="Input Data Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_ODATAR" offset="0x50" rw="R" size="4" count="4" initval="0x0" caption="Output Data Register x">
          <bitfield name="ODATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_IVR" offset="0x60" rw="W" size="4" count="4" caption="Initialization Vector Register x">
          <bitfield name="IV" caption="Initialization Vector" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_AADLENR" offset="0x70" rw="RW" size="4" caption="Additional Authenticated Data Length Register">
          <bitfield name="AADLEN" caption="Additional Authenticated Data Length" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_CLENR" offset="0x74" rw="RW" size="4" caption="Plaintext/Ciphertext Length Register">
          <bitfield name="CLEN" caption="Plaintext/Ciphertext Length" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_GHASHR" offset="0x78" rw="RW" size="4" count="4" caption="GCM Intermediate Hash Word Register x">
          <bitfield name="GHASH" caption="Intermediate GCM Hash Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_TAGR" offset="0x88" rw="R" size="4" count="4" caption="GCM Authentication Tag Word Register x">
          <bitfield name="TAG" caption="GCM Authentication Tag" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_CTRR" offset="0x98" rw="R" size="4" caption="GCM Encryption Counter Value Register">
          <bitfield name="CTR" caption="GCM Encryption Counter" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_GCMHR" offset="0x9C" rw="RW" size="4" count="4" caption="GCM H Word Register x">
          <bitfield name="H" caption="GCM H Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_EMR" offset="0xB0" rw="RW" size="4" initval="0x0" caption="Extended Mode Register">
          <bitfield name="APEN" caption="Auto Padding Enable" mask="0x1" values="AES_EMR__APEN"/>
          <bitfield name="APM" caption="Auto Padding Mode" mask="0x2" values="AES_EMR__APM"/>
          <bitfield name="PLIPEN" caption="Protocol Layer Improved Performance Enable" mask="0x10" values="AES_EMR__PLIPEN"/>
          <bitfield name="PLIPD" caption="Protocol Layer Improved Performance Decipher" mask="0x20" values="AES_EMR__PLIPD"/>
          <bitfield name="PKRS" caption="Private Key Internal Register Select" mask="0x80" values="AES_EMR__PKRS"/>
          <bitfield name="PADLEN" caption="Auto Padding Length" mask="0xFF00"/>
          <bitfield name="NHEAD" caption="IPSec Next Header" mask="0xFF0000"/>
          <bitfield name="BPE" caption="Block Processing End" mask="0x80000000" values="AES_EMR__BPE"/>
        </register>
        <register name="AES_BCNT" offset="0xB4" rw="RW" size="4" initval="0x0" caption="Byte Counter Register">
          <bitfield name="BCNT" caption="Auto Padding Byte Counter" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_TWR" offset="0xC0" rw="RW" size="4" count="4" initval="0x0" caption="Tweak Word Register x">
          <bitfield name="TWEAK" caption="Tweak Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_ALPHAR" offset="0xD0" rw="W" size="4" count="4" caption="Alpha Word Register x">
          <bitfield name="ALPHA" caption="Alpha Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Configuration Enable" mask="0x1" values="AES_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interruption Enable" mask="0x2" values="AES_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="AES_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="AES_WPMR__FIRSTE"/>
          <bitfield name="ACTION" caption="Action on Abnormal Event Detection" mask="0xE0" values="AES_WPMR__ACTION"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="AES_WPMR__WPKEY"/>
        </register>
        <register name="AES_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="AES_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="AES_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="AES_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="AES_WPSR__SWE"/>
          <bitfield name="PKRPVS" caption="Private Key Internal Register Protection Violation Status (cleared on read)" mask="0x10" values="AES_WPSR__PKRPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="AES_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="AES_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="AES_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts manual encryption/decryption process." value="1"/>
      </value-group>
      <value-group name="AES_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the AES. A software-triggered reset of the AES interface is performed." value="1"/>
      </value-group>
      <value-group name="AES_CR__UNLOCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Unlocks the processing in case of abnormal event detection if AES_WPMR.ACTION &gt; 0." value="1"/>
      </value-group>
      <value-group name="AES_MR__CIPHER">
        <value name="0" caption="Decrypts data." value="0"/>
        <value name="1" caption="Encrypts data." value="1"/>
      </value-group>
      <value-group name="AES_MR__GTAGEN">
        <value name="0" caption="Automatic GCM Tag generation disabled." value="0"/>
        <value name="1" caption="Automatic GCM Tag generation enabled." value="1"/>
      </value-group>
      <value-group name="AES_MR__DUALBUFF">
        <value name="INACTIVE" caption="AES_IDATARx cannot be written during processing of previous block." value="0x0"/>
        <value name="ACTIVE" caption="AES_IDATARx can be written during processing of previous block when SMOD = 2. It speeds up the overall runtime of large files." value="0x1"/>
      </value-group>
      <value-group name="AES_MR__SMOD">
        <value name="MANUAL_START" caption="Manual Mode" value="0"/>
        <value name="AUTO_START" caption="Auto Mode" value="1"/>
        <value name="IDATAR0_START" caption="AES_IDATAR0 access only Auto Mode (DMA)" value="2"/>
      </value-group>
      <value-group name="AES_MR__KEYSIZE">
        <value name="AES128" caption="AES Key Size is 128 bits" value="0"/>
        <value name="AES192" caption="AES Key Size is 192 bits" value="1"/>
        <value name="AES256" caption="AES Key Size is 256 bits" value="2"/>
      </value-group>
      <value-group name="AES_MR__OPMOD">
        <value name="ECB" caption="ECB: Electronic Codebook mode" value="0"/>
        <value name="CBC" caption="CBC: Cipher Block Chaining mode" value="1"/>
        <value name="OFB" caption="OFB: Output Feedback mode" value="2"/>
        <value name="CFB" caption="CFB: Cipher Feedback mode" value="3"/>
        <value name="CTR" caption="CTR: Counter mode (16-bit internal counter)" value="4"/>
        <value name="GCM" caption="GCM: Galois/Counter mode" value="5"/>
        <value name="XTS" caption="XTS: XEX-based tweaked-codebook mode" value="6"/>
      </value-group>
      <value-group name="AES_MR__LOD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The DATRDY flag is cleared when at least one of the Input Data Registers is written." value="1"/>
      </value-group>
      <value-group name="AES_MR__CFBS">
        <value name="SIZE_128BIT" caption="128-bit" value="0"/>
        <value name="SIZE_64BIT" caption="64-bit" value="1"/>
        <value name="SIZE_32BIT" caption="32-bit" value="2"/>
        <value name="SIZE_16BIT" caption="16-bit" value="3"/>
        <value name="SIZE_8BIT" caption="8-bit" value="4"/>
      </value-group>
      <value-group name="AES_MR__CKEY">
        <value name="PASSWD" caption="This field must be written with 0xE the first time AES_MR is programmed. For subsequent programming of AES_MR, any value can be written, including that of 0xE. Always reads as 0." value="0xE"/>
      </value-group>
      <value-group name="AES_MR__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on the AES_KEYWRx key." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears the AES_KEYWRx key." value="1"/>
      </value-group>
      <value-group name="AES_ISR__DATRDY">
        <value name="0" caption="Output data not valid." value="0"/>
        <value name="1" caption="Encryption or decryption process is completed." value="1"/>
      </value-group>
      <value-group name="AES_ISR__URAD">
        <value name="0" caption="No unspecified register access has been detected since the last SWRST." value="0"/>
        <value name="1" caption="At least one unspecified register access has been detected since the last SWRST." value="1"/>
      </value-group>
      <value-group name="AES_ISR__URAT">
        <value name="IDR_WR_PROCESSING" caption="Input Data register written during the data processing when SMOD = 2 mode." value="0"/>
        <value name="ODR_RD_PROCESSING" caption="Output Data register read during the data processing." value="1"/>
        <value name="MR_WR_PROCESSING" caption="Mode register written during the data processing." value="2"/>
        <value name="ODR_RD_SUBKGEN" caption="Output Data register read during the sub-keys generation." value="3"/>
        <value name="MR_WR_SUBKGEN" caption="Mode register written during the sub-keys generation." value="4"/>
        <value name="WOR_RD_ACCESS" caption="Write-only register read access." value="5"/>
      </value-group>
      <value-group name="AES_ISR__TAGRDY">
        <value name="0" caption="GCM Tag is not valid." value="0"/>
        <value name="1" caption="GCM Tag generation is complete (cleared by reading GCM Tag, starting another processing or when writing a new key)." value="1"/>
      </value-group>
      <value-group name="AES_ISR__EOPAD">
        <value name="0" caption="Padding is not over." value="0"/>
        <value name="1" caption="Padding phase is over." value="1"/>
      </value-group>
      <value-group name="AES_ISR__PLENERR">
        <value name="0" caption="No Padding Length Error occurred." value="0"/>
        <value name="1" caption="Padding Length Error detected." value="1"/>
      </value-group>
      <value-group name="AES_ISR__SECE">
        <value name="0" caption="There is no security report in AES_WPSR." value="0"/>
        <value name="1" caption="One security flag is set in AES_WPSR." value="1"/>
      </value-group>
      <value-group name="AES_EMR__APEN">
        <value name="0" caption="Auto Padding feature is disabled." value="0"/>
        <value name="1" caption="Auto Padding feature is enabled." value="1"/>
      </value-group>
      <value-group name="AES_EMR__APM">
        <value name="0" caption="Auto Padding performed according to IPSec standard." value="0"/>
        <value name="1" caption="Auto Padding performed according to SSL standard." value="1"/>
      </value-group>
      <value-group name="AES_EMR__PLIPEN">
        <value name="0" caption="Protocol layer improved performance is disabled." value="0"/>
        <value name="1" caption="Protocol layer improved performance is enabled." value="1"/>
      </value-group>
      <value-group name="AES_EMR__PLIPD">
        <value name="0" caption="Protocol layer improved performance is in ciphering mode." value="0"/>
        <value name="1" caption="Protocol layer improved performance is in deciphering mode." value="1"/>
      </value-group>
      <value-group name="AES_EMR__PKRS">
        <value name="0" caption="The key used by the AES is in the AES_KEYWRx registers." value="0"/>
        <value name="1" caption="The key used by the AES is in the Private Key internal registers written via the Private Key bus." value="1"/>
      </value-group>
      <value-group name="AES_EMR__BPE">
        <value name="0" caption="AES_ISR.DATRDY flag reports only the end message encryption processing. No intermediate block processing is reported when SMOD=2. When a DMA is used to transfer data, BPE must be cleared." value="0"/>
        <value name="1" caption="AES_ISR.DATRDY flag reports each end of block processing when SMOD=2. When AES_IDATARx are not loaded by a DMA and SMOD=2, this bit can be written to 1 to rise the AES_ISR.DATRDY flag when a new data block can be written." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__WPEN">
        <value name="0" caption="Disables the write protection on configuration registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on configuration registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in AES_WPSR.WPVSRC and the last software control error type is reported in AES_WPSR.SWETYP. The AES_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in AES_WPSR.WPVSRC and only the first software control error type is reported in AES_WPSR.SWETYP. The AES_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__ACTION">
        <value name="REPORT_ONLY" caption="No action (stop or clear key) is performed when one of PKRPVS, WPVS, CGD, SEQE, or SWE flags is set." value="0"/>
        <value name="LOCK_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." value="1"/>
        <value name="LOCK_CGD_SEQE" caption="If a processing is in progress when the AES_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." value="2"/>
        <value name="LOCK_ANY_EV" caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." value="3"/>
        <value name="CLEAR_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." value="4"/>
        <value name="CLEAR_CGD_SEQE" caption="If a processing is in progress when the AES_WPSR.CGD/SEQE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." value="5"/>
        <value name="CLEAR_ANY_EV" caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." value="6"/>
      </value-group>
      <value-group name="AES_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN,WPITEN,WPCREN bits. Always reads as 0." value="0x414553"/>
      </value-group>
      <value-group name="AES_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of AES_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of AES_WPSR. The address offset of the violated register is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of AES_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of AES_WPSR. This flag can only be set in case of an abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of AES_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of AES_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of AES_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of AES_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__PKRPVS">
        <value name="0" caption="No Private Key internal register access violation has occurred since the last read of AES_WPSR." value="0"/>
        <value name="1" caption="A Private Key internal register access violation has occurred since the last read of AES_WPSR." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="AES is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (Warning)." value="2"/>
        <value name="CTRL_START" caption="Abnormal use of AES_CR.START command when DMA access is configured." value="3"/>
        <value name="WEIRD_ACTION" caption="A key write, init value write, output data read, AES_MR and AES_EMR write, GCM configuration registers write, AES_TWRx and AES_ALPHARx registers write, AES_BCNT write, Private Key bus access has been performed while a current processing is in progress (abnormal)." value="4"/>
        <value name="INCOMPLETE_KEY" caption="A tentative of start is required while the key is not fully loaded into the AES_KEYWRx registers." value="5"/>
      </value-group>
      <value-group name="AES_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality" value="0"/>
        <value name="ERROR" caption="An access is performed into key, input data, control registers while the AES is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." value="1"/>
      </value-group>
    </module>
    <module name="AIC" id="11051" version="101" caption="Advanced Interrupt Controller">
      <register-group name="AIC" caption="Advanced Interrupt Controller">
        <register name="AIC_SSR" offset="0x0" rw="RW" size="4" initval="0x0" caption="Source Select Register">
          <bitfield name="INTSEL" caption="Interrupt Line Selection" mask="0x7F"/>
        </register>
        <register name="AIC_SMR" offset="0x4" rw="RW" size="4" initval="0x0" caption="Source Mode Register">
          <bitfield name="PRIOR" caption="Priority Level" mask="0x7"/>
          <bitfield name="SRCTYPE" caption="Interrupt Source Type" mask="0x60" values="AIC_SMR__SRCTYPE"/>
        </register>
        <register name="AIC_SVR" offset="0x8" rw="RW" size="4" initval="0x0" caption="Source Vector Register">
          <bitfield name="VECTOR" caption="Source Vector" mask="0xFFFFFFFF"/>
        </register>
        <register name="AIC_IVR" offset="0x10" rw="R" size="4" initval="0x0" caption="Interrupt Vector Register">
          <bitfield name="IRQV" caption="Interrupt Vector Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="AIC_FVR" offset="0x14" rw="R" size="4" initval="0x0" caption="FIQ Vector Register">
          <bitfield name="FIQV" caption="FIQ Vector Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="AIC_ISR" offset="0x18" rw="R" size="4" initval="0x0" caption="Interrupt Status Register">
          <bitfield name="IRQID" caption="Current Interrupt Identifier" mask="0x7F"/>
        </register>
        <register name="AIC_IPR0" offset="0x20" rw="R" size="4" initval="0x0" caption="Interrupt Pending Register 0">
          <bitfield name="FIQ" caption="Interrupt Pending" mask="0x1" values="AIC_IPR0__FIQ"/>
          <bitfield name="SYS" caption="Interrupt Pending" mask="0x2" values="AIC_IPR0__SYS"/>
          <bitfield name="PID2" caption="Interrupt Pending" mask="0x4" values="AIC_IPR0__PID"/>
          <bitfield name="PID3" caption="Interrupt Pending" mask="0x8" values="AIC_IPR0__PID"/>
          <bitfield name="PID4" caption="Interrupt Pending" mask="0x10" values="AIC_IPR0__PID"/>
          <bitfield name="PID5" caption="Interrupt Pending" mask="0x20" values="AIC_IPR0__PID"/>
          <bitfield name="PID6" caption="Interrupt Pending" mask="0x40" values="AIC_IPR0__PID"/>
          <bitfield name="PID7" caption="Interrupt Pending" mask="0x80" values="AIC_IPR0__PID"/>
          <bitfield name="PID8" caption="Interrupt Pending" mask="0x100" values="AIC_IPR0__PID"/>
          <bitfield name="PID9" caption="Interrupt Pending" mask="0x200" values="AIC_IPR0__PID"/>
          <bitfield name="PID10" caption="Interrupt Pending" mask="0x400" values="AIC_IPR0__PID"/>
          <bitfield name="PID11" caption="Interrupt Pending" mask="0x800" values="AIC_IPR0__PID"/>
          <bitfield name="PID12" caption="Interrupt Pending" mask="0x1000" values="AIC_IPR0__PID"/>
          <bitfield name="PID13" caption="Interrupt Pending" mask="0x2000" values="AIC_IPR0__PID"/>
          <bitfield name="PID14" caption="Interrupt Pending" mask="0x4000" values="AIC_IPR0__PID"/>
          <bitfield name="PID15" caption="Interrupt Pending" mask="0x8000" values="AIC_IPR0__PID"/>
          <bitfield name="PID16" caption="Interrupt Pending" mask="0x10000" values="AIC_IPR0__PID"/>
          <bitfield name="PID17" caption="Interrupt Pending" mask="0x20000" values="AIC_IPR0__PID"/>
          <bitfield name="PID18" caption="Interrupt Pending" mask="0x40000" values="AIC_IPR0__PID"/>
          <bitfield name="PID19" caption="Interrupt Pending" mask="0x80000" values="AIC_IPR0__PID"/>
          <bitfield name="PID20" caption="Interrupt Pending" mask="0x100000" values="AIC_IPR0__PID"/>
          <bitfield name="PID21" caption="Interrupt Pending" mask="0x200000" values="AIC_IPR0__PID"/>
          <bitfield name="PID22" caption="Interrupt Pending" mask="0x400000" values="AIC_IPR0__PID"/>
          <bitfield name="PID23" caption="Interrupt Pending" mask="0x800000" values="AIC_IPR0__PID"/>
          <bitfield name="PID24" caption="Interrupt Pending" mask="0x1000000" values="AIC_IPR0__PID"/>
          <bitfield name="PID25" caption="Interrupt Pending" mask="0x2000000" values="AIC_IPR0__PID"/>
          <bitfield name="PID26" caption="Interrupt Pending" mask="0x4000000" values="AIC_IPR0__PID"/>
          <bitfield name="PID27" caption="Interrupt Pending" mask="0x8000000" values="AIC_IPR0__PID"/>
          <bitfield name="PID28" caption="Interrupt Pending" mask="0x10000000" values="AIC_IPR0__PID"/>
          <bitfield name="PID29" caption="Interrupt Pending" mask="0x20000000" values="AIC_IPR0__PID"/>
          <bitfield name="PID30" caption="Interrupt Pending" mask="0x40000000" values="AIC_IPR0__PID"/>
          <bitfield name="PID31" caption="Interrupt Pending" mask="0x80000000" values="AIC_IPR0__PID"/>
        </register>
        <register name="AIC_IPR1" offset="0x24" rw="R" size="4" initval="0x0" caption="Interrupt Pending Register 1">
          <bitfield name="PID32" caption="Interrupt Pending" mask="0x1" values="AIC_IPR1__PID"/>
          <bitfield name="PID33" caption="Interrupt Pending" mask="0x2" values="AIC_IPR1__PID"/>
          <bitfield name="PID34" caption="Interrupt Pending" mask="0x4" values="AIC_IPR1__PID"/>
          <bitfield name="PID35" caption="Interrupt Pending" mask="0x8" values="AIC_IPR1__PID"/>
          <bitfield name="PID36" caption="Interrupt Pending" mask="0x10" values="AIC_IPR1__PID"/>
          <bitfield name="PID37" caption="Interrupt Pending" mask="0x20" values="AIC_IPR1__PID"/>
          <bitfield name="PID38" caption="Interrupt Pending" mask="0x40" values="AIC_IPR1__PID"/>
          <bitfield name="PID39" caption="Interrupt Pending" mask="0x80" values="AIC_IPR1__PID"/>
          <bitfield name="PID40" caption="Interrupt Pending" mask="0x100" values="AIC_IPR1__PID"/>
          <bitfield name="PID41" caption="Interrupt Pending" mask="0x200" values="AIC_IPR1__PID"/>
          <bitfield name="PID42" caption="Interrupt Pending" mask="0x400" values="AIC_IPR1__PID"/>
          <bitfield name="PID43" caption="Interrupt Pending" mask="0x800" values="AIC_IPR1__PID"/>
          <bitfield name="PID44" caption="Interrupt Pending" mask="0x1000" values="AIC_IPR1__PID"/>
          <bitfield name="PID45" caption="Interrupt Pending" mask="0x2000" values="AIC_IPR1__PID"/>
          <bitfield name="PID46" caption="Interrupt Pending" mask="0x4000" values="AIC_IPR1__PID"/>
          <bitfield name="PID47" caption="Interrupt Pending" mask="0x8000" values="AIC_IPR1__PID"/>
          <bitfield name="PID48" caption="Interrupt Pending" mask="0x10000" values="AIC_IPR1__PID"/>
          <bitfield name="PID49" caption="Interrupt Pending" mask="0x20000" values="AIC_IPR1__PID"/>
          <bitfield name="PID50" caption="Interrupt Pending" mask="0x40000" values="AIC_IPR1__PID"/>
          <bitfield name="PID51" caption="Interrupt Pending" mask="0x80000" values="AIC_IPR1__PID"/>
          <bitfield name="PID52" caption="Interrupt Pending" mask="0x100000" values="AIC_IPR1__PID"/>
          <bitfield name="PID53" caption="Interrupt Pending" mask="0x200000" values="AIC_IPR1__PID"/>
          <bitfield name="PID54" caption="Interrupt Pending" mask="0x400000" values="AIC_IPR1__PID"/>
          <bitfield name="PID55" caption="Interrupt Pending" mask="0x800000" values="AIC_IPR1__PID"/>
          <bitfield name="PID56" caption="Interrupt Pending" mask="0x1000000" values="AIC_IPR1__PID"/>
          <bitfield name="PID57" caption="Interrupt Pending" mask="0x2000000" values="AIC_IPR1__PID"/>
          <bitfield name="PID58" caption="Interrupt Pending" mask="0x4000000" values="AIC_IPR1__PID"/>
          <bitfield name="PID59" caption="Interrupt Pending" mask="0x8000000" values="AIC_IPR1__PID"/>
          <bitfield name="PID60" caption="Interrupt Pending" mask="0x10000000" values="AIC_IPR1__PID"/>
          <bitfield name="PID61" caption="Interrupt Pending" mask="0x20000000" values="AIC_IPR1__PID"/>
          <bitfield name="PID62" caption="Interrupt Pending" mask="0x40000000" values="AIC_IPR1__PID"/>
          <bitfield name="PID63" caption="Interrupt Pending" mask="0x80000000" values="AIC_IPR1__PID"/>
        </register>
        <register name="AIC_IPR2" offset="0x28" rw="R" size="4" initval="0x0" caption="Interrupt Pending Register 2">
          <bitfield name="PID64" caption="Interrupt Pending" mask="0x1" values="AIC_IPR2__PID"/>
          <bitfield name="PID65" caption="Interrupt Pending" mask="0x2" values="AIC_IPR2__PID"/>
          <bitfield name="PID66" caption="Interrupt Pending" mask="0x4" values="AIC_IPR2__PID"/>
          <bitfield name="PID67" caption="Interrupt Pending" mask="0x8" values="AIC_IPR2__PID"/>
          <bitfield name="PID68" caption="Interrupt Pending" mask="0x10" values="AIC_IPR2__PID"/>
          <bitfield name="PID69" caption="Interrupt Pending" mask="0x20" values="AIC_IPR2__PID"/>
          <bitfield name="PID70" caption="Interrupt Pending" mask="0x40" values="AIC_IPR2__PID"/>
          <bitfield name="PID71" caption="Interrupt Pending" mask="0x80" values="AIC_IPR2__PID"/>
          <bitfield name="PID72" caption="Interrupt Pending" mask="0x100" values="AIC_IPR2__PID"/>
          <bitfield name="PID73" caption="Interrupt Pending" mask="0x200" values="AIC_IPR2__PID"/>
          <bitfield name="PID74" caption="Interrupt Pending" mask="0x400" values="AIC_IPR2__PID"/>
          <bitfield name="PID75" caption="Interrupt Pending" mask="0x800" values="AIC_IPR2__PID"/>
          <bitfield name="PID76" caption="Interrupt Pending" mask="0x1000" values="AIC_IPR2__PID"/>
          <bitfield name="PID77" caption="Interrupt Pending" mask="0x2000" values="AIC_IPR2__PID"/>
          <bitfield name="PID78" caption="Interrupt Pending" mask="0x4000" values="AIC_IPR2__PID"/>
          <bitfield name="PID79" caption="Interrupt Pending" mask="0x8000" values="AIC_IPR2__PID"/>
          <bitfield name="PID80" caption="Interrupt Pending" mask="0x10000" values="AIC_IPR2__PID"/>
          <bitfield name="PID81" caption="Interrupt Pending" mask="0x20000" values="AIC_IPR2__PID"/>
          <bitfield name="PID82" caption="Interrupt Pending" mask="0x40000" values="AIC_IPR2__PID"/>
          <bitfield name="PID83" caption="Interrupt Pending" mask="0x80000" values="AIC_IPR2__PID"/>
          <bitfield name="PID84" caption="Interrupt Pending" mask="0x100000" values="AIC_IPR2__PID"/>
          <bitfield name="PID85" caption="Interrupt Pending" mask="0x200000" values="AIC_IPR2__PID"/>
          <bitfield name="PID86" caption="Interrupt Pending" mask="0x400000" values="AIC_IPR2__PID"/>
          <bitfield name="PID87" caption="Interrupt Pending" mask="0x800000" values="AIC_IPR2__PID"/>
          <bitfield name="PID88" caption="Interrupt Pending" mask="0x1000000" values="AIC_IPR2__PID"/>
          <bitfield name="PID89" caption="Interrupt Pending" mask="0x2000000" values="AIC_IPR2__PID"/>
          <bitfield name="PID90" caption="Interrupt Pending" mask="0x4000000" values="AIC_IPR2__PID"/>
          <bitfield name="PID91" caption="Interrupt Pending" mask="0x8000000" values="AIC_IPR2__PID"/>
          <bitfield name="PID92" caption="Interrupt Pending" mask="0x10000000" values="AIC_IPR2__PID"/>
          <bitfield name="PID93" caption="Interrupt Pending" mask="0x20000000" values="AIC_IPR2__PID"/>
          <bitfield name="PID94" caption="Interrupt Pending" mask="0x40000000" values="AIC_IPR2__PID"/>
          <bitfield name="PID95" caption="Interrupt Pending" mask="0x80000000" values="AIC_IPR2__PID"/>
        </register>
        <register name="AIC_IPR3" offset="0x2C" rw="R" size="4" initval="0x0" caption="Interrupt Pending Register 3">
          <bitfield name="PID96" caption="Interrupt Pending" mask="0x1" values="AIC_IPR3__PID"/>
          <bitfield name="PID97" caption="Interrupt Pending" mask="0x2" values="AIC_IPR3__PID"/>
          <bitfield name="PID98" caption="Interrupt Pending" mask="0x4" values="AIC_IPR3__PID"/>
          <bitfield name="PID99" caption="Interrupt Pending" mask="0x8" values="AIC_IPR3__PID"/>
          <bitfield name="PID100" caption="Interrupt Pending" mask="0x10" values="AIC_IPR3__PID"/>
          <bitfield name="PID101" caption="Interrupt Pending" mask="0x20" values="AIC_IPR3__PID"/>
          <bitfield name="PID102" caption="Interrupt Pending" mask="0x40" values="AIC_IPR3__PID"/>
          <bitfield name="PID103" caption="Interrupt Pending" mask="0x80" values="AIC_IPR3__PID"/>
          <bitfield name="PID104" caption="Interrupt Pending" mask="0x100" values="AIC_IPR3__PID"/>
          <bitfield name="PID105" caption="Interrupt Pending" mask="0x200" values="AIC_IPR3__PID"/>
          <bitfield name="PID106" caption="Interrupt Pending" mask="0x400" values="AIC_IPR3__PID"/>
          <bitfield name="PID107" caption="Interrupt Pending" mask="0x800" values="AIC_IPR3__PID"/>
          <bitfield name="PID108" caption="Interrupt Pending" mask="0x1000" values="AIC_IPR3__PID"/>
          <bitfield name="PID109" caption="Interrupt Pending" mask="0x2000" values="AIC_IPR3__PID"/>
          <bitfield name="PID110" caption="Interrupt Pending" mask="0x4000" values="AIC_IPR3__PID"/>
          <bitfield name="PID111" caption="Interrupt Pending" mask="0x8000" values="AIC_IPR3__PID"/>
          <bitfield name="PID112" caption="Interrupt Pending" mask="0x10000" values="AIC_IPR3__PID"/>
          <bitfield name="PID113" caption="Interrupt Pending" mask="0x20000" values="AIC_IPR3__PID"/>
          <bitfield name="PID114" caption="Interrupt Pending" mask="0x40000" values="AIC_IPR3__PID"/>
          <bitfield name="PID115" caption="Interrupt Pending" mask="0x80000" values="AIC_IPR3__PID"/>
          <bitfield name="PID116" caption="Interrupt Pending" mask="0x100000" values="AIC_IPR3__PID"/>
          <bitfield name="PID117" caption="Interrupt Pending" mask="0x200000" values="AIC_IPR3__PID"/>
          <bitfield name="PID118" caption="Interrupt Pending" mask="0x400000" values="AIC_IPR3__PID"/>
          <bitfield name="PID119" caption="Interrupt Pending" mask="0x800000" values="AIC_IPR3__PID"/>
          <bitfield name="PID120" caption="Interrupt Pending" mask="0x1000000" values="AIC_IPR3__PID"/>
          <bitfield name="PID121" caption="Interrupt Pending" mask="0x2000000" values="AIC_IPR3__PID"/>
          <bitfield name="PID122" caption="Interrupt Pending" mask="0x4000000" values="AIC_IPR3__PID"/>
          <bitfield name="PID123" caption="Interrupt Pending" mask="0x8000000" values="AIC_IPR3__PID"/>
          <bitfield name="PID124" caption="Interrupt Pending" mask="0x10000000" values="AIC_IPR3__PID"/>
          <bitfield name="PID125" caption="Interrupt Pending" mask="0x20000000" values="AIC_IPR3__PID"/>
          <bitfield name="PID126" caption="Interrupt Pending" mask="0x40000000" values="AIC_IPR3__PID"/>
          <bitfield name="PID127" caption="Interrupt Pending" mask="0x80000000" values="AIC_IPR3__PID"/>
        </register>
        <register name="AIC_IMR" offset="0x30" rw="R" size="4" initval="0x0" caption="Interrupt Mask Register">
          <bitfield name="INTM" caption="Interrupt Mask" mask="0x1" values="AIC_IMR__INTM"/>
        </register>
        <register name="AIC_CISR" offset="0x34" rw="R" size="4" initval="0x0" caption="Core Interrupt Status Register">
          <bitfield name="NFIQ" caption="NFIQ Status" mask="0x1" values="AIC_CISR__NFIQ"/>
          <bitfield name="NIRQ" caption="NIRQ Status" mask="0x2" values="AIC_CISR__NIRQ"/>
        </register>
        <register name="AIC_EOICR" offset="0x38" rw="W" size="4" caption="End of Interrupt Command Register">
          <bitfield name="ENDIT" caption="Interrupt Processing Complete Command" mask="0x1"/>
        </register>
        <register name="AIC_SPU" offset="0x3C" rw="RW" size="4" initval="0x0" caption="Spurious Interrupt Vector Register">
          <bitfield name="SIVR" caption="Spurious Interrupt Vector Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="AIC_IECR" offset="0x40" rw="W" size="4" caption="Interrupt Enable Command Register">
          <bitfield name="INTEN" caption="Interrupt Enable" mask="0x1" values="AIC_IECR__INTEN"/>
        </register>
        <register name="AIC_IDCR" offset="0x44" rw="W" size="4" caption="Interrupt Disable Command Register">
          <bitfield name="INTD" caption="Interrupt Disable" mask="0x1" values="AIC_IDCR__INTD"/>
        </register>
        <register name="AIC_ICCR" offset="0x48" rw="W" size="4" caption="Interrupt Clear Command Register">
          <bitfield name="INTCLR" caption="Interrupt Clear" mask="0x1" values="AIC_ICCR__INTCLR"/>
        </register>
        <register name="AIC_ISCR" offset="0x4C" rw="W" size="4" atomic-op="clear:AIC_ISR" caption="Interrupt Set Command Register">
          <bitfield name="INTSET" caption="Interrupt Set" mask="0x1" values="AIC_ISCR__INTSET"/>
        </register>
        <register name="AIC_FFER" offset="0x50" rw="W" size="4" caption="Fast Forcing Enable Register">
          <bitfield name="FFEN" caption="Fast Forcing Enable" mask="0x1" values="AIC_FFER__FFEN"/>
        </register>
        <register name="AIC_FFDR" offset="0x54" rw="W" size="4" atomic-op="clear:AIC_FFSR" caption="Fast Forcing Disable Register">
          <bitfield name="FFDIS" caption="Fast Forcing Disable" mask="0x1" values="AIC_FFDR__FFDIS"/>
        </register>
        <register name="AIC_FFSR" offset="0x58" rw="R" size="4" initval="0x0" caption="Fast Forcing Status Register">
          <bitfield name="FFS" caption="Fast Forcing Status" mask="0x1" values="AIC_FFSR__FFS"/>
        </register>
        <register name="AIC_SVRRER" offset="0x60" rw="W" size="4" caption="SVR Return Enable Register">
          <bitfield name="SVRREN" caption="SVR Return Enable" mask="0x1" values="AIC_SVRRER__SVRREN"/>
        </register>
        <register name="AIC_SVRRDR" offset="0x64" rw="W" size="4" atomic-op="clear:AIC_SVRRSR" caption="SVR Return Disable Register">
          <bitfield name="SVRRDIS" caption="SVR Return Disable" mask="0x1" values="AIC_SVRRDR__SVRRDIS"/>
        </register>
        <register name="AIC_SVRRSR" offset="0x68" rw="R" size="4" initval="0x0" caption="SVR Return Status Register">
          <bitfield name="SVRRS" caption="SVR Return Status" mask="0x1" values="AIC_SVRRSR__SVRRS"/>
        </register>
        <register name="AIC_DCR" offset="0x6C" rw="RW" size="4" initval="0x0" caption="Debug Control Register">
          <bitfield name="PROT" caption="Protection Mode" mask="0x1" values="AIC_DCR__PROT"/>
          <bitfield name="GMSK" caption="General Interrupt Mask" mask="0x2" values="AIC_DCR__GMSK"/>
        </register>
        <register name="AIC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="AIC_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="AIC_WPMR__WPKEY"/>
        </register>
        <register name="AIC_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="AIC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="AIC_SMR__SRCTYPE">
        <value name="INT_LEVEL_SENSITIVE" caption="High-level sensitive for internal source Low-level sensitive for external source" value="0"/>
        <value name="EXT_NEGATIVE_EDGE" caption="Negative-edge triggered for external source" value="1"/>
        <value name="EXT_HIGH_LEVEL" caption="High-level sensitive for internal source High-level sensitive for external source" value="2"/>
        <value name="EXT_POSITIVE_EDGE" caption="Positive-edge triggered for external source" value="3"/>
      </value-group>
      <value-group name="AIC_IPR0__FIQ">
        <value name="0" caption="The corresponding interrupt is not pending." value="0"/>
        <value name="1" caption="The corresponding interrupt is pending." value="1"/>
      </value-group>
      <value-group name="AIC_IPR0__SYS">
        <value name="0" caption="The corresponding interrupt is not pending." value="0"/>
        <value name="1" caption="The corresponding interrupt is pending." value="1"/>
      </value-group>
      <value-group name="AIC_IPR0__PID">
        <value name="0" caption="The corresponding interrupt is not pending." value="0"/>
        <value name="1" caption="The corresponding interrupt is pending." value="1"/>
      </value-group>
      <value-group name="AIC_IPR1__PID">
        <value name="0" caption="The corresponding interrupt is not pending." value="0"/>
        <value name="1" caption="The corresponding interrupt is pending." value="1"/>
      </value-group>
      <value-group name="AIC_IPR2__PID">
        <value name="0" caption="The corresponding interrupt is not pending." value="0"/>
        <value name="1" caption="The corresponding interrupt is pending." value="1"/>
      </value-group>
      <value-group name="AIC_IPR3__PID">
        <value name="0" caption="The corresponding interrupt is not pending." value="0"/>
        <value name="1" caption="The corresponding interrupt is pending." value="1"/>
      </value-group>
      <value-group name="AIC_IMR__INTM">
        <value name="0" caption="The interrupt source selected by INTSEL is disabled." value="0"/>
        <value name="1" caption="The interrupt source selected by INTSEL is enabled." value="1"/>
      </value-group>
      <value-group name="AIC_CISR__NFIQ">
        <value name="0" caption="NFIQ line is deactivated." value="0"/>
        <value name="1" caption="NFIQ line is active." value="1"/>
      </value-group>
      <value-group name="AIC_CISR__NIRQ">
        <value name="0" caption="NIRQ line is deactivated." value="0"/>
        <value name="1" caption="NIRQ line is active." value="1"/>
      </value-group>
      <value-group name="AIC_IECR__INTEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_IDCR__INTD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_ICCR__INTCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_ISCR__INTSET">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_FFER__FFEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the fast forcing feature on the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_FFDR__FFDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Fast Forcing feature on the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_FFSR__FFS">
        <value name="0" caption="The Fast Forcing feature is disabled on the interrupt source selected by INTSEL." value="0"/>
        <value name="1" caption="The Fast Forcing feature is enabled on the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_SVRRER__SVRREN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="IVR register returns the interrupt index for the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_SVRRDR__SVRRDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="IVR register returns the corresponding vector programmed in AIC_SVR for the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_SVRRSR__SVRRS">
        <value name="0" caption="IVR register returns the corresponding vector programmed in AIC_SVR for the interrupt source selected by INTSEL." value="0"/>
        <value name="1" caption="IVR register returns the interrupt index for the interrupt source selected by INTSEL." value="1"/>
      </value-group>
      <value-group name="AIC_DCR__PROT">
        <value name="0" caption="The Protection mode is disabled." value="0"/>
        <value name="1" caption="The Protection mode is enabled." value="1"/>
      </value-group>
      <value-group name="AIC_DCR__GMSK">
        <value name="0" caption="The nIRQ and nFIQ lines are normally controlled by the AIC." value="0"/>
        <value name="1" caption="The nIRQ and nFIQ lines are tied to their inactive state." value="1"/>
      </value-group>
      <value-group name="AIC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x414943 (&quot;AIC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x414943 (&quot;AIC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="AIC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x414943"/>
      </value-group>
      <value-group name="AIC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of AIC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of AIC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="BSC" id="11072" version="0" caption="Boot Sequence Controller">
      <register-group name="BSC" caption="Boot Sequence Controller">
        <register name="BSC_CR" offset="0x0" rw="RW" size="4" caption="Boot Sequence Controller Configuration Register">
          <bitfield name="BOOT" caption="Boot Media Sequence" mask="0x7"/>
          <bitfield name="WPKEY" caption="Write Protection Key (Write-only)" mask="0xFFFF0000" values="BSC_CR__WPKEY"/>
        </register>
      </register-group>
      <value-group name="BSC_CR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the BOOT field. Always reads as 0." value="0x6683"/>
      </value-group>
    </module>
    <module name="CLASSD" id="11283" version="112" caption="Audio Class D Amplifier">
      <register-group name="CLASSD" caption="Audio Class D Amplifier">
        <register name="CLASSD_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="CLASSD_CR__SWRST"/>
        </register>
        <register name="CLASSD_MR" offset="0x4" rw="RW" size="4" initval="0x00010022" caption="Mode Register">
          <bitfield name="LEN" caption="Left Channel Enable" mask="0x1" values="CLASSD_MR__LEN"/>
          <bitfield name="LMUTE" caption="Left Channel Mute" mask="0x2" values="CLASSD_MR__LMUTE"/>
          <bitfield name="REN" caption="Right Channel Enable" mask="0x10" values="CLASSD_MR__REN"/>
          <bitfield name="RMUTE" caption="Right Channel Mute" mask="0x20" values="CLASSD_MR__RMUTE"/>
          <bitfield name="PWMTYP" caption="PWM Modulation Type" mask="0x100" values="CLASSD_MR__PWMTYP"/>
          <bitfield name="NON_OVERLAP" caption="Non-Overlapping Enable" mask="0x10000" values="CLASSD_MR__NON_OVERLAP"/>
          <bitfield name="NOVRVAL" caption="Non-Overlapping Value" mask="0x300000" values="CLASSD_MR__NOVRVAL"/>
        </register>
        <register name="CLASSD_INTPMR" offset="0x8" rw="RW" size="4" initval="0x00304E4E" caption="Interpolator Mode Register">
          <bitfield name="ATTL" caption="Left Channel Attenuation" mask="0x7F"/>
          <bitfield name="ATTR" caption="Right Channel Attenuation" mask="0x7F00"/>
          <bitfield name="DSPCLKFREQ" caption="DSP Clock Frequency" mask="0x10000" values="CLASSD_INTPMR__DSPCLKFREQ"/>
          <bitfield name="DEEMP" caption="Enable De-emphasis Filter" mask="0x40000" values="CLASSD_INTPMR__DEEMP"/>
          <bitfield name="SWAP" caption="Swap Left and Right Channels" mask="0x80000" values="CLASSD_INTPMR__SWAP"/>
          <bitfield name="FRAME" caption="CLASSD Incoming Data Sampling Frequency" mask="0x700000" values="CLASSD_INTPMR__FRAME"/>
          <bitfield name="EQCFG" caption="Equalization Selection" mask="0xF000000" values="CLASSD_INTPMR__EQCFG"/>
          <bitfield name="MONO" caption="Mono Signal" mask="0x10000000" values="CLASSD_INTPMR__MONO"/>
          <bitfield name="MONOMODE" caption="Mono Mode Selection" mask="0x60000000" values="CLASSD_INTPMR__MONOMODE"/>
        </register>
        <register name="CLASSD_INTSR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Interpolator Status Register">
          <bitfield name="CFGERR" caption="Configuration Error" mask="0x1" values="CLASSD_INTSR__CFGERR"/>
        </register>
        <register name="CLASSD_THR" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Transmit Holding Register">
          <bitfield name="LDATA" caption="Left Channel Data" mask="0xFFFF"/>
          <bitfield name="RDATA" caption="Right Channel Data" mask="0xFFFF0000"/>
        </register>
        <register name="CLASSD_IER" offset="0x14" rw="W" size="4" atomic-op="set:CLASSD_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready" mask="0x1" values="CLASSD_IER__DATRDY"/>
        </register>
        <register name="CLASSD_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:CLASSD_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready" mask="0x1" values="CLASSD_IDR__DATRDY"/>
        </register>
        <register name="CLASSD_IMR" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready" mask="0x1" values="CLASSD_IMR__DATRDY"/>
        </register>
        <register name="CLASSD_ISR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready" mask="0x1" values="CLASSD_ISR__DATRDY"/>
        </register>
        <register name="CLASSD_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="CLASSD_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="CLASSD_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group name="CLASSD_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the CLASSD simulating a hardware reset." value="1"/>
      </value-group>
      <value-group name="CLASSD_MR__LEN">
        <value name="0" caption="Left channel is disabled." value="0"/>
        <value name="1" caption="Left channel is enabled." value="1"/>
      </value-group>
      <value-group name="CLASSD_MR__LMUTE">
        <value name="0" caption="Left channel is unmuted." value="0"/>
        <value name="1" caption="Left channel is muted." value="1"/>
      </value-group>
      <value-group name="CLASSD_MR__REN">
        <value name="0" caption="Right channel is disabled." value="0"/>
        <value name="1" caption="Right channel is enabled." value="1"/>
      </value-group>
      <value-group name="CLASSD_MR__RMUTE">
        <value name="0" caption="Right channel is unmuted." value="0"/>
        <value name="1" caption="Right channel is muted." value="1"/>
      </value-group>
      <value-group name="CLASSD_MR__PWMTYP">
        <value name="TRAILING_EDGE" caption="The signal is single-ended." value="0"/>
        <value name="UNIFORM" caption="The signal is differential." value="1"/>
      </value-group>
      <value-group name="CLASSD_MR__NON_OVERLAP">
        <value name="0" caption="Non-overlapping circuit is disabled." value="0"/>
        <value name="1" caption="Non-overlapping circuit is enabled." value="1"/>
      </value-group>
      <value-group name="CLASSD_MR__NOVRVAL">
        <value name="5NS" caption="Non-overlapping time is 5 ns" value="0"/>
        <value name="10NS" caption="Non-overlapping time is 10 ns" value="1"/>
        <value name="15NS" caption="Non-overlapping time is 15 ns" value="2"/>
        <value name="20NS" caption="Non-overlapping time is 20 ns" value="3"/>
      </value-group>
      <value-group name="CLASSD_INTPMR__DSPCLKFREQ">
        <value name="12M288" caption="DSP Clock (DSPCLK) is 12.288 MHz." value="0"/>
        <value name="11M2896" caption="DSP Clock (DSPCLK) is 11.2896 MHz." value="1"/>
      </value-group>
      <value-group name="CLASSD_INTPMR__DEEMP">
        <value name="DISABLED" caption="De-emphasis filter is disabled." value="0"/>
        <value name="ENABLED" caption="De-emphasis filter is enabled." value="1"/>
      </value-group>
      <value-group name="CLASSD_INTPMR__SWAP">
        <value name="LEFT_ON_LSB" caption="Left channel is on CLASSD_THR[15:0], right channel is on CLASSD_THR[31:16]." value="0"/>
        <value name="RIGHT_ON_LSB" caption="Right channel is on CLASSD_THR[15:0], left channel is on CLASSD_THR[31:16]." value="1"/>
      </value-group>
      <value-group name="CLASSD_INTPMR__FRAME">
        <value name="FRAME_8K" caption="8 kHz" value="0"/>
        <value name="FRAME_16K" caption="16 kHz" value="1"/>
        <value name="FRAME_32K" caption="32 kHz" value="2"/>
        <value name="FRAME_48K" caption="48 kHz" value="3"/>
        <value name="FRAME_96K" caption="96 kHz" value="4"/>
        <value name="FRAME_22K" caption="22.05 kHz" value="5"/>
        <value name="FRAME_44K" caption="44.1 kHz" value="6"/>
        <value name="FRAME_88K" caption="88.2 kHz" value="7"/>
      </value-group>
      <value-group name="CLASSD_INTPMR__EQCFG">
        <value name="FLAT" caption="Flat Response" value="0"/>
        <value name="BBOOST12" caption="Bass boost +12 dB" value="1"/>
        <value name="BBOOST6" caption="Bass boost +6 dB" value="2"/>
        <value name="BCUT12" caption="Bass cut -12 dB" value="3"/>
        <value name="BCUT6" caption="Bass cut -6 dB" value="4"/>
        <value name="MBOOST3" caption="Medium boost +3 dB" value="5"/>
        <value name="MBOOST8" caption="Medium boost +8 dB" value="6"/>
        <value name="MCUT3" caption="Medium cut -3 dB" value="7"/>
        <value name="MCUT8" caption="Medium cut -8 dB" value="8"/>
        <value name="TBOOST12" caption="Treble boost +12 dB" value="9"/>
        <value name="TBOOST6" caption="Treble boost +6 dB" value="10"/>
        <value name="TCUT12" caption="Treble cut -12 dB" value="11"/>
        <value name="TCUT6" caption="Treble cut -6 dB" value="12"/>
      </value-group>
      <value-group name="CLASSD_INTPMR__MONO">
        <value name="DISABLED" caption="The signal is sent stereo to the left and right channels." value="0"/>
        <value name="ENABLED" caption="The same signal is sent on both left and right channels. The sent signal is defined by the MONOMODE field value." value="1"/>
      </value-group>
      <value-group name="CLASSD_INTPMR__MONOMODE">
        <value name="MONOMIX" caption="(left + right) / 2 is sent on both channels" value="0"/>
        <value name="MONOSAT" caption="(left + right) is sent to both channels. If the sum is too high, the result is saturated." value="1"/>
        <value name="MONOLEFT" caption="THR[15:0] is sent on both left and right channels" value="2"/>
        <value name="MONORIGHT" caption="THR[31:16] is sent on both left and right channels" value="3"/>
      </value-group>
      <value-group name="CLASSD_INTSR__CFGERR">
        <value name="0" caption="The frame and clock configuration are correct." value="0"/>
        <value name="1" caption="The frame and clock configuration are incorrect (see Section 7.1.1 &quot;Clock Configuration&quot; for information about allowed configurations)." value="1"/>
      </value-group>
      <value-group name="CLASSD_IER__DATRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when the CLASSD is ready to receive a new data to convert." value="1"/>
      </value-group>
      <value-group name="CLASSD_IDR__DATRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when the CLASSD is ready to receive a new data to convert." value="1"/>
      </value-group>
      <value-group name="CLASSD_IMR__DATRDY">
        <value name="0" caption="The interrupt is disabled." value="0"/>
        <value name="1" caption="The interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="CLASSD_ISR__DATRDY">
        <value name="0" caption="CLASSD has not been ready to convert a value since the last read of CLASSD_ISR." value="0"/>
        <value name="1" caption="CLASSD is ready to convert a value since the last read of CLASSD_ISR." value="1"/>
      </value-group>
      <value-group name="CLASSD_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x434C44 (&quot;CLD&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x434C44 (&quot;CLD&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="CLASSD_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit.  Always reads as 0." value="0x434C44"/>
      </value-group>
    </module>
    <module name="DBGU" id="6059" version="212" caption="Debug Unit">
      <register-group name="DBGU" caption="Debug Unit">
        <register name="DBGU_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="RSTRX" caption="Reset Receiver" mask="0x4" values="DBGU_CR__RSTRX"/>
          <bitfield name="RSTTX" caption="Reset Transmitter" mask="0x8" values="DBGU_CR__RSTTX"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x10" values="DBGU_CR__RXEN"/>
          <bitfield name="RXDIS" caption="Receiver Disable" mask="0x20" values="DBGU_CR__RXDIS"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x40" values="DBGU_CR__TXEN"/>
          <bitfield name="TXDIS" caption="Transmitter Disable" mask="0x80" values="DBGU_CR__TXDIS"/>
          <bitfield name="RSTSTA" caption="Reset Status" mask="0x100" values="DBGU_CR__RSTSTA"/>
          <bitfield name="RETTO" caption="Rearm Timeout" mask="0x400" values="DBGU_CR__RETTO"/>
          <bitfield name="STTTO" caption="Start Timeout" mask="0x800" values="DBGU_CR__STTTO"/>
        </register>
        <register name="DBGU_MR" offset="0x4" rw="RW" size="4" initval="0x0000000" caption="Mode Register">
          <bitfield name="FILTER" caption="Receiver Digital Filter" mask="0x10" values="DBGU_MR__FILTER"/>
          <bitfield name="PAR" caption="Parity Type" mask="0xE00" values="DBGU_MR__PAR"/>
          <bitfield name="BRSRCCK" caption="Baud Rate Source Clock" mask="0x1000" values="DBGU_MR__BRSRCCK"/>
          <bitfield name="CHMODE" caption="Channel Mode" mask="0xC000" values="DBGU_MR__CHMODE"/>
        </register>
        <register name="DBGU_IER" offset="0x8" rw="W" size="4" atomic-op="set:DBGU_IMR" caption="Interrupt Enable Register">
          <bitfield name="RXRDY" caption="Enable RXRDY Interrupt" mask="0x1"/>
          <bitfield name="TXRDY" caption="Enable TXRDY Interrupt" mask="0x2"/>
          <bitfield name="OVRE" caption="Enable Overrun Error Interrupt" mask="0x20"/>
          <bitfield name="FRAME" caption="Enable Framing Error Interrupt" mask="0x40"/>
          <bitfield name="PARE" caption="Enable Parity Error Interrupt" mask="0x80"/>
          <bitfield name="TIMEOUT" caption="Enable Timeout Interrupt" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Enable TXEMPTY Interrupt" mask="0x200"/>
          <bitfield name="COMMTX" caption="Enable COMMTX (from ARM) Interrupt" mask="0x40000000"/>
          <bitfield name="COMMRX" caption="Enable COMMRX (from ARM) Interrupt" mask="0x80000000"/>
        </register>
        <register name="DBGU_IDR" offset="0xC" rw="W" size="4" atomic-op="clear:DBGU_IMR" caption="Interrupt Disable Register">
          <bitfield name="RXRDY" caption="Disable RXRDY Interrupt" mask="0x1"/>
          <bitfield name="TXRDY" caption="Disable TXRDY Interrupt" mask="0x2"/>
          <bitfield name="OVRE" caption="Disable Overrun Error Interrupt" mask="0x20"/>
          <bitfield name="FRAME" caption="Disable Framing Error Interrupt" mask="0x40"/>
          <bitfield name="PARE" caption="Disable Parity Error Interrupt" mask="0x80"/>
          <bitfield name="TIMEOUT" caption="Disable Timeout Interrupt" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Disable TXEMPTY Interrupt" mask="0x200"/>
          <bitfield name="COMMTX" caption="Disable COMMTX (from ARM) Interrupt" mask="0x40000000"/>
          <bitfield name="COMMRX" caption="Disable COMMRX (from ARM) Interrupt" mask="0x80000000"/>
        </register>
        <register name="DBGU_IMR" offset="0x10" rw="R" size="4" initval="0x0000000" caption="Interrupt Mask Register">
          <bitfield name="RXRDY" caption="Mask RXRDY Interrupt" mask="0x1"/>
          <bitfield name="TXRDY" caption="Disable TXRDY Interrupt" mask="0x2"/>
          <bitfield name="OVRE" caption="Mask Overrun Error Interrupt" mask="0x20"/>
          <bitfield name="FRAME" caption="Mask Framing Error Interrupt" mask="0x40"/>
          <bitfield name="PARE" caption="Mask Parity Error Interrupt" mask="0x80"/>
          <bitfield name="TIMEOUT" caption="Mask Timeout Interrupt" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Mask TXEMPTY Interrupt" mask="0x200"/>
          <bitfield name="COMMTX" caption="Mask COMMTX (from ARM) Interrupt" mask="0x40000000"/>
          <bitfield name="COMMRX" caption="Mask COMMRX (from ARM) Interrupt" mask="0x80000000"/>
        </register>
        <register name="DBGU_SR" offset="0x14" rw="R" size="4" caption="Status Register">
          <bitfield name="RXRDY" caption="Receiver Ready" mask="0x1" values="DBGU_SR__RXRDY"/>
          <bitfield name="TXRDY" caption="Transmitter Ready" mask="0x2" values="DBGU_SR__TXRDY"/>
          <bitfield name="OVRE" caption="Overrun Error" mask="0x20" values="DBGU_SR__OVRE"/>
          <bitfield name="FRAME" caption="Framing Error" mask="0x40" values="DBGU_SR__FRAME"/>
          <bitfield name="PARE" caption="Parity Error" mask="0x80" values="DBGU_SR__PARE"/>
          <bitfield name="TIMEOUT" caption="Receiver Timeout" mask="0x100" values="DBGU_SR__TIMEOUT"/>
          <bitfield name="TXEMPTY" caption="Transmitter Empty" mask="0x200" values="DBGU_SR__TXEMPTY"/>
          <bitfield name="COMMTX" caption="Debug Communication Channel Write Status" mask="0x40000000" values="DBGU_SR__COMMTX"/>
          <bitfield name="COMMRX" caption="Debug Communication Channel Read Status" mask="0x80000000" values="DBGU_SR__COMMRX"/>
        </register>
        <register name="DBGU_RHR" offset="0x18" rw="R" size="4" initval="0x0000000" caption="Receive Holding Register">
          <bitfield name="RXCHR" caption="Received Character" mask="0xFF"/>
        </register>
        <register name="DBGU_THR" offset="0x1C" rw="W" size="4" caption="Transmit Holding Register">
          <bitfield name="TXCHR" caption="Character to be Transmitted" mask="0xFF"/>
        </register>
        <register name="DBGU_BRGR" offset="0x20" rw="RW" size="4" initval="0x0000000" caption="Baud Rate Generator Register">
          <bitfield name="CD" caption="Clock Divisor" mask="0xFFFF" values="DBGU_BRGR__CD"/>
        </register>
        <register name="DBGU_RTOR" offset="0x28" rw="RW" size="4" initval="0x0000000" caption="Receiver Timeout Register">
          <bitfield name="TO" caption="Timeout Value" mask="0xFF" values="DBGU_RTOR__TO"/>
        </register>
        <register name="DBGU_CIDR" offset="0x40" rw="R" size="4" initval="0x819B35A1" caption="Chip ID Register">
          <bitfield name="CHID" caption="Chip ID Value" mask="0x7FFFFFFF"/>
          <bitfield name="EXT" caption="Extension Flag" mask="0x80000000" values="DBGU_CIDR__EXT"/>
        </register>
        <register name="DBGU_EXID" offset="0x44" rw="R" size="4" caption="Chip ID Extension Register">
          <bitfield name="EXID" caption="Chip ID Extension" mask="0xFFFFFFFF"/>
        </register>
        <register name="DBGU_FNR" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Force NTRST Register">
          <bitfield name="FNTRST" caption="Force NTRST" mask="0x1" values="DBGU_FNR__FNTRST"/>
        </register>
        <register name="DBGU_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="DBGU_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="DBGU_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group name="DBGU_CR__RSTRX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The receiver logic is reset and disabled. If a character is being received, the reception is aborted." value="1"/>
      </value-group>
      <value-group name="DBGU_CR__RSTTX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The transmitter logic is reset and disabled. If a character is being transmitted, the transmission is aborted." value="1"/>
      </value-group>
      <value-group name="DBGU_CR__RXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The receiver is enabled if RXDIS is 0." value="1"/>
      </value-group>
      <value-group name="DBGU_CR__RXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The receiver is disabled. If a character is being processed and RSTRX is not set, the character is completed before the receiver is stopped." value="1"/>
      </value-group>
      <value-group name="DBGU_CR__TXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The transmitter is enabled if TXDIS is 0." value="1"/>
      </value-group>
      <value-group name="DBGU_CR__TXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The transmitter is disabled. If a character is being processed and a character has been written in DBGU_THR and RSTTX is not set, both characters are completed before the transmitter is stopped." value="1"/>
      </value-group>
      <value-group name="DBGU_CR__RSTSTA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the status bits PARE, FRAME and OVRE in DBGU_SR." value="1"/>
      </value-group>
      <value-group name="DBGU_CR__RETTO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts timeout." value="1"/>
      </value-group>
      <value-group name="DBGU_CR__STTTO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts waiting for a character before clocking the timeout counter. Resets status bit DBGU_SR.TIMEOUT." value="1"/>
      </value-group>
      <value-group name="DBGU_MR__FILTER">
        <value name="DISABLED" caption="DBGU does not filter the receive line." value="0"/>
        <value name="ENABLED" caption="DBGU filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." value="1"/>
      </value-group>
      <value-group name="DBGU_MR__PAR">
        <value name="EVEN" caption="Even Parity" value="0"/>
        <value name="ODD" caption="Odd Parity" value="1"/>
        <value name="SPACE" caption="Space: parity forced to 0" value="2"/>
        <value name="MARK" caption="Mark: parity forced to 1" value="3"/>
        <value name="NO" caption="No parity" value="4"/>
      </value-group>
      <value-group name="DBGU_MR__BRSRCCK">
        <value name="PERIPH_CLK" caption="The baud rate is driven by the peripheral clock" value="0"/>
        <value name="GCLK" caption="The baud rate is driven by a PMC-programmable clock GCLK (see section Power Management Controller (PMC))." value="1"/>
      </value-group>
      <value-group name="DBGU_MR__CHMODE">
        <value name="NORMAL" caption="Normal mode" value="0"/>
        <value name="AUTOMATIC" caption="Automatic echo" value="1"/>
        <value name="LOCAL_LOOPBACK" caption="Local loopback" value="2"/>
        <value name="REMOTE_LOOPBACK" caption="Remote loopback" value="3"/>
      </value-group>
      <value-group name="DBGU_SR__RXRDY">
        <value name="0" caption="No character has been received since the last read of DBGU_RHR, or the receiver is disabled." value="0"/>
        <value name="1" caption="At least one complete character has been received, transferred to DBGU_RHR, and not yet read." value="1"/>
      </value-group>
      <value-group name="DBGU_SR__TXRDY">
        <value name="0" caption="A character has been written to DBGU_THR and not yet transferred to the internal shift register, or the transmitter is disabled." value="0"/>
        <value name="1" caption="There is no character written to DBGU_THR that is not yet transferred to the internal shift register." value="1"/>
      </value-group>
      <value-group name="DBGU_SR__OVRE">
        <value name="0" caption="No overrun error has occurred since the last RSTSTA." value="0"/>
        <value name="1" caption="At least one overrun error has occurred since the last RSTSTA." value="1"/>
      </value-group>
      <value-group name="DBGU_SR__FRAME">
        <value name="0" caption="No framing error has occurred since the last RSTSTA." value="0"/>
        <value name="1" caption="At least one framing error has occurred since the last RSTSTA." value="1"/>
      </value-group>
      <value-group name="DBGU_SR__PARE">
        <value name="0" caption="No parity error has occurred since the last RSTSTA." value="0"/>
        <value name="1" caption="At least one parity error has occurred since the last RSTSTA." value="1"/>
      </value-group>
      <value-group name="DBGU_SR__TIMEOUT">
        <value name="0" caption="There has not been any timeout since the last Start timeout command (DBGU_CR.STTTO), or the Timeout register is 0." value="0"/>
        <value name="1" caption="There has been a timeout since the last Start timeout command (DBGU_CR.STTTO)." value="1"/>
      </value-group>
      <value-group name="DBGU_SR__TXEMPTY">
        <value name="0" caption="There are characters in DBGU_THR, or characters are being processed by the transmitter, or the transmitter is disabled." value="0"/>
        <value name="1" caption="There are no characters in DBGU_THR and there are no characters being processed by the transmitter." value="1"/>
      </value-group>
      <value-group name="DBGU_SR__COMMTX">
        <value name="0" caption="COMMTX from the ARM processor is inactive." value="0"/>
        <value name="1" caption="COMMTX from the ARM processor is active." value="1"/>
      </value-group>
      <value-group name="DBGU_SR__COMMRX">
        <value name="0" caption="COMMRX from the ARM processor is inactive." value="0"/>
        <value name="1" caption="COMMRX from the ARM processor is active." value="1"/>
      </value-group>
      <value-group name="DBGU_BRGR__CD">
        <value name="0" caption="Baud rate clock is disabled." value="0"/>
      </value-group>
      <value-group name="DBGU_RTOR__TO">
        <value name="0" caption="The receiver timeout is disabled." value="0"/>
      </value-group>
      <value-group name="DBGU_CIDR__EXT">
        <value name="0" caption="Chip ID has a single register definition without extension." value="0"/>
        <value name="1" caption="An extended Chip ID exists." value="1"/>
      </value-group>
      <value-group name="DBGU_FNR__FNTRST">
        <value name="0" caption="NTRST of the ARM processor's TAP controller is driven by the power_on_reset signal." value="0"/>
        <value name="1" caption="NTRST of the ARM processor's TAP controller is held low." value="1"/>
      </value-group>
      <value-group name="DBGU_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x554152 (DBGU in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x554152 (DBGU in ASCII)." value="1"/>
      </value-group>
      <value-group name="DBGU_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0x554152"/>
      </value-group>
    </module>
    <module name="EBI" id="0" version="0" caption="">
    </module>
    <module name="FLEXCOM" id="11268" version="240" caption="Flexible Serial Communication">
      <register-group name="FLEXCOM" caption="Flexible Serial Communication">
        <register name="FLEX_MR" offset="0x0" rw="RW" size="4" initval="0x1" caption="FLEXCOM Mode Register">
          <bitfield name="OPMODE" caption="FLEXCOM Operating Mode" mask="0x3" values="FLEX_MR__OPMODE"/>
        </register>
        <register name="FLEX_RHR" offset="0x10" rw="R" size="4" initval="0x0" caption="FLEXCOM Receive Holding Register">
          <bitfield name="RXDATA" caption="Receive Data" mask="0xFFFF"/>
        </register>
        <register name="FLEX_THR" offset="0x20" rw="RW" size="4" initval="0x0" caption="FLEXCOM Transmit Holding Register">
          <bitfield name="TXDATA" caption="Transmit Data" mask="0xFFFF"/>
        </register>
        <register name="FLEX_US_CR" offset="0x200" rw="W" size="4" caption="USART Control Register">
          <bitfield name="RSTRX" caption="Reset Receiver" mask="0x4" values="FLEX_US_CR__RSTRX"/>
          <bitfield name="RSTTX" caption="Reset Transmitter" mask="0x8" values="FLEX_US_CR__RSTTX"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x10" values="FLEX_US_CR__RXEN"/>
          <bitfield name="RXDIS" caption="Receiver Disable" mask="0x20" values="FLEX_US_CR__RXDIS"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x40" values="FLEX_US_CR__TXEN"/>
          <bitfield name="TXDIS" caption="Transmitter Disable" mask="0x80" values="FLEX_US_CR__TXDIS"/>
          <bitfield name="RSTSTA" caption="Reset Status Bits" mask="0x100" values="FLEX_US_CR__RSTSTA"/>
          <bitfield name="STTBRK" caption="Start Break" mask="0x200" values="FLEX_US_CR__STTBRK"/>
          <bitfield name="STPBRK" caption="Stop Break" mask="0x400" values="FLEX_US_CR__STPBRK"/>
          <bitfield name="STTTO" caption="Clear TIMEOUT Flag and Start Timeout After Next Character Received" mask="0x800" values="FLEX_US_CR__STTTO"/>
          <bitfield name="SENDA" caption="Send Address" mask="0x1000" values="FLEX_US_CR__SENDA"/>
          <bitfield name="RSTIT" caption="Reset Iterations" mask="0x2000" values="FLEX_US_CR__RSTIT"/>
          <bitfield name="RSTNACK" caption="Reset Non Acknowledge" mask="0x4000" values="FLEX_US_CR__RSTNACK"/>
          <bitfield name="RETTO" caption="Start Timeout Immediately" mask="0x8000" values="FLEX_US_CR__RETTO"/>
          <bitfield name="RTSEN" caption="Request to Send Enable" mask="0x40000" values="FLEX_US_CR__RTSEN"/>
          <bitfield name="RTSDIS" caption="Request to Send Disable" mask="0x80000" values="FLEX_US_CR__RTSDIS"/>
          <bitfield name="LINABT" caption="Abort LIN Transmission" mask="0x100000" values="FLEX_US_CR__LINABT"/>
          <bitfield name="LINWKUP" caption="Send LIN Wake-up Signal" mask="0x200000" values="FLEX_US_CR__LINWKUP"/>
          <bitfield name="TXFCLR" caption="Transmit FIFO Clear" mask="0x1000000" values="FLEX_US_CR__TXFCLR"/>
          <bitfield name="RXFCLR" caption="Receive FIFO Clear" mask="0x2000000" values="FLEX_US_CR__RXFCLR"/>
          <bitfield name="TXFLCLR" caption="Transmit FIFO Lock CLEAR" mask="0x4000000" values="FLEX_US_CR__TXFLCLR"/>
          <bitfield name="REQCLR" caption="Request to Clear the Comparison Trigger" mask="0x10000000" values="FLEX_US_CR__REQCLR"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x40000000" values="FLEX_US_CR__FIFOEN"/>
          <bitfield name="FIFODIS" caption="FIFO Disable" mask="0x80000000" values="FLEX_US_CR__FIFODIS"/>
        </register>
        <register name="FLEX_US_MR" offset="0x204" rw="RW" size="4" initval="0xC0000000" caption="USART Mode Register">
          <bitfield name="USART_MODE" caption="USART Mode of Operation" mask="0xF" values="FLEX_US_MR__USART_MODE"/>
          <bitfield name="USCLKS" caption="Clock Selection" mask="0x30" values="FLEX_US_MR__USCLKS"/>
          <bitfield name="CHRL" caption="Character Length" mask="0xC0" values="FLEX_US_MR__CHRL"/>
          <bitfield name="SYNC" caption="Synchronous Mode Select" mask="0x100" values="FLEX_US_MR__SYNC"/>
          <bitfield name="PAR" caption="Parity Type" mask="0xE00" values="FLEX_US_MR__PAR"/>
          <bitfield name="NBSTOP" caption="Number of Stop Bits" mask="0x3000" values="FLEX_US_MR__NBSTOP"/>
          <bitfield name="CHMODE" caption="Channel Mode" mask="0xC000" values="FLEX_US_MR__CHMODE"/>
          <bitfield name="MSBF" caption="Bit Order" mask="0x10000" values="FLEX_US_MR__MSBF"/>
          <bitfield name="MODE9" caption="9-bit Character Length" mask="0x20000" values="FLEX_US_MR__MODE9"/>
          <bitfield name="CLKO" caption="Clock Output Select" mask="0x40000" values="FLEX_US_MR__CLKO"/>
          <bitfield name="OVER" caption="Oversampling Mode" mask="0x80000" values="FLEX_US_MR__OVER"/>
          <bitfield name="INACK" caption="Inhibit Non Acknowledge" mask="0x100000" values="FLEX_US_MR__INACK"/>
          <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x200000" values="FLEX_US_MR__DSNACK"/>
          <bitfield name="VAR_SYNC" caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x400000" values="FLEX_US_MR__VAR_SYNC"/>
          <bitfield name="INVDATA" caption="Inverted Data" mask="0x800000" values="FLEX_US_MR__INVDATA"/>
          <bitfield name="MAX_ITERATION" caption="Maximum Number of Automatic Iteration" mask="0x7000000"/>
          <bitfield name="FILTER" caption="Receive Line Filter" mask="0x10000000" values="FLEX_US_MR__FILTER"/>
          <bitfield name="MAN" caption="Manchester Encoder/Decoder Enable" mask="0x20000000" values="FLEX_US_MR__MAN"/>
          <bitfield name="MODSYNC" caption="Manchester Synchronization Mode" mask="0x40000000" values="FLEX_US_MR__MODSYNC"/>
          <bitfield name="ONEBIT" caption="Start Frame Delimiter Selector" mask="0x80000000" values="FLEX_US_MR__ONEBIT"/>
        </register>
        <register name="FLEX_US_IER" offset="0x208" rw="W" size="4" atomic-op="set:FLEX_US_IMR" caption="USART Interrupt Enable Register">
          <mode name="DEFAULT"/>
          <mode name="LIN"/>
          <mode name="LON"/>
          <bitfield name="RXRDY" caption="RXRDY Interrupt Enable" mask="0x1"/>
          <bitfield name="TXRDY" caption="TXRDY Interrupt Enable" mask="0x2"/>
          <bitfield modes="DEFAULT" name="RXBRK" caption="Receiver Break Interrupt Enable" mask="0x4"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x20"/>
          <bitfield modes="DEFAULT LIN" name="FRAME" caption="Framing Error Interrupt Enable" mask="0x40"/>
          <bitfield modes="LON" name="LSFE" caption="LON Short Frame Error Interrupt Enable" mask="0x40"/>
          <bitfield modes="LON" name="LCRCE" caption="LON CRC Error Interrupt Enable" mask="0x80"/>
          <bitfield modes="DEFAULT LIN" name="PARE" caption="Parity Error Interrupt Enable" mask="0x80"/>
          <bitfield modes="DEFAULT LIN" name="TIMEOUT" caption="Timeout Interrupt Enable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Enable" mask="0x200"/>
          <bitfield modes="DEFAULT" name="ITER" caption="Max number of Repetitions Reached Interrupt Enable" mask="0x400"/>
          <bitfield modes="LON" name="UNRE" caption="Underrun Error Interrupt Enable" mask="0x400"/>
          <bitfield modes="LIN" name="LINBK" caption="LIN Break Sent or LIN Break Received Interrupt Enable" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Non Acknowledge Interrupt Enable" mask="0x2000"/>
          <bitfield modes="LIN" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable" mask="0x4000"/>
          <bitfield modes="LIN" name="LINTC" caption="LIN Transfer Completed Interrupt Enable" mask="0x8000"/>
          <bitfield modes="DEFAULT" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable" mask="0x80000"/>
          <bitfield modes="DEFAULT" name="CMP" caption="Comparison Interrupt Enable" mask="0x400000"/>
          <bitfield modes="LON" name="LTXD" caption="LON Transmission Done Interrupt Enable" mask="0x1000000"/>
          <bitfield modes="DEFAULT" name="MANE" caption="Manchester Error Interrupt Enable" mask="0x1000000"/>
          <bitfield modes="LON" name="LCOL" caption="LON Collision Interrupt Enable" mask="0x2000000"/>
          <bitfield modes="LIN" name="LINBE" caption="LIN Bus Error Interrupt Enable" mask="0x2000000"/>
          <bitfield modes="LON" name="LFET" caption="LON Frame Early Termination Interrupt Enable" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Enable" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINIPE" caption="LIN Identifier Parity Interrupt Enable" mask="0x8000000"/>
          <bitfield modes="LON" name="LRXD" caption="LON Reception Done Interrupt Enable" mask="0x8000000"/>
          <bitfield modes="LON" name="LBLOVFE" caption="LON Backlog Overflow Error Interrupt Enable" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINCE" caption="LIN Checksum Error Interrupt Enable" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINSNRE" caption="LIN Client Not Responding Error Interrupt Enable" mask="0x20000000"/>
          <bitfield modes="LIN" name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Enable" mask="0x40000000"/>
          <bitfield modes="LIN" name="LINHTE" caption="LIN Header Timeout Error Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="FLEX_US_IDR" offset="0x20C" rw="W" size="4" atomic-op="clear:FLEX_US_IMR" caption="USART Interrupt Disable Register">
          <mode name="DEFAULT"/>
          <mode name="LIN"/>
          <mode name="LON"/>
          <bitfield name="RXRDY" caption="RXRDY Interrupt Disable" mask="0x1"/>
          <bitfield name="TXRDY" caption="TXRDY Interrupt Disable" mask="0x2"/>
          <bitfield modes="DEFAULT" name="RXBRK" caption="Receiver Break Interrupt Disable" mask="0x4"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x20"/>
          <bitfield modes="DEFAULT LIN" name="FRAME" caption="Framing Error Interrupt Disable" mask="0x40"/>
          <bitfield modes="LON" name="LSFE" caption="LON Short Frame Error Interrupt Disable" mask="0x40"/>
          <bitfield modes="LON" name="LCRCE" caption="LON CRC Error Interrupt Disable" mask="0x80"/>
          <bitfield modes="DEFAULT LIN" name="PARE" caption="Parity Error Interrupt Disable" mask="0x80"/>
          <bitfield modes="DEFAULT LIN" name="TIMEOUT" caption="Timeout Interrupt Disable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Disable" mask="0x200"/>
          <bitfield modes="DEFAULT" name="ITER" caption="Max Number of Repetitions Reached Interrupt Disable" mask="0x400"/>
          <bitfield modes="LON" name="UNRE" caption="Underrun Error Interrupt Disable" mask="0x400"/>
          <bitfield modes="LIN" name="LINBK" caption="LIN Break Sent or LIN Break Received Interrupt Disable" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Non Acknowledge Interrupt Disable" mask="0x2000"/>
          <bitfield modes="LIN" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable" mask="0x4000"/>
          <bitfield modes="LIN" name="LINTC" caption="LIN Transfer Completed Interrupt Disable" mask="0x8000"/>
          <bitfield modes="DEFAULT" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable" mask="0x80000"/>
          <bitfield modes="DEFAULT" name="CMP" caption="Comparison Interrupt Disable" mask="0x400000"/>
          <bitfield modes="LON" name="LTXD" caption="LON Transmission Done Interrupt Disable" mask="0x1000000"/>
          <bitfield modes="DEFAULT" name="MANE" caption="Manchester Error Interrupt Disable" mask="0x1000000"/>
          <bitfield modes="LON" name="LCOL" caption="LON Collision Interrupt Disable" mask="0x2000000"/>
          <bitfield modes="LIN" name="LINBE" caption="LIN Bus Error Interrupt Disable" mask="0x2000000"/>
          <bitfield modes="LON" name="LFET" caption="LON Frame Early Termination Interrupt Disable" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Disable" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINIPE" caption="LIN Identifier Parity Interrupt Disable" mask="0x8000000"/>
          <bitfield modes="LON" name="LRXD" caption="LON Reception Done Interrupt Disable" mask="0x8000000"/>
          <bitfield modes="LON" name="LBLOVFE" caption="LON Backlog Overflow Error Interrupt Disable" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINCE" caption="LIN Checksum Error Interrupt Disable" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINSNRE" caption="LIN Client Not Responding Error Interrupt Disable" mask="0x20000000"/>
          <bitfield modes="LIN" name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Disable" mask="0x40000000"/>
          <bitfield modes="LIN" name="LINHTE" caption="LIN Header Timeout Error Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="FLEX_US_IMR" offset="0x210" rw="R" size="4" initval="0x0" caption="USART Interrupt Mask Register">
          <mode name="DEFAULT"/>
          <mode name="LIN"/>
          <mode name="LON"/>
          <bitfield name="RXRDY" caption="RXRDY Interrupt Mask" mask="0x1"/>
          <bitfield name="TXRDY" caption="TXRDY Interrupt Mask" mask="0x2"/>
          <bitfield modes="DEFAULT" name="RXBRK" caption="Receiver Break Interrupt Mask" mask="0x4"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x20"/>
          <bitfield modes="DEFAULT LIN" name="FRAME" caption="Framing Error Interrupt Mask" mask="0x40"/>
          <bitfield modes="LON" name="LSFE" caption="LON Short Frame Error Interrupt Mask" mask="0x40"/>
          <bitfield modes="LON" name="LCRCE" caption="LON CRC Error Interrupt Mask" mask="0x80"/>
          <bitfield modes="DEFAULT LIN" name="PARE" caption="Parity Error Interrupt Mask" mask="0x80"/>
          <bitfield modes="DEFAULT LIN" name="TIMEOUT" caption="Timeout Interrupt Mask" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Mask" mask="0x200"/>
          <bitfield modes="DEFAULT" name="ITER" caption="Max Number of Repetitions Reached Interrupt Mask" mask="0x400"/>
          <bitfield modes="LON" name="UNRE" caption="Underrun Error Interrupt Mask" mask="0x400"/>
          <bitfield modes="LIN" name="LINBK" caption="LIN Break Sent or LIN Break Received Interrupt Mask" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Non Acknowledge Interrupt Mask" mask="0x2000"/>
          <bitfield modes="LIN" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Mask" mask="0x4000"/>
          <bitfield modes="LIN" name="LINTC" caption="LIN Transfer Completed Interrupt Mask" mask="0x8000"/>
          <bitfield modes="DEFAULT" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask" mask="0x80000"/>
          <bitfield modes="DEFAULT" name="CMP" caption="Comparison Interrupt Mask" mask="0x400000"/>
          <bitfield modes="LON" name="LTXD" caption="LON Transmission Done Interrupt Mask" mask="0x1000000"/>
          <bitfield modes="DEFAULT" name="MANE" caption="Manchester Error Interrupt Mask" mask="0x1000000"/>
          <bitfield modes="LON" name="LCOL" caption="LON Collision Interrupt Mask" mask="0x2000000"/>
          <bitfield modes="LIN" name="LINBE" caption="LIN Bus Error Interrupt Mask" mask="0x2000000"/>
          <bitfield modes="LON" name="LFET" caption="LON Frame Early Termination Interrupt Mask" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Mask" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINIPE" caption="LIN Identifier Parity Interrupt Mask" mask="0x8000000"/>
          <bitfield modes="LON" name="LRXD" caption="LON Reception Done Interrupt Mask" mask="0x8000000"/>
          <bitfield modes="LON" name="LBLOVFE" caption="LON Backlog Overflow Error Interrupt Mask" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINCE" caption="LIN Checksum Error Interrupt Mask" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINSNRE" caption="LIN Client Not Responding Error Interrupt Mask" mask="0x20000000"/>
          <bitfield modes="LIN" name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Mask" mask="0x40000000"/>
          <bitfield modes="LIN" name="LINHTE" caption="LIN Header Timeout Error Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="FLEX_US_CSR" offset="0x214" rw="R" size="4" caption="USART Channel Status Register">
          <mode name="DEFAULT"/>
          <mode name="LIN"/>
          <mode name="LON"/>
          <bitfield modes="LIN LON" name="RXRDY" caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x1" values="FLEX_US_CSR_LIN__RXRDY"/>
          <bitfield modes="DEFAULT" name="RXRDY" caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x1" values="FLEX_US_CSR__RXRDY"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x2" values="FLEX_US_CSR__TXRDY"/>
          <bitfield modes="LIN LON" name="TXRDY" caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x2" values="FLEX_US_CSR_LIN__TXRDY"/>
          <bitfield modes="DEFAULT" name="RXBRK" caption="Break Received/End of Break" mask="0x4" values="FLEX_US_CSR__RXBRK"/>
          <bitfield name="OVRE" caption="Overrun Error" mask="0x20" values="FLEX_US_CSR__OVRE"/>
          <bitfield modes="DEFAULT LIN" name="FRAME" caption="Framing Error" mask="0x40" values="FLEX_US_CSR__FRAME"/>
          <bitfield modes="LON" name="LSFE" caption="LON Short Frame Error" mask="0x40" values="FLEX_US_CSR__LSFE"/>
          <bitfield modes="LON" name="LCRCE" caption="LON CRC Error" mask="0x80" values="FLEX_US_CSR__LCRCE"/>
          <bitfield modes="DEFAULT LIN" name="PARE" caption="Parity Error" mask="0x80" values="FLEX_US_CSR__PARE"/>
          <bitfield modes="DEFAULT" name="TIMEOUT" caption="Receiver Timeout" mask="0x100" values="FLEX_US_CSR__TIMEOUT"/>
          <bitfield modes="LIN" name="TIMEOUT" caption="Receiver Timeout" mask="0x100" values="FLEX_US_CSR_LIN__TIMEOUT"/>
          <bitfield name="TXEMPTY" caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x200" values="FLEX_US_CSR__TXEMPTY"/>
          <bitfield modes="DEFAULT" name="ITER" caption="Max Number of Repetitions Reached" mask="0x400" values="FLEX_US_CSR__ITER"/>
          <bitfield modes="LON" name="UNRE" caption="Underrun Error" mask="0x400" values="FLEX_US_CSR__UNRE"/>
          <bitfield modes="LIN" name="LINBK" caption="LIN Break Sent or LIN Break Received" mask="0x2000" values="FLEX_US_CSR__LINBK"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Non Acknowledge Interrupt" mask="0x2000" values="FLEX_US_CSR__NACK"/>
          <bitfield modes="LIN" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received" mask="0x4000" values="FLEX_US_CSR__LINID"/>
          <bitfield modes="LIN" name="LINTC" caption="LIN Transfer Completed" mask="0x8000" values="FLEX_US_CSR__LINTC"/>
          <bitfield modes="DEFAULT" name="CTSIC" caption="Clear to Send Input Change Flag" mask="0x80000" values="FLEX_US_CSR__CTSIC"/>
          <bitfield modes="DEFAULT" name="CMP" caption="Comparison Status" mask="0x400000" values="FLEX_US_CSR__CMP"/>
          <bitfield modes="DEFAULT" name="CTS" caption="Image of CTS Input" mask="0x800000" values="FLEX_US_CSR__CTS"/>
          <bitfield modes="LIN" name="LINBLS" caption="LIN Bus Line Status" mask="0x800000" values="FLEX_US_CSR__LINBLS"/>
          <bitfield modes="LON" name="LTXD" caption="LON Transmission End Flag" mask="0x1000000" values="FLEX_US_CSR__LTXD"/>
          <bitfield modes="DEFAULT" name="MANE" caption="Manchester Error" mask="0x1000000" values="FLEX_US_CSR__MANE"/>
          <bitfield modes="LON" name="LCOL" caption="LON Collision Detected Flag" mask="0x2000000" values="FLEX_US_CSR__LCOL"/>
          <bitfield modes="LIN" name="LINBE" caption="LIN Bit Error" mask="0x2000000" values="FLEX_US_CSR__LINBE"/>
          <bitfield modes="LON" name="LFET" caption="LON Frame Early Termination" mask="0x4000000" values="FLEX_US_CSR__LFET"/>
          <bitfield modes="LIN" name="LINISFE" caption="LIN Inconsistent Synch Field Error" mask="0x4000000" values="FLEX_US_CSR__LINISFE"/>
          <bitfield modes="LIN" name="LINIPE" caption="LIN Identifier Parity Error" mask="0x8000000" values="FLEX_US_CSR__LINIPE"/>
          <bitfield modes="LON" name="LRXD" caption="LON Reception End Flag" mask="0x8000000" values="FLEX_US_CSR__LRXD"/>
          <bitfield modes="LON" name="LBLOVFE" caption="LON Backlog Overflow Error" mask="0x10000000" values="FLEX_US_CSR__LBLOVFE"/>
          <bitfield modes="LIN" name="LINCE" caption="LIN Checksum Error" mask="0x10000000" values="FLEX_US_CSR__LINCE"/>
          <bitfield modes="LIN" name="LINSNRE" caption="LIN Client Not Responding Error" mask="0x20000000" values="FLEX_US_CSR__LINSNRE"/>
          <bitfield modes="LIN" name="LINSTE" caption="LIN Synch Tolerance Error" mask="0x40000000" values="FLEX_US_CSR__LINSTE"/>
          <bitfield modes="LIN" name="LINHTE" caption="LIN Header Timeout Error" mask="0x80000000" values="FLEX_US_CSR__LINHTE"/>
        </register>
        <register name="FLEX_US_RHR" offset="0x218" rw="R" size="4" initval="0x0" caption="USART Receive Holding Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield modes="FIFO_MULTI_DATA" name="RXCHR0" caption="Received Characters" mask="0xFF"/>
          <bitfield modes="DEFAULT" name="RXCHR" caption="Received Character" mask="0x1FF"/>
          <bitfield modes="DEFAULT" name="RXSYNH" caption="Received Sync" mask="0x8000" values="FLEX_US_RHR__RXSYNH"/>
          <bitfield modes="FIFO_MULTI_DATA" name="RXCHR1" caption="Received Characters" mask="0xFF00"/>
          <bitfield modes="FIFO_MULTI_DATA" name="RXCHR2" caption="Received Characters" mask="0xFF0000"/>
          <bitfield modes="FIFO_MULTI_DATA" name="RXCHR3" caption="Received Characters" mask="0xFF000000"/>
        </register>
        <register name="FLEX_US_THR" offset="0x21C" rw="W" size="4" caption="USART Transmit Holding Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TXCHR0" caption="Character to be Transmitted" mask="0xFF"/>
          <bitfield modes="DEFAULT" name="TXCHR" caption="Character to be Transmitted" mask="0x1FF"/>
          <bitfield modes="DEFAULT" name="TXSYNH" caption="Sync Field to be Transmitted" mask="0x8000" values="FLEX_US_THR__TXSYNH"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TXCHR1" caption="Character to be Transmitted" mask="0xFF00"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TXCHR2" caption="Character to be Transmitted" mask="0xFF0000"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TXCHR3" caption="Character to be Transmitted" mask="0xFF000000"/>
        </register>
        <register name="FLEX_US_BRGR" offset="0x220" rw="RW" size="4" initval="0x0" caption="USART Baud Rate Generator Register">
          <bitfield name="CD" caption="Clock Divider" mask="0xFFFF"/>
          <bitfield name="FP" caption="Fractional Part" mask="0x70000" values="FLEX_US_BRGR__FP"/>
        </register>
        <register name="FLEX_US_RTOR" offset="0x224" rw="RW" size="4" initval="0x0" caption="USART Receiver Timeout Register">
          <bitfield name="TO" caption="Timeout Value" mask="0x1FFFF" values="FLEX_US_RTOR__TO"/>
        </register>
        <register name="FLEX_US_TTGR" offset="0x228" rw="RW" size="4" initval="0x0" caption="USART Transmitter Timeguard Register">
          <mode name="DEFAULT"/>
          <mode name="LON"/>
          <bitfield modes="DEFAULT" name="TG" caption="Timeguard Value" mask="0xFF" values="FLEX_US_TTGR__TG"/>
          <bitfield modes="LON" name="PCYCLE" caption="LON PCYCLE Length" mask="0xFFFFFF"/>
        </register>
        <register name="FLEX_US_FIDI" offset="0x240" rw="RW" size="4" initval="0x174" caption="USART FI DI Ratio Register">
          <mode name="DEFAULT"/>
          <mode name="LON"/>
          <bitfield modes="DEFAULT" name="FI_DI_RATIO" caption="FI Over DI Ratio Value" mask="0xFFFF" values="FLEX_US_FIDI__FI_DI_RATIO"/>
          <bitfield modes="LON" name="BETA2" caption="LON BETA2 Length" mask="0xFFFFFF"/>
        </register>
        <register name="FLEX_US_NER" offset="0x244" rw="R" size="4" initval="0x0" caption="USART Number of Errors Register">
          <bitfield name="NB_ERRORS" caption="Number of Errors" mask="0xFF"/>
        </register>
        <register name="FLEX_US_IF" offset="0x24C" rw="RW" size="4" initval="0x0" caption="USART IrDA Filter Register">
          <bitfield name="IRDA_FILTER" caption="IrDA Filter" mask="0xFF"/>
        </register>
        <register name="FLEX_US_MAN" offset="0x250" rw="RW" size="4" initval="0xB0011004" caption="USART Manchester Configuration Register">
          <bitfield name="TX_PL" caption="Transmitter Preamble Length" mask="0xF" values="FLEX_US_MAN__TX_PL"/>
          <bitfield name="TX_PP" caption="Transmitter Preamble Pattern" mask="0x300" values="FLEX_US_MAN__TX_PP"/>
          <bitfield name="TX_MPOL" caption="Transmitter Manchester Polarity" mask="0x1000" values="FLEX_US_MAN__TX_MPOL"/>
          <bitfield name="RX_PL" caption="Receiver Preamble Length" mask="0xF0000" values="FLEX_US_MAN__RX_PL"/>
          <bitfield name="RX_PP" caption="Receiver Preamble Pattern detected" mask="0x3000000" values="FLEX_US_MAN__RX_PP"/>
          <bitfield name="RX_MPOL" caption="Receiver Manchester Polarity" mask="0x10000000" values="FLEX_US_MAN__RX_MPOL"/>
          <bitfield name="ONE" caption="Must Be Set to 1" mask="0x20000000"/>
          <bitfield name="DRIFT" caption="Drift Compensation" mask="0x40000000" values="FLEX_US_MAN__DRIFT"/>
          <bitfield name="RXIDLEV" caption="Receiver Idle Value" mask="0x80000000" values="FLEX_US_MAN__RXIDLEV"/>
        </register>
        <register name="FLEX_US_LINMR" offset="0x254" rw="RW" size="4" initval="0x0" caption="USART LIN Mode Register">
          <bitfield name="NACT" caption="LIN Node Action" mask="0x3" values="FLEX_US_LINMR__NACT"/>
          <bitfield name="PARDIS" caption="Parity Disable" mask="0x4" values="FLEX_US_LINMR__PARDIS"/>
          <bitfield name="CHKDIS" caption="Checksum Disable" mask="0x8" values="FLEX_US_LINMR__CHKDIS"/>
          <bitfield name="CHKTYP" caption="Checksum Type" mask="0x10" values="FLEX_US_LINMR__CHKTYP"/>
          <bitfield name="DLM" caption="Data Length Mode" mask="0x20" values="FLEX_US_LINMR__DLM"/>
          <bitfield name="FSDIS" caption="Frame Slot Mode Disable" mask="0x40" values="FLEX_US_LINMR__FSDIS"/>
          <bitfield name="WKUPTYP" caption="Wake-up Signal Type" mask="0x80" values="FLEX_US_LINMR__WKUPTYP"/>
          <bitfield name="DLC" caption="Data Length Control" mask="0xFF00"/>
          <bitfield name="PDCM" caption="DMA Mode" mask="0x10000" values="FLEX_US_LINMR__PDCM"/>
          <bitfield name="SYNCDIS" caption="Synchronization Disable" mask="0x20000" values="FLEX_US_LINMR__SYNCDIS"/>
        </register>
        <register name="FLEX_US_LINIR" offset="0x258" rw="RW" size="4" initval="0x0" caption="USART LIN Identifier Register">
          <bitfield name="IDCHR" caption="Identifier Character" mask="0xFF"/>
        </register>
        <register name="FLEX_US_LINBRR" offset="0x25C" rw="R" size="4" initval="0x0" caption="USART LIN Baud Rate Register">
          <bitfield name="LINCD" caption="Clock Divider after Synchronization" mask="0xFFFF"/>
          <bitfield name="LINFP" caption="Fractional Part after Synchronization" mask="0x70000"/>
        </register>
        <register name="FLEX_US_LONMR" offset="0x260" rw="RW" size="4" initval="0x0" caption="USART LON Mode Register">
          <bitfield name="COMMT" caption="LON comm_type Parameter Value" mask="0x1" values="FLEX_US_LONMR__COMMT"/>
          <bitfield name="COLDET" caption="LON Collision Detection Feature" mask="0x2" values="FLEX_US_LONMR__COLDET"/>
          <bitfield name="TCOL" caption="Terminate Frame upon Collision Notification" mask="0x4" values="FLEX_US_LONMR__TCOL"/>
          <bitfield name="CDTAIL" caption="LON Collision Detection on Frame Tail" mask="0x8" values="FLEX_US_LONMR__CDTAIL"/>
          <bitfield name="DMAM" caption="LON DMA Mode" mask="0x10" values="FLEX_US_LONMR__DMAM"/>
          <bitfield name="LCDS" caption="LON Collision Detection Source" mask="0x20" values="FLEX_US_LONMR__LCDS"/>
          <bitfield name="EOFS" caption="End of Frame Condition Size" mask="0xFF0000"/>
        </register>
        <register name="FLEX_US_LONPR" offset="0x264" rw="RW" size="4" initval="0x0" caption="USART LON Preamble Register">
          <bitfield name="LONPL" caption="LON Preamble Length" mask="0x3FFF"/>
        </register>
        <register name="FLEX_US_LONDL" offset="0x268" rw="RW" size="4" initval="0x0" caption="USART LON Data Length Register">
          <bitfield name="LONDL" caption="LON Data Length" mask="0xFF"/>
        </register>
        <register name="FLEX_US_LONL2HDR" offset="0x26C" rw="RW" size="4" initval="0x0" caption="USART LON L2HDR Register">
          <bitfield name="BLI" caption="LON Backlog Increment" mask="0x3F"/>
          <bitfield name="ALTP" caption="LON Alternate Path Bit" mask="0x40" values="FLEX_US_LONL2HDR__ALTP"/>
          <bitfield name="PB" caption="LON Priority Bit" mask="0x80" values="FLEX_US_LONL2HDR__PB"/>
        </register>
        <register name="FLEX_US_LONBL" offset="0x270" rw="R" size="4" initval="0x0" caption="USART LON Backlog Register">
          <bitfield name="LONBL" caption="LON Node Backlog Value" mask="0x3F"/>
        </register>
        <register name="FLEX_US_LONB1TX" offset="0x274" rw="RW" size="4" initval="0x0" caption="USART LON Beta1 Tx Register">
          <bitfield name="BETA1TX" caption="LON Beta1 Length after Transmission" mask="0xFFFFFF"/>
        </register>
        <register name="FLEX_US_LONB1RX" offset="0x278" rw="RW" size="4" initval="0x0" caption="USART LON Beta1 Rx Register">
          <bitfield name="BETA1RX" caption="LON Beta1 Length after Reception" mask="0xFFFFFF"/>
        </register>
        <register name="FLEX_US_LONPRIO" offset="0x27C" rw="RW" size="4" initval="0x0" caption="USART LON Priority Register">
          <bitfield name="PSNB" caption="LON Priority Slot Number" mask="0x7F"/>
          <bitfield name="NPS" caption="LON Node Priority Slot" mask="0x7F00"/>
        </register>
        <register name="FLEX_US_IDTTX" offset="0x280" rw="RW" size="4" initval="0x0" caption="USART LON IDT Tx Register">
          <bitfield name="IDTTX" caption="LON Indeterminate Time after Transmission (comm_type = 1 mode only)" mask="0xFFFFFF"/>
        </register>
        <register name="FLEX_US_IDTRX" offset="0x284" rw="RW" size="4" initval="0x0" caption="USART LON IDT Rx Register">
          <bitfield name="IDTRX" caption="LON Indeterminate Time after Reception (comm_type = 1 mode only)" mask="0xFFFFFF"/>
        </register>
        <register name="FLEX_US_ICDIFF" offset="0x288" rw="RW" size="4" initval="0x0" caption="USART IC DIFF Register">
          <bitfield name="ICDIFF" caption="IC Differentiator Number" mask="0xF"/>
        </register>
        <register name="FLEX_US_CMPR" offset="0x290" rw="RW" size="4" initval="0x0" caption="USART Comparison Register">
          <bitfield name="VAL1" caption="First Comparison Value for Received Character" mask="0x1FF"/>
          <bitfield name="CMPMODE" caption="Comparison Mode" mask="0x3000" values="FLEX_US_CMPR__CMPMODE"/>
          <bitfield name="CMPPAR" caption="Compare Parity" mask="0x4000" values="FLEX_US_CMPR__CMPPAR"/>
          <bitfield name="VAL2" caption="Second Comparison Value for Received Character" mask="0x1FF0000"/>
        </register>
        <register name="FLEX_US_FMR" offset="0x2A0" rw="RW" size="4" initval="0x0" caption="USART FIFO Mode Register">
          <bitfield name="TXRDYM" caption="Transmitter Ready Mode" mask="0x3" values="FLEX_US_FMR__TXRDYM"/>
          <bitfield name="RXRDYM" caption="Receiver Ready Mode" mask="0x30" values="FLEX_US_FMR__RXRDYM"/>
          <bitfield name="FRTSC" caption="FIFO RTS Pin Control enable (Hardware Handshaking mode only)" mask="0x80" values="FLEX_US_FMR__FRTSC"/>
          <bitfield name="TXFTHRES" caption="Transmit FIFO Threshold" mask="0x3F00"/>
          <bitfield name="RXFTHRES" caption="Receive FIFO Threshold" mask="0x3F0000"/>
          <bitfield name="RXFTHRES2" caption="Receive FIFO Threshold 2" mask="0x3F000000"/>
        </register>
        <register name="FLEX_US_FLR" offset="0x2A4" rw="R" size="4" initval="0x0" caption="USART FIFO Level Register">
          <bitfield name="TXFL" caption="Transmit FIFO Level" mask="0x3F" values="FLEX_US_FLR__TXFL"/>
          <bitfield name="RXFL" caption="Receive FIFO Level" mask="0x3F0000" values="FLEX_US_FLR__RXFL"/>
        </register>
        <register name="FLEX_US_FIER" offset="0x2A8" rw="W" size="4" atomic-op="set:FLEX_US_FIMR" caption="USART FIFO Interrupt Enable Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Enable" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Enable" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Enable" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Enable" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Enable" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Enable" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Enable" mask="0x80"/>
          <bitfield name="RXFTHF2" caption="RXFTHF2 Interrupt Enable" mask="0x200"/>
        </register>
        <register name="FLEX_US_FIDR" offset="0x2AC" rw="W" size="4" atomic-op="clear:FLEX_US_FIMR" caption="USART FIFO Interrupt Disable Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Disable" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Disable" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Disable" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Disable" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Disable" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Disable" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Disable" mask="0x80"/>
          <bitfield name="RXFTHF2" caption="RXFTHF2 Interrupt Disable" mask="0x200"/>
        </register>
        <register name="FLEX_US_FIMR" offset="0x2B0" rw="R" size="4" initval="0x0" caption="USART FIFO Interrupt Mask Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Mask" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Mask" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Mask" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Mask" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Mask" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Mask" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Mask" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Mask" mask="0x80"/>
          <bitfield name="RXFTHF2" caption="RXFTHF2 Interrupt Mask" mask="0x200"/>
        </register>
        <register name="FLEX_US_FESR" offset="0x2B4" rw="R" size="4" initval="0x0" caption="USART FIFO Event Status Register">
          <bitfield name="TXFEF" caption="Transmit FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x1" values="FLEX_US_FESR__TXFEF"/>
          <bitfield name="TXFFF" caption="Transmit FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x2" values="FLEX_US_FESR__TXFFF"/>
          <bitfield name="TXFTHF" caption="Transmit FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x4" values="FLEX_US_FESR__TXFTHF"/>
          <bitfield name="RXFEF" caption="Receive FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x8" values="FLEX_US_FESR__RXFEF"/>
          <bitfield name="RXFFF" caption="Receive FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x10" values="FLEX_US_FESR__RXFFF"/>
          <bitfield name="RXFTHF" caption="Receive FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x20" values="FLEX_US_FESR__RXFTHF"/>
          <bitfield name="TXFPTEF" caption="Transmit FIFO Pointer Error Flag" mask="0x40" values="FLEX_US_FESR__TXFPTEF"/>
          <bitfield name="RXFPTEF" caption="Receive FIFO Pointer Error Flag" mask="0x80" values="FLEX_US_FESR__RXFPTEF"/>
          <bitfield name="TXFLOCK" caption="Transmit FIFO Lock" mask="0x100" values="FLEX_US_FESR__TXFLOCK"/>
          <bitfield name="RXFTHF2" caption="Receive FIFO Threshold Flag 2 (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x200" values="FLEX_US_FESR__RXFTHF2"/>
        </register>
        <register name="FLEX_US_WPMR" offset="0x2E4" rw="RW" size="4" initval="0x0" caption="USART Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="FLEX_US_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="FLEX_US_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="FLEX_US_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="FLEX_US_WPMR__WPKEY"/>
        </register>
        <register name="FLEX_US_WPSR" offset="0x2E8" rw="R" size="4" initval="0x0" caption="USART Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="FLEX_US_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
        <register name="FLEX_SPI_CR" offset="0x400" rw="W" size="4" caption="SPI Control Register">
          <bitfield name="SPIEN" caption="SPI Enable" mask="0x1" values="FLEX_SPI_CR__SPIEN"/>
          <bitfield name="SPIDIS" caption="SPI Disable" mask="0x2" values="FLEX_SPI_CR__SPIDIS"/>
          <bitfield name="SWRST" caption="SPI Software Reset" mask="0x80" values="FLEX_SPI_CR__SWRST"/>
          <bitfield name="REQCLR" caption="Request to Clear the Comparison Trigger" mask="0x1000" values="FLEX_SPI_CR__REQCLR"/>
          <bitfield name="TXFCLR" caption="Transmit FIFO Clear" mask="0x10000" values="FLEX_SPI_CR__TXFCLR"/>
          <bitfield name="RXFCLR" caption="Receive FIFO Clear" mask="0x20000" values="FLEX_SPI_CR__RXFCLR"/>
          <bitfield name="LASTXFER" caption="Last Transfer" mask="0x1000000" values="FLEX_SPI_CR__LASTXFER"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x40000000" values="FLEX_SPI_CR__FIFOEN"/>
          <bitfield name="FIFODIS" caption="FIFO Disable" mask="0x80000000" values="FLEX_SPI_CR__FIFODIS"/>
        </register>
        <register name="FLEX_SPI_MR" offset="0x404" rw="RW" size="4" initval="0x0" caption="SPI Mode Register">
          <bitfield name="MSTR" caption="Host/Client Mode" mask="0x1" values="FLEX_SPI_MR__MSTR"/>
          <bitfield name="PS" caption="Peripheral Select" mask="0x2" values="FLEX_SPI_MR__PS"/>
          <bitfield name="PCSDEC" caption="Chip Select Decode" mask="0x4" values="FLEX_SPI_MR__PCSDEC"/>
          <bitfield name="BRSRCCLK" caption="Bit Rate Source Clock" mask="0x8" values="FLEX_SPI_MR__BRSRCCLK"/>
          <bitfield name="MODFDIS" caption="Mode Fault Detection" mask="0x10" values="FLEX_SPI_MR__MODFDIS"/>
          <bitfield name="WDRBT" caption="Wait Data Read Before Transfer" mask="0x20" values="FLEX_SPI_MR__WDRBT"/>
          <bitfield name="CRCEN" caption="CRC Enable" mask="0x40" values="FLEX_SPI_MR__CRCEN"/>
          <bitfield name="LLB" caption="Local Loopback Enable" mask="0x80" values="FLEX_SPI_MR__LLB"/>
          <bitfield name="CMPMODE" caption="Comparison Mode" mask="0x1000" values="FLEX_SPI_MR__CMPMODE"/>
          <bitfield name="TPMEN" caption="Two-Pin Mode Enable" mask="0x2000" values="FLEX_SPI_MR__TPMEN"/>
          <bitfield name="CSIE" caption="Chip Select Inversion Enable" mask="0x4000" values="FLEX_SPI_MR__CSIE"/>
          <bitfield name="MOSIIE" caption="MOSI Inversion Enable" mask="0x8000" values="FLEX_SPI_MR__MOSIIE"/>
          <bitfield name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
          <bitfield name="DLYBCS" caption="Delay Between Chip Selects" mask="0xFF000000"/>
        </register>
        <register name="FLEX_SPI_RDR" offset="0x408" rw="R" size="4" initval="0x0" caption="SPI Receive Data Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA_16"/>
          <mode name="FIFO_MULTI_DATA_8"/>
          <bitfield modes="FIFO_MULTI_DATA_8" name="RD0" caption="Receive Data" mask="0xFF"/>
          <bitfield modes="FIFO_MULTI_DATA_8" name="RD1" caption="Receive Data" mask="0xFF00"/>
          <bitfield modes="DEFAULT" name="RD" caption="Receive Data" mask="0xFFFF"/>
          <bitfield modes="FIFO_MULTI_DATA_16" name="RD0" caption="Receive Data" mask="0xFFFF"/>
          <bitfield modes="DEFAULT" name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
          <bitfield modes="FIFO_MULTI_DATA_8" name="RD2" caption="Receive Data" mask="0xFF0000"/>
          <bitfield modes="FIFO_MULTI_DATA_8" name="RD3" caption="Receive Data" mask="0xFF000000"/>
          <bitfield modes="FIFO_MULTI_DATA_16" name="RD1" caption="Receive Data" mask="0xFFFF0000"/>
        </register>
        <register name="FLEX_SPI_TDR" offset="0x40C" rw="W" size="4" caption="SPI Transmit Data Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield modes="DEFAULT" name="TD" caption="Transmit Data" mask="0xFFFF"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TD0" caption="Transmit Data" mask="0xFFFF"/>
          <bitfield modes="DEFAULT" name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
          <bitfield modes="DEFAULT" name="LASTXFER" caption="Last Transfer" mask="0x1000000" values="FLEX_SPI_TDR__LASTXFER"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TD1" caption="Transmit Data" mask="0xFFFF0000"/>
        </register>
        <register name="FLEX_SPI_SR" offset="0x410" rw="R" size="4" initval="0x0" caption="SPI Status Register">
          <bitfield name="RDRF" caption="Receive Data Register Full (cleared by reading FLEX_SPI_RDR)" mask="0x1" values="FLEX_SPI_SR__RDRF"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty (cleared by writing FLEX_SPI_TDR)" mask="0x2" values="FLEX_SPI_SR__TDRE"/>
          <bitfield name="MODF" caption="Mode Fault Error (cleared on read)" mask="0x4" values="FLEX_SPI_SR__MODF"/>
          <bitfield name="OVRES" caption="Overrun Error Status (cleared on read)" mask="0x8" values="FLEX_SPI_SR__OVRES"/>
          <bitfield name="NSSR" caption="NSS Rising (cleared on read)" mask="0x100" values="FLEX_SPI_SR__NSSR"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty (cleared by writing FLEX_SPI_TDR)" mask="0x200" values="FLEX_SPI_SR__TXEMPTY"/>
          <bitfield name="UNDES" caption="Underrun Error Status (Client mode only) (cleared on read)" mask="0x400" values="FLEX_SPI_SR__UNDES"/>
          <bitfield name="CMP" caption="Comparison Status (cleared on read)" mask="0x800" values="FLEX_SPI_SR__CMP"/>
          <bitfield name="SFERR" caption="Client Mode Frame Error (cleared on read)" mask="0x1000" values="FLEX_SPI_SR__SFERR"/>
          <bitfield name="CRCERR" caption="CRC Error (cleared on read)" mask="0x2000" values="FLEX_SPI_SR__CRCERR"/>
          <bitfield name="SPIENS" caption="SPI Enable Status" mask="0x10000" values="FLEX_SPI_SR__SPIENS"/>
          <bitfield name="TXFEF" caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x1000000" values="FLEX_SPI_SR__TXFEF"/>
          <bitfield name="TXFFF" caption="Transmit FIFO Full Flag (cleared on read)" mask="0x2000000" values="FLEX_SPI_SR__TXFFF"/>
          <bitfield name="TXFTHF" caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x4000000" values="FLEX_SPI_SR__TXFTHF"/>
          <bitfield name="RXFEF" caption="Receive FIFO Empty Flag" mask="0x8000000" values="FLEX_SPI_SR__RXFEF"/>
          <bitfield name="RXFFF" caption="Receive FIFO Full Flag" mask="0x10000000" values="FLEX_SPI_SR__RXFFF"/>
          <bitfield name="RXFTHF" caption="Receive FIFO Threshold Flag" mask="0x20000000" values="FLEX_SPI_SR__RXFTHF"/>
          <bitfield name="TXFPTEF" caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" values="FLEX_SPI_SR__TXFPTEF"/>
          <bitfield name="RXFPTEF" caption="Receive FIFO Pointer Error Flag" mask="0x80000000" values="FLEX_SPI_SR__RXFPTEF"/>
        </register>
        <register name="FLEX_SPI_IER" offset="0x414" rw="W" size="4" atomic-op="set:FLEX_SPI_IMR" caption="SPI Interrupt Enable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Enable" mask="0x1"/>
          <bitfield name="TDRE" caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Enable" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Enable" mask="0x8"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Enable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Enable" mask="0x200"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Enable" mask="0x400"/>
          <bitfield name="CMP" caption="Comparison Interrupt Enable" mask="0x800"/>
          <bitfield name="SFERR" caption="Client Mode Frame Error Interrupt Enable" mask="0x1000"/>
          <bitfield name="CRCERR" caption="CRC Error Interrupt Enable" mask="0x2000"/>
          <bitfield name="TXFEF" caption="TXFEF Interrupt Enable" mask="0x1000000"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Enable" mask="0x2000000"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Enable" mask="0x4000000"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Enable" mask="0x8000000"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Enable" mask="0x10000000"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Enable" mask="0x20000000"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Enable" mask="0x40000000"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="FLEX_SPI_IDR" offset="0x418" rw="W" size="4" atomic-op="clear:FLEX_SPI_IMR" caption="SPI Interrupt Disable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Disable" mask="0x1"/>
          <bitfield name="TDRE" caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Disable" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Disable" mask="0x8"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Disable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Disable" mask="0x200"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Disable" mask="0x400"/>
          <bitfield name="CMP" caption="Comparison Interrupt Disable" mask="0x800"/>
          <bitfield name="SFERR" caption="Client Mode Frame Error Interrupt Disable" mask="0x1000"/>
          <bitfield name="CRCERR" caption="CRC Error Interrupt Disable" mask="0x2000"/>
          <bitfield name="TXFEF" caption="TXFEF Interrupt Disable" mask="0x1000000"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Disable" mask="0x2000000"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Disable" mask="0x4000000"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Disable" mask="0x8000000"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Disable" mask="0x10000000"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Disable" mask="0x20000000"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Disable" mask="0x40000000"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="FLEX_SPI_IMR" offset="0x41C" rw="R" size="4" initval="0x0" caption="SPI Interrupt Mask Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Mask" mask="0x1"/>
          <bitfield name="TDRE" caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Mask" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Mask" mask="0x8"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Mask" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Mask" mask="0x200"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Mask" mask="0x400"/>
          <bitfield name="CMP" caption="Comparison Interrupt Mask" mask="0x800"/>
          <bitfield name="SFERR" caption="Client Mode Frame Error Interrupt Mask" mask="0x1000"/>
          <bitfield name="CRCERR" caption="CRC Error Interrupt Mask" mask="0x2000"/>
          <bitfield name="TXFEF" caption="TXFEF Interrupt Mask" mask="0x1000000"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Mask" mask="0x2000000"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Mask" mask="0x4000000"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Mask" mask="0x8000000"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Mask" mask="0x10000000"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Mask" mask="0x20000000"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Mask" mask="0x40000000"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="FLEX_SPI_CSR" offset="0x430" rw="RW" size="4" count="4" initval="0x0" caption="SPI Chip Select Register x">
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x1" values="FLEX_SPI_CSR__CPOL"/>
          <bitfield name="NCPHA" caption="Clock Phase" mask="0x2" values="FLEX_SPI_CSR__NCPHA"/>
          <bitfield name="CSNAAT" caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x4" values="FLEX_SPI_CSR__CSNAAT"/>
          <bitfield name="CSAAT" caption="Chip Select Active After Transfer" mask="0x8" values="FLEX_SPI_CSR__CSAAT"/>
          <bitfield name="BITS" caption="Bits Per Transfer" mask="0xF0" values="FLEX_SPI_CSR__BITS"/>
          <bitfield name="SCBR" caption="Serial Clock Bit Rate" mask="0xFF00"/>
          <bitfield name="DLYBS" caption="Delay Before SPCK" mask="0xFF0000"/>
          <bitfield name="DLYBCT" caption="Delay Between Consecutive Transfers" mask="0xFF000000"/>
        </register>
        <register name="FLEX_SPI_FMR" offset="0x440" rw="RW" size="4" initval="0x0" caption="SPI FIFO Mode Register">
          <bitfield name="TXRDYM" caption="Transmit Data Register Empty Mode" mask="0x3" values="FLEX_SPI_FMR__TXRDYM"/>
          <bitfield name="RXRDYM" caption="Receive Data Register Full Mode" mask="0x30" values="FLEX_SPI_FMR__RXRDYM"/>
          <bitfield name="TXFTHRES" caption="Transmit FIFO Threshold" mask="0x3F0000"/>
          <bitfield name="RXFTHRES" caption="Receive FIFO Threshold" mask="0x3F000000"/>
        </register>
        <register name="FLEX_SPI_FLR" offset="0x444" rw="R" size="4" initval="0x0" caption="SPI FIFO Level Register">
          <bitfield name="TXFL" caption="Transmit FIFO Level" mask="0x3F" values="FLEX_SPI_FLR__TXFL"/>
          <bitfield name="RXFL" caption="Receive FIFO Level" mask="0x3F0000" values="FLEX_SPI_FLR__RXFL"/>
        </register>
        <register name="FLEX_SPI_CMPR" offset="0x448" rw="RW" size="4" initval="0x0" caption="SPI Comparison Register">
          <bitfield name="VAL1" caption="First Comparison Value for Received Character" mask="0xFFFF"/>
          <bitfield name="VAL2" caption="Second Comparison Value for Received Character" mask="0xFFFF0000"/>
        </register>
        <register name="FLEX_SPI_CRCR" offset="0x44C" rw="RW" size="4" initval="0x00000000" caption="SPI CRC Register">
          <bitfield name="FRL" caption="Frame Length" mask="0xFF"/>
          <bitfield name="CRCS" caption="CRC Size" mask="0x10000" values="FLEX_SPI_CRCR__CRCS"/>
          <bitfield name="FRHL" caption="Frame Header Length" mask="0xF00000"/>
          <bitfield name="CRM" caption="Continuous Read Mode" mask="0x1000000" values="FLEX_SPI_CRCR__CRM"/>
          <bitfield name="FHE" caption="Frame Header Excluded" mask="0x2000000" values="FLEX_SPI_CRCR__FHE"/>
          <bitfield name="DCRX" caption="Disable CRC Receiving" mask="0x4000000" values="FLEX_SPI_CRCR__DCRX"/>
          <bitfield name="DHRX" caption="Disable Header Receiving" mask="0x8000000" values="FLEX_SPI_CRCR__DHRX"/>
        </register>
        <register name="FLEX_SPI_TPMR" offset="0x450" rw="RW" size="4" initval="0x00000000" caption="SPI Two-Pin Mode Register">
          <bitfield name="CSM" caption="Chip Select Mode" mask="0x1" values="FLEX_SPI_TPMR__CSM"/>
          <bitfield name="ALWAYS0" caption="Always Written to 0" mask="0x2"/>
          <bitfield name="OSR" caption="OverSampling Rate" mask="0xC"/>
        </register>
        <register name="FLEX_SPI_TPHR" offset="0x454" rw="R" size="4" initval="0x00000000" caption="SPI Two-Pin Header Register">
          <bitfield name="CNT" caption="Frame Counter" mask="0x3"/>
          <bitfield name="BOOST" caption="Current Boost" mask="0x4"/>
          <bitfield name="GAIN" caption="Gain" mask="0x18"/>
          <bitfield name="OSR" caption="OverSampling Rate" mask="0x60"/>
        </register>
        <register name="FLEX_SPI_WPMR" offset="0x4E4" rw="RW" size="4" initval="0x0" caption="SPI Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="FLEX_SPI_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="FLEX_SPI_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="FLEX_SPI_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="FLEX_SPI_WPMR__WPKEY"/>
        </register>
        <register name="FLEX_SPI_WPSR" offset="0x4E8" rw="R" size="4" initval="0x0" caption="SPI Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="FLEX_SPI_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
        </register>
        <register name="FLEX_TWI_CR" offset="0x600" rw="W" size="4" caption="TWI Control Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield name="START" caption="Send a START Condition" mask="0x1" values="FLEX_TWI_CR__START"/>
          <bitfield name="STOP" caption="Send a STOP Condition" mask="0x2" values="FLEX_TWI_CR__STOP"/>
          <bitfield name="MSEN" caption="TWI Host Mode Enabled" mask="0x4" values="FLEX_TWI_CR__MSEN"/>
          <bitfield name="MSDIS" caption="TWI Host Mode Disabled" mask="0x8" values="FLEX_TWI_CR__MSDIS"/>
          <bitfield name="SVEN" caption="TWI Client Mode Enabled" mask="0x10" values="FLEX_TWI_CR__SVEN"/>
          <bitfield name="SVDIS" caption="TWI Client Mode Disabled" mask="0x20" values="FLEX_TWI_CR__SVDIS"/>
          <bitfield name="QUICK" caption="SMBus Quick Command" mask="0x40" values="FLEX_TWI_CR__QUICK"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x80" values="FLEX_TWI_CR__SWRST"/>
          <bitfield name="HSEN" caption="TWI High-Speed Mode Enabled" mask="0x100" values="FLEX_TWI_CR__HSEN"/>
          <bitfield name="HSDIS" caption="TWI High-Speed Mode Disabled" mask="0x200" values="FLEX_TWI_CR__HSDIS"/>
          <bitfield name="SMBEN" caption="SMBus Mode Enabled" mask="0x400" values="FLEX_TWI_CR__SMBEN"/>
          <bitfield name="SMBDIS" caption="SMBus Mode Disabled" mask="0x800" values="FLEX_TWI_CR__SMBDIS"/>
          <bitfield name="PECEN" caption="Packet Error Checking Enable" mask="0x1000" values="FLEX_TWI_CR__PECEN"/>
          <bitfield name="PECDIS" caption="Packet Error Checking Disable" mask="0x2000" values="FLEX_TWI_CR__PECDIS"/>
          <bitfield name="PECRQ" caption="PEC Request" mask="0x4000" values="FLEX_TWI_CR__PECRQ"/>
          <bitfield name="CLEAR" caption="Bus CLEAR Command" mask="0x8000" values="FLEX_TWI_CR__CLEAR"/>
          <bitfield name="ACMEN" caption="Alternative Command Mode Enable" mask="0x10000" values="FLEX_TWI_CR__ACMEN"/>
          <bitfield name="ACMDIS" caption="Alternative Command Mode Disable" mask="0x20000" values="FLEX_TWI_CR__ACMDIS"/>
          <bitfield modes="DEFAULT" name="SCLRBD" caption="SCL Rise Boost Disable" mask="0x40000" values="FLEX_TWI_CR__SCLRBD"/>
          <bitfield modes="DEFAULT" name="SCLRBE" caption="SCL Rise Boost Enable" mask="0x80000" values="FLEX_TWI_CR__SCLRBE"/>
          <bitfield modes="DEFAULT" name="THRCLR" caption="Transmit Holding Register Clear" mask="0x1000000" values="FLEX_TWI_CR__THRCLR"/>
          <bitfield modes="FIFO_ENABLED" name="TXFCLR" caption="Transmit FIFO Clear" mask="0x1000000" values="FLEX_TWI_CR__TXFCLR"/>
          <bitfield modes="FIFO_ENABLED" name="RXFCLR" caption="Receive FIFO Clear" mask="0x2000000" values="FLEX_TWI_CR__RXFCLR"/>
          <bitfield modes="DEFAULT" name="LOCKCLR" caption="Lock Clear" mask="0x4000000" values="FLEX_TWI_CR__LOCKCLR"/>
          <bitfield modes="FIFO_ENABLED" name="TXFLCLR" caption="Transmit FIFO Lock CLEAR" mask="0x4000000" values="FLEX_TWI_CR__TXFLCLR"/>
          <bitfield modes="DEFAULT" name="FIFOEN" caption="FIFO Enable" mask="0x10000000" values="FLEX_TWI_CR__FIFOEN"/>
          <bitfield modes="FIFO_ENABLED" name="FIFOEN" caption="FIFO Enable" mask="0x10000000" values="FLEX_TWI_CR_FIFO_ENABLED__FIFOEN"/>
          <bitfield modes="DEFAULT" name="FIFODIS" caption="FIFO Disable" mask="0x20000000" values="FLEX_TWI_CR__FIFODIS"/>
          <bitfield modes="FIFO_ENABLED" name="FIFODIS" caption="FIFO Disable" mask="0x20000000" values="FLEX_TWI_CR_FIFO_ENABLED__FIFODIS"/>
        </register>
        <register name="FLEX_TWI_MMR" offset="0x604" rw="RW" size="4" initval="0x00000000" caption="TWI Host Mode Register">
          <bitfield name="IADRSZ" caption="Internal Device Address Size" mask="0x300" values="FLEX_TWI_MMR__IADRSZ"/>
          <bitfield name="MREAD" caption="Host Read Direction" mask="0x1000" values="FLEX_TWI_MMR__MREAD"/>
          <bitfield name="SCLRBL" caption="SCL Rise Boost Level" mask="0x6000"/>
          <bitfield name="DADR" caption="Device Address" mask="0x7F0000"/>
          <bitfield name="NOAP" caption="No Auto-Stop On NACK Error" mask="0x1000000" values="FLEX_TWI_MMR__NOAP"/>
        </register>
        <register name="FLEX_TWI_SMR" offset="0x608" rw="RW" size="4" initval="0x00000000" caption="TWI Client Mode Register">
          <bitfield name="NACKEN" caption="Client Receiver Data Phase NACK Enable" mask="0x1" values="FLEX_TWI_SMR__NACKEN"/>
          <bitfield name="SMDA" caption="SMBus Default Address" mask="0x4" values="FLEX_TWI_SMR__SMDA"/>
          <bitfield name="SMHH" caption="SMBus Host Header" mask="0x8" values="FLEX_TWI_SMR__SMHH"/>
          <bitfield name="SADAT" caption="Client Address Treated as Data" mask="0x10" values="FLEX_TWI_SMR__SADAT"/>
          <bitfield name="BSEL" caption="TWI Bus Selection" mask="0x20" values="FLEX_TWI_SMR__BSEL"/>
          <bitfield name="SCLWSDIS" caption="Clock Wait State Disable" mask="0x40" values="FLEX_TWI_SMR__SCLWSDIS"/>
          <bitfield name="SNIFF" caption="Client Sniffer Mode" mask="0x80" values="FLEX_TWI_SMR__SNIFF"/>
          <bitfield name="MASK" caption="Client Address Mask" mask="0x7F00"/>
          <bitfield name="SADR" caption="Client Address" mask="0x7F0000"/>
        </register>
        <register name="FLEX_TWI_IADR" offset="0x60C" rw="RW" size="4" initval="0x00000000" caption="TWI Internal Address Register">
          <bitfield name="IADR" caption="Internal Address" mask="0xFFFFFF"/>
        </register>
        <register name="FLEX_TWI_CWGR" offset="0x610" rw="RW" size="4" initval="0x00000000" caption="TWI Clock Waveform Generator Register">
          <bitfield name="CLDIV" caption="Clock Low Divider" mask="0xFF"/>
          <bitfield name="CHDIV" caption="Clock High Divider" mask="0xFF00"/>
          <bitfield name="CKDIV" caption="Clock Divider" mask="0x70000"/>
          <bitfield name="BRSRCCLK" caption="Bit Rate Source Clock" mask="0x100000" values="FLEX_TWI_CWGR__BRSRCCLK"/>
          <bitfield name="HOLD" caption="TWD Hold Time Versus TWCK Falling" mask="0x7F000000"/>
        </register>
        <register name="FLEX_TWI_SR" offset="0x620" rw="R" size="4" initval="0x0300F009" caption="TWI Status Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield modes="FIFO_ENABLED" name="TXCOMP" caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x1" values="FLEX_TWI_SR_FIFO_ENABLED__TXCOMP"/>
          <bitfield modes="DEFAULT" name="TXCOMP" caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x1" values="FLEX_TWI_SR__TXCOMP"/>
          <bitfield modes="DEFAULT" name="RXRDY" caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x2" values="FLEX_TWI_SR__RXRDY"/>
          <bitfield modes="FIFO_ENABLED" name="RXRDY" caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x2" values="FLEX_TWI_SR_FIFO_ENABLED__RXRDY"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x4" values="FLEX_TWI_SR__TXRDY"/>
          <bitfield modes="FIFO_ENABLED" name="TXRDY" caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x4" values="FLEX_TWI_SR_FIFO_ENABLED__TXRDY"/>
          <bitfield name="SVREAD" caption="Client Read" mask="0x8" values="FLEX_TWI_SR__SVREAD"/>
          <bitfield name="SVACC" caption="Client Access" mask="0x10" values="FLEX_TWI_SR__SVACC"/>
          <bitfield name="GACC" caption="General Call Access (cleared on read)" mask="0x20" values="FLEX_TWI_SR__GACC"/>
          <bitfield name="OVRE" caption="Overrun Error (cleared on read)" mask="0x40" values="FLEX_TWI_SR__OVRE"/>
          <bitfield name="UNRE" caption="Underrun Error (cleared on read)" mask="0x80" values="FLEX_TWI_SR__UNRE"/>
          <bitfield modes="FIFO_ENABLED" name="NACK" caption="Not Acknowledged (cleared on read)" mask="0x100" values="FLEX_TWI_SR_FIFO_ENABLED__NACK"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Not Acknowledged (cleared on read)" mask="0x100" values="FLEX_TWI_SR__NACK"/>
          <bitfield name="ARBLST" caption="Arbitration Lost (cleared on read)" mask="0x200" values="FLEX_TWI_SR__ARBLST"/>
          <bitfield name="SCLWS" caption="Clock Wait State" mask="0x400" values="FLEX_TWI_SR__SCLWS"/>
          <bitfield name="EOSACC" caption="End Of Client Access (cleared on read)" mask="0x800" values="FLEX_TWI_SR__EOSACC"/>
          <bitfield name="MCACK" caption="Host Code Acknowledge (cleared on read)" mask="0x10000" values="FLEX_TWI_SR__MCACK"/>
          <bitfield name="SMBAF" caption="SMBus Alert Flag" mask="0x20000" values="FLEX_TWI_SR__SMBAF"/>
          <bitfield name="TOUT" caption="Timeout Error (cleared on read)" mask="0x40000" values="FLEX_TWI_SR__TOUT"/>
          <bitfield name="PECERR" caption="PEC Error (cleared on read)" mask="0x80000" values="FLEX_TWI_SR__PECERR"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match (cleared on read)" mask="0x100000" values="FLEX_TWI_SR__SMBDAM"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match (cleared on read)" mask="0x200000" values="FLEX_TWI_SR__SMBHHM"/>
          <bitfield modes="DEFAULT" name="LOCK" caption="TWI Lock Due to Frame Errors" mask="0x800000" values="FLEX_TWI_SR__LOCK"/>
          <bitfield modes="FIFO_ENABLED" name="TXFLOCK" caption="Transmit FIFO Lock" mask="0x800000" values="FLEX_TWI_SR__TXFLOCK"/>
          <bitfield name="SCL" caption="SCL Line Value" mask="0x1000000" values="FLEX_TWI_SR__SCL"/>
          <bitfield name="SDA" caption="SDA Line Value" mask="0x2000000" values="FLEX_TWI_SR__SDA"/>
          <bitfield name="SR" caption="Start Repeated" mask="0x4000000" values="FLEX_TWI_SR__SR"/>
        </register>
        <register name="FLEX_TWI_IER" offset="0x624" rw="W" size="4" atomic-op="set:FLEX_TWI_IMR" caption="TWI Interrupt Enable Register">
          <bitfield name="TXCOMP" caption="Transmission Completed Interrupt Enable" mask="0x1"/>
          <bitfield name="RXRDY" caption="Receive Holding Register Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="TXRDY" caption="Transmit Holding Register Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="SVACC" caption="Client Access Interrupt Enable" mask="0x10"/>
          <bitfield name="GACC" caption="General Call Access Interrupt Enable" mask="0x20"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x40"/>
          <bitfield name="UNRE" caption="Underrun Error Interrupt Enable" mask="0x80"/>
          <bitfield name="NACK" caption="Not Acknowledge Interrupt Enable" mask="0x100"/>
          <bitfield name="ARBLST" caption="Arbitration Lost Interrupt Enable" mask="0x200"/>
          <bitfield name="SCL_WS" caption="Clock Wait State Interrupt Enable" mask="0x400"/>
          <bitfield name="EOSACC" caption="End Of Client Access Interrupt Enable" mask="0x800"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Enable" mask="0x1000"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Enable" mask="0x2000"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Enable" mask="0x4000"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Enable" mask="0x8000"/>
          <bitfield name="MCACK" caption="Host Code Acknowledge Interrupt Enable" mask="0x10000"/>
          <bitfield name="TOUT" caption="Timeout Error Interrupt Enable" mask="0x40000"/>
          <bitfield name="PECERR" caption="PEC Error Interrupt Enable" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match Interrupt Enable" mask="0x100000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match Interrupt Enable" mask="0x200000"/>
        </register>
        <register name="FLEX_TWI_IDR" offset="0x628" rw="W" size="4" atomic-op="clear:FLEX_TWI_IMR" caption="TWI Interrupt Disable Register">
          <bitfield name="TXCOMP" caption="Transmission Completed Interrupt Disable" mask="0x1"/>
          <bitfield name="RXRDY" caption="Receive Holding Register Ready Interrupt Disable" mask="0x2"/>
          <bitfield name="TXRDY" caption="Transmit Holding Register Ready Interrupt Disable" mask="0x4"/>
          <bitfield name="SVACC" caption="Client Access Interrupt Disable" mask="0x10"/>
          <bitfield name="GACC" caption="General Call Access Interrupt Disable" mask="0x20"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x40"/>
          <bitfield name="UNRE" caption="Underrun Error Interrupt Disable" mask="0x80"/>
          <bitfield name="NACK" caption="Not Acknowledge Interrupt Disable" mask="0x100"/>
          <bitfield name="ARBLST" caption="Arbitration Lost Interrupt Disable" mask="0x200"/>
          <bitfield name="SCL_WS" caption="Clock Wait State Interrupt Disable" mask="0x400"/>
          <bitfield name="EOSACC" caption="End Of Client Access Interrupt Disable" mask="0x800"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Disable" mask="0x1000"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Disable" mask="0x2000"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Disable" mask="0x4000"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Disable" mask="0x8000"/>
          <bitfield name="MCACK" caption="Host Code Acknowledge Interrupt Disable" mask="0x10000"/>
          <bitfield name="TOUT" caption="Timeout Error Interrupt Disable" mask="0x40000"/>
          <bitfield name="PECERR" caption="PEC Error Interrupt Disable" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match Interrupt Disable" mask="0x100000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match Interrupt Disable" mask="0x200000"/>
        </register>
        <register name="FLEX_TWI_IMR" offset="0x62C" rw="R" size="4" initval="0x00000000" caption="TWI Interrupt Mask Register">
          <bitfield name="TXCOMP" caption="Transmission Completed Interrupt Mask" mask="0x1"/>
          <bitfield name="RXRDY" caption="Receive Holding Register Ready Interrupt Mask" mask="0x2"/>
          <bitfield name="TXRDY" caption="Transmit Holding Register Ready Interrupt Mask" mask="0x4"/>
          <bitfield name="SVACC" caption="Client Access Interrupt Mask" mask="0x10"/>
          <bitfield name="GACC" caption="General Call Access Interrupt Mask" mask="0x20"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x40"/>
          <bitfield name="UNRE" caption="Underrun Error Interrupt Mask" mask="0x80"/>
          <bitfield name="NACK" caption="Not Acknowledge Interrupt Mask" mask="0x100"/>
          <bitfield name="ARBLST" caption="Arbitration Lost Interrupt Mask" mask="0x200"/>
          <bitfield name="SCL_WS" caption="Clock Wait State Interrupt Mask" mask="0x400"/>
          <bitfield name="EOSACC" caption="End Of Client Access Interrupt Mask" mask="0x800"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Mask" mask="0x1000"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Mask" mask="0x2000"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Mask" mask="0x4000"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Mask" mask="0x8000"/>
          <bitfield name="MCACK" caption="Host Code Acknowledge Interrupt Mask" mask="0x10000"/>
          <bitfield name="TOUT" caption="Timeout Error Interrupt Mask" mask="0x40000"/>
          <bitfield name="PECERR" caption="PEC Error Interrupt Mask" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match Interrupt Mask" mask="0x100000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match Interrupt Mask" mask="0x200000"/>
        </register>
        <register name="FLEX_TWI_RHR" offset="0x630" rw="R" size="4" initval="0x00000000" caption="TWI Receive Holding Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield modes="DEFAULT" name="RXDATA" caption="Host or Client Receive Holding Data" mask="0xFF"/>
          <bitfield modes="FIFO_ENABLED" name="RXDATA0" caption="Host or Client Receive Holding Data 0" mask="0xFF"/>
          <bitfield modes="DEFAULT" name="SSTATE" caption="Start State (Client Sniffer Mode only)" mask="0x300" values="FLEX_TWI_RHR__SSTATE"/>
          <bitfield modes="DEFAULT" name="PSTATE" caption="Stop State (Client Sniffer Mode only)" mask="0x400" values="FLEX_TWI_RHR__PSTATE"/>
          <bitfield modes="DEFAULT" name="ASTATE" caption="Acknowledge State (Client Sniffer Mode only)" mask="0x1800" values="FLEX_TWI_RHR__ASTATE"/>
          <bitfield modes="FIFO_ENABLED" name="RXDATA1" caption="Host or Client Receive Holding Data 1" mask="0xFF00"/>
          <bitfield modes="FIFO_ENABLED" name="RXDATA2" caption="Host or Client Receive Holding Data 2" mask="0xFF0000"/>
          <bitfield modes="FIFO_ENABLED" name="RXDATA3" caption="Host or Client Receive Holding Data 3" mask="0xFF000000"/>
        </register>
        <register name="FLEX_TWI_THR" offset="0x634" rw="W" size="4" caption="TWI Transmit Holding Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield modes="DEFAULT" name="TXDATA" caption="Host or Client Transmit Holding Data" mask="0xFF"/>
          <bitfield modes="FIFO_ENABLED" name="TXDATA0" caption="Host or Client Transmit Holding Data 0" mask="0xFF"/>
          <bitfield modes="FIFO_ENABLED" name="TXDATA1" caption="Host or Client Transmit Holding Data 1" mask="0xFF00"/>
          <bitfield modes="FIFO_ENABLED" name="TXDATA2" caption="Host or Client Transmit Holding Data 2" mask="0xFF0000"/>
          <bitfield modes="FIFO_ENABLED" name="TXDATA3" caption="Host or Client Transmit Holding Data 3" mask="0xFF000000"/>
        </register>
        <register name="FLEX_TWI_SMBTR" offset="0x638" rw="RW" size="4" initval="0x00000000" caption="TWI SMBus Timing Register">
          <bitfield name="PRESC" caption="SMBus Clock Prescaler" mask="0xF"/>
          <bitfield name="TLOWS" caption="Client Clock Stretch Maximum Cycles" mask="0xFF00" values="FLEX_TWI_SMBTR__TLOWS"/>
          <bitfield name="TLOWM" caption="Host Clock Stretch Maximum Cycles" mask="0xFF0000" values="FLEX_TWI_SMBTR__TLOWM"/>
          <bitfield name="THMAX" caption="Clock High Maximum Cycles" mask="0xFF000000"/>
        </register>
        <register name="FLEX_TWI_HSR" offset="0x63C" rw="RW" size="4" initval="0x00000000" caption="TWI High Speed Register">
          <bitfield name="MCODE" caption="TWI High Speed Host Code" mask="0xFF"/>
        </register>
        <register name="FLEX_TWI_ACR" offset="0x640" rw="RW" size="4" initval="0x0" caption="TWI Alternative Command Register">
          <bitfield name="DATAL" caption="Data Length" mask="0xFF" values="FLEX_TWI_ACR__DATAL"/>
          <bitfield name="DIR" caption="Transfer Direction" mask="0x100" values="FLEX_TWI_ACR__DIR"/>
          <bitfield name="PEC" caption="PEC Request (SMBus Mode only)" mask="0x200" values="FLEX_TWI_ACR__PEC"/>
          <bitfield name="NDATAL" caption="Next Data Length" mask="0xFF0000" values="FLEX_TWI_ACR__NDATAL"/>
          <bitfield name="NDIR" caption="Next Transfer Direction" mask="0x1000000" values="FLEX_TWI_ACR__NDIR"/>
          <bitfield name="NPEC" caption="Next PEC Request (SMBus Mode only)" mask="0x2000000" values="FLEX_TWI_ACR__NPEC"/>
        </register>
        <register name="FLEX_TWI_FILTR" offset="0x644" rw="RW" size="4" initval="0x00000000" caption="TWI Filter Register">
          <bitfield name="FILT" caption="RX Digital Filter" mask="0x1" values="FLEX_TWI_FILTR__FILT"/>
          <bitfield name="PADFEN" caption="PAD Filter Enable" mask="0x2" values="FLEX_TWI_FILTR__PADFEN"/>
          <bitfield name="THRES" caption="Digital Filter Threshold" mask="0x700" values="FLEX_TWI_FILTR__THRES"/>
        </register>
        <register name="FLEX_TWI_HSCWGR" offset="0x648" rw="RW" size="4" initval="0x00000000" caption="TWI High Speed Clock Waveform Generator Register">
          <bitfield name="HSCLDIV" caption="High Speed Clock Low Divider" mask="0xFF"/>
          <bitfield name="HSCHDIV" caption="High Speed Clock High Divider" mask="0xFF00"/>
          <bitfield name="HSCKDIV" caption="High Speed Clock Divider" mask="0x70000"/>
        </register>
        <register name="FLEX_TWI_FMR" offset="0x650" rw="RW" size="4" initval="0x0" caption="TWI FIFO Mode Register">
          <bitfield name="TXRDYM" caption="Transmitter Ready Mode" mask="0x3" values="FLEX_TWI_FMR__TXRDYM"/>
          <bitfield name="RXRDYM" caption="Receiver Ready Mode" mask="0x30" values="FLEX_TWI_FMR__RXRDYM"/>
          <bitfield name="TXFTHRES" caption="Transmit FIFO Threshold" mask="0x3F0000"/>
          <bitfield name="RXFTHRES" caption="Receive FIFO Threshold" mask="0x3F000000"/>
        </register>
        <register name="FLEX_TWI_FLR" offset="0x654" rw="R" size="4" initval="0x0" caption="TWI FIFO Level Register">
          <bitfield name="TXFL" caption="Transmit FIFO Level" mask="0x3F" values="FLEX_TWI_FLR__TXFL"/>
          <bitfield name="RXFL" caption="Receive FIFO Level" mask="0x3F0000" values="FLEX_TWI_FLR__RXFL"/>
        </register>
        <register name="FLEX_TWI_FSR" offset="0x660" rw="R" size="4" initval="0x0" caption="TWI FIFO Status Register">
          <bitfield name="TXFEF" caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x1" values="FLEX_TWI_FSR__TXFEF"/>
          <bitfield name="TXFFF" caption="Transmit FIFO Full Flag (cleared on read)" mask="0x2" values="FLEX_TWI_FSR__TXFFF"/>
          <bitfield name="TXFTHF" caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x4" values="FLEX_TWI_FSR__TXFTHF"/>
          <bitfield name="RXFEF" caption="Receive FIFO Empty Flag" mask="0x8" values="FLEX_TWI_FSR__RXFEF"/>
          <bitfield name="RXFFF" caption="Receive FIFO Full Flag" mask="0x10" values="FLEX_TWI_FSR__RXFFF"/>
          <bitfield name="RXFTHF" caption="Receive FIFO Threshold Flag" mask="0x20" values="FLEX_TWI_FSR__RXFTHF"/>
          <bitfield name="TXFPTEF" caption="Transmit FIFO Pointer Error Flag" mask="0x40" values="FLEX_TWI_FSR__TXFPTEF"/>
          <bitfield name="RXFPTEF" caption="Receive FIFO Pointer Error Flag" mask="0x80" values="FLEX_TWI_FSR__RXFPTEF"/>
        </register>
        <register name="FLEX_TWI_FIER" offset="0x664" rw="W" size="4" atomic-op="set:FLEX_TWI_FIMR" caption="TWI FIFO Interrupt Enable Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Enable" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Enable" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Enable" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Enable" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Enable" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Enable" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Enable" mask="0x80"/>
        </register>
        <register name="FLEX_TWI_FIDR" offset="0x668" rw="W" size="4" atomic-op="clear:FLEX_TWI_FIMR" caption="TWI FIFO Interrupt Disable Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Disable" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Disable" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Disable" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Disable" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Disable" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Disable" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Disable" mask="0x80"/>
        </register>
        <register name="FLEX_TWI_FIMR" offset="0x66C" rw="R" size="4" initval="0x0" caption="TWI FIFO Interrupt Mask Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Mask" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Mask" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Mask" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Mask" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Mask" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Mask" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Mask" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Mask" mask="0x80"/>
        </register>
        <register name="FLEX_TWI_WPMR" offset="0x6E4" rw="RW" size="4" initval="0x00000000" caption="TWI Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="FLEX_TWI_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="FLEX_TWI_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="FLEX_TWI_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="FLEX_TWI_WPMR__WPKEY"/>
        </register>
        <register name="FLEX_TWI_WPSR" offset="0x6E8" rw="R" size="4" initval="0x00000000" caption="TWI Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protect Violation Status (cleared on read)" mask="0x1" values="FLEX_TWI_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFFFF00"/>
        </register>
      </register-group>
      <value-group name="FLEX_MR__OPMODE">
        <value name="NO_COM" caption="No communication" value="0"/>
        <value name="USART" caption="All UART related protocols are selected (RS232, RS485, IrDA, ISO7816, LIN, LON) SPI/TWI related registers are not accessible and have no impact on IOs." value="1"/>
        <value name="SPI" caption="SPI operating mode is selected. USART/TWI related registers are not accessible and have no impact on IOs." value="2"/>
        <value name="TWI" caption="All TWI related protocols are selected (TWI, SMBus). USART/SPI related registers are not accessible and have no impact on IOs." value="3"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTRX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the receiver." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTTX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the transmitter." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the receiver, if RXDIS is 0." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the receiver." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__TXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the transmitter if TXDIS is 0." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__TXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the transmitter." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTSTA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the status bits PARE, FRAME, OVRE, MANE, LINBE, LINISFE, LINIPE, LINCE, LINSNRE, LINSTE, LINHTE, LINID, LINTC, LINBK, CMP and RXBRK in FLEX_US_CSR. Also resets the status bits TXFEF, TXFFF, TXFTHF, RXFEF, RXFFF, RXFTHF, TXFPTEF, RXFPTEF in FLEX_US_FESR." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__STTBRK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts transmission of a break after the characters present in FLEX_US_THR and the Transmit Shift Register have been transmitted. No effect if a break is already being transmitted." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__STPBRK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Stops transmission of the break after a minimum of one character length and transmits a high level during 12-bit periods. No effect if no break is being transmitted." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__STTTO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts waiting for a character before clocking the timeout counter. Immediately disables a timeout period in progress. Resets the FLEX_US_CSR.TIMEOUT status bit." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__SENDA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="In Multidrop mode only, the next character written to FLEX_US_THR is sent with the address bit set." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTIT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets FLEX_US_CSR.ITER. No effect if the ISO7816 is not enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTNACK">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets FLEX_US_CSR.NACK." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RETTO">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Immediately restarts timeout period." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RTSEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Drives the RTS pin to 1 if FLEX_US_MR.USART_MODE field = 2, else drives the RTS pin to 0 if FLEX_US_MR.USART_MODE field = 0." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RTSDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Drives the RTS pin to 0 if FLEX_US_MR.USART_MODE field = 2, else drives the RTS pin to 1 if FLEX_US_MR.USART_MODE field = 0." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__LINABT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Aborts the current LIN transmission." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__LINWKUP">
        <value name="0" caption="No effect:" value="0"/>
        <value name="1" caption="Sends a wake-up signal on the LIN bus." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__TXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Transmit FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Receive FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__TXFLCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Transmit FIFO Lock" value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__REQCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts the comparison trigger to enable FLEX_US_RHR loading." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__FIFOEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Transmit and Receive FIFOs." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__FIFODIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Transmit and Receive FIFOs." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__USART_MODE">
        <value name="NORMAL" caption="Normal mode" value="0x0"/>
        <value name="RS485" caption="RS485" value="0x1"/>
        <value name="HW_HANDSHAKING" caption="Hardware handshaking" value="0x2"/>
        <value name="IS07816_T_0" caption="IS07816 Protocol: T = 0" value="0x4"/>
        <value name="IS07816_T_1" caption="IS07816 Protocol: T = 1" value="0x6"/>
        <value name="IRDA" caption="IrDA" value="0x8"/>
        <value name="LON" caption="LON" value="0x9"/>
        <value name="LIN_MASTER" caption="LIN Host mode" value="0xA"/>
        <value name="LIN_SLAVE" caption="LIN Client mode" value="0xB"/>
        <value name="DATA16BIT_MASTER" caption="16-bit data host" value="0xC"/>
        <value name="DATA16BIT_SLAVE" caption="16-bit data client" value="0xD"/>
      </value-group>
      <value-group name="FLEX_US_MR__USCLKS">
        <value name="MCK" caption="Peripheral clock is selected" value="0"/>
        <value name="DIV" caption="Peripheral clock divided (DIV = 8) is selected" value="1"/>
        <value name="GCLK" caption="PMC generic clock is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." value="2"/>
        <value name="SCK" caption="External pin SCK is selected" value="3"/>
      </value-group>
      <value-group name="FLEX_US_MR__CHRL">
        <value name="5_BIT" caption="Character length is 5 bits" value="0"/>
        <value name="6_BIT" caption="Character length is 6 bits" value="1"/>
        <value name="7_BIT" caption="Character length is 7 bits" value="2"/>
        <value name="8_BIT" caption="Character length is 8 bits" value="3"/>
      </value-group>
      <value-group name="FLEX_US_MR__SYNC">
        <value name="0" caption="USART operates in Asynchronous mode (UART)." value="0"/>
        <value name="1" caption="USART operates in Synchronous mode." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__PAR">
        <value name="EVEN" caption="Even parity" value="0"/>
        <value name="ODD" caption="Odd parity" value="1"/>
        <value name="SPACE" caption="Parity forced to 0 (Space)" value="2"/>
        <value name="MARK" caption="Parity forced to 1 (Mark)" value="3"/>
        <value name="NO" caption="No parity" value="4"/>
        <value name="MULTIDROP" caption="Multidrop mode" value="6"/>
      </value-group>
      <value-group name="FLEX_US_MR__NBSTOP">
        <value name="1_BIT" caption="1 stop bit" value="0"/>
        <value name="1_5_BIT" caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" value="1"/>
        <value name="2_BIT" caption="2 stop bits" value="2"/>
      </value-group>
      <value-group name="FLEX_US_MR__CHMODE">
        <value name="NORMAL" caption="Normal mode" value="0"/>
        <value name="AUTOMATIC" caption="Automatic Echo. Receiver input is connected to the TXD pin." value="1"/>
        <value name="LOCAL_LOOPBACK" caption="Local Loopback. Transmitter output is connected to the Receiver Input." value="2"/>
        <value name="REMOTE_LOOPBACK" caption="Remote Loopback. RXD pin is internally connected to the TXD pin." value="3"/>
      </value-group>
      <value-group name="FLEX_US_MR__MSBF">
        <value name="0" caption="Least significant bit is sent/received first." value="0"/>
        <value name="1" caption="Most significant bit is sent/received first." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__MODE9">
        <value name="0" caption="CHRL defines character length." value="0"/>
        <value name="1" caption="9-bit character length." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__CLKO">
        <value name="0" caption="The USART does not drive the SCK pin (Synchronous Client mode or Asynchronous mode with external baud rate clock source)." value="0"/>
        <value name="1" caption="The USART drives the SCK pin if USCLKS does not select the external clock SCK (USART Synchronous Host mode)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__OVER">
        <value name="0" caption="16x Oversampling." value="0"/>
        <value name="1" caption="8x Oversampling." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__INACK">
        <value name="0" caption="The NACK is generated." value="0"/>
        <value name="1" caption="The NACK is not generated." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__DSNACK">
        <value name="0" caption="NACK is sent on the ISO line as soon as a parity error occurs in the received character (unless INACK is set)." value="0"/>
        <value name="1" caption="Successive parity errors are counted up to the value specified in the MAX_ITERATION field. These parity errors generate a NACK on the ISO line. As soon as this value is reached, no additional NACK is sent on the ISO line. The flag ITER is asserted." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__VAR_SYNC">
        <value name="0" caption="User defined configuration of command or data sync field depending on MODSYNC value." value="0"/>
        <value name="1" caption="The sync field is updated when a character is written into FLEX_US_THR." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__INVDATA">
        <value name="0" caption="The data field transmitted on TXD line is the same as the one written in FLEX_US_THR or the content read in FLEX_US_RHR is the same as RXD line. Normal mode of operation." value="0"/>
        <value name="1" caption="The data field transmitted on TXD line is inverted (voltage polarity only) compared to the value written in FLEX_US_THR or the content read in FLEX_US_RHR is inverted compared to what is received on RXD line (or ISO7816 IO line). Inverted mode of operation, useful for contactless card application. To be used with configuration bit MSBF." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__FILTER">
        <value name="0" caption="The USART does not filter the receive line." value="0"/>
        <value name="1" caption="The USART filters the receive line using a three-sample filter (1/16-bit clock) (2 over 3 majority)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__MAN">
        <value name="0" caption="Manchester encoder/decoder are disabled." value="0"/>
        <value name="1" caption="Manchester encoder/decoder are enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__MODSYNC">
        <value name="0" caption="The Manchester start bit is a 0 to 1 transition" value="0"/>
        <value name="1" caption="The Manchester start bit is a 1 to 0 transition." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__ONEBIT">
        <value name="0" caption="Start frame delimiter is COMMAND or DATA SYNC." value="0"/>
        <value name="1" caption="Start frame delimiter is one bit." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR_LIN__RXRDY">
        <value name="0" caption="No complete character has been received since the last read of FLEX_US_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled." value="0"/>
        <value name="1" caption="At least one complete character has been received and FLEX_US_RHR has not yet been read." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__RXRDY">
        <value name="0" caption="No complete character has been received since the last read of FLEX_US_RHR or the receiver is disabled. If characters were received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled." value="0"/>
        <value name="0" caption="Receive FIFO is empty; no data to read" value="0"/>
        <value name="1" caption="At least one complete character has been received and FLEX_US_RHR has not yet been read." value="1"/>
        <value name="1" caption="At least one unread data is in the Receive FIFO" value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__TXRDY">
        <value name="0" caption="A character in FLEX_US_THR is waiting to be transferred to the Transmit Shift Register, or an STTBRK command has been requested, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1." value="0"/>
        <value name="0" caption="Transmit FIFO is full and cannot accept more data" value="0"/>
        <value name="1" caption="There is no character in FLEX_US_THR." value="1"/>
        <value name="1" caption="Transmit FIFO is not full; one or more data can be written according to TXRDYM field configuration" value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR_LIN__TXRDY">
        <value name="0" caption="A character in FLEX_US_THR is waiting to be transferred to the Transmit Shift Register, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1." value="0"/>
        <value name="1" caption="There is no character in FLEX_US_THR." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__RXBRK">
        <value name="0" caption="No break received or end of break detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="Break received or end of break detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__OVRE">
        <value name="0" caption="No overrun error has occurred since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one overrun error has occurred since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__FRAME">
        <value name="0" caption="No stop bit has been detected low since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one stop bit has been detected low since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LSFE">
        <value name="0" caption="No short frame received since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one short frame received since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LCRCE">
        <value name="0" caption="No CRC error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one CRC error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__PARE">
        <value name="0" caption="No parity error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one parity error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__TIMEOUT">
        <value name="0" caption="There has not been a timeout since the last Start Timeout command (FLEX_US_CR.STTTO) or the Timeout Register is 0." value="0"/>
        <value name="1" caption="There has been a timeout since the last Start Timeout command (FLEX_US_CR.STTTO)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR_LIN__TIMEOUT">
        <value name="0" caption="There has not been a timeout since the last start timeout command (FLEX_US_CR.STTTO) or the Timeout Register is 0." value="0"/>
        <value name="1" caption="There has been a timeout since the last start timeout command (FLEX_US_CR.STTTO)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__TXEMPTY">
        <value name="0" caption="There are characters in either FLEX_US_THR or the Transmit Shift Register, or the transmitter is disabled." value="0"/>
        <value name="1" caption="There are no characters in FLEX_US_THR, nor in the Transmit Shift Register." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__ITER">
        <value name="0" caption="Maximum number of repetitions has not been reached since the last RSTIT command was issued." value="0"/>
        <value name="1" caption="Maximum number of repetitions has been reached since the last RSTIT command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__UNRE">
        <value name="0" caption="No LON underrun error has occurred since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one LON underrun error has occurred since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINBK">
        <value name="0" caption="No LIN break has been sent since the last RSTSTA command was issued." value="0"/>
        <value name="0" caption="No LIN break has received sent since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one LIN break has been sent since the last RSTSTA." value="1"/>
        <value name="1" caption="At least one LIN break has been received since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__NACK">
        <value name="0" caption="Non acknowledge has not been detected since the last RSTNACK." value="0"/>
        <value name="1" caption="At least one non acknowledge has been detected since the last RSTNACK." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINID">
        <value name="0" caption="No LIN identifier has been sent since the last RSTSTA command was issued." value="0"/>
        <value name="0" caption="No LIN identifier has been received since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one LIN identifier has been sent since the last RSTSTA command was issued." value="1"/>
        <value name="1" caption="At least one LIN identifier has been received since the last RSTSTA." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINTC">
        <value name="0" caption="The USART is idle or a LIN transfer is ongoing." value="0"/>
        <value name="1" caption="A LIN transfer has been completed since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__CTSIC">
        <value name="0" caption="No input change has been detected on the CTS pin since the last read of FLEX_US_CSR." value="0"/>
        <value name="1" caption="At least one input change has been detected on the CTS pin since the last read of FLEX_US_CSR." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__CMP">
        <value name="0" caption="No received character matched the comparison criteria programmed in VAL1, VAL2 fields and CMPPAR bit in since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A received character matched the comparison criteria since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__CTS">
        <value name="0" caption="CTS input is driven low." value="0"/>
        <value name="1" caption="CTS input is driven high." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINBLS">
        <value name="0" caption="LIN bus line is set to 0." value="0"/>
        <value name="1" caption="LIN bus line is set to 1." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LTXD">
        <value name="0" caption="Transmission on going or no transmission occurred since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one transmission has been performed since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__MANE">
        <value name="0" caption="No Manchester error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one Manchester error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LCOL">
        <value name="0" caption="No collision occurred while transmitting since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one collision occurred while transmitting since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINBE">
        <value name="0" caption="No bit error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A bit error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LFET">
        <value name="0" caption="No frame has been terminated early due to collision detection since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one transmission has been terminated due to collision detection since the last RSTSTA command was issued. (This stops the DMA until reset with RSTSTA bit)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINISFE">
        <value name="0" caption="No LIN inconsistent synch field error has been detected since the last RSTSTA" value="0"/>
        <value name="1" caption="The USART is configured as a client node and a LIN Inconsistent synch field error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINIPE">
        <value name="0" caption="No LIN identifier parity error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN identifier parity error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LRXD">
        <value name="0" caption="Reception on going or no reception occurred since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one reception has been performed since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LBLOVFE">
        <value name="0" caption="No backlog overflow error occurred since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one backlog error overflow occurred since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINCE">
        <value name="0" caption="No LIN checksum error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN checksum error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINSNRE">
        <value name="0" caption="No LIN client not responding error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN client not responding error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINSTE">
        <value name="0" caption="No LIN synch tolerance error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN synch tolerance error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINHTE">
        <value name="0" caption="No LIN header timeout error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN header timeout error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_RHR__RXSYNH">
        <value name="0" caption="Last character received is a data." value="0"/>
        <value name="1" caption="Last character received is a command." value="1"/>
      </value-group>
      <value-group name="FLEX_US_THR__TXSYNH">
        <value name="0" caption="The next character sent is encoded as a data. Start frame delimiter is DATA SYNC." value="0"/>
        <value name="1" caption="The next character sent is encoded as a command. Start frame delimiter is COMMAND SYNC." value="1"/>
      </value-group>
      <value-group name="FLEX_US_BRGR__FP">
        <value name="0" caption="Fractional divider is disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_US_RTOR__TO">
        <value name="0" caption="The receiver timeout is disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_US_TTGR__TG">
        <value name="0" caption="The transmitter timeguard is disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_US_FIDI__FI_DI_RATIO">
        <value name="0" caption="If ISO7816 mode is selected, the baud rate generator generates no signal." value="0"/>
      </value-group>
      <value-group name="FLEX_US_MAN__TX_PL">
        <value name="0" caption="The transmitter preamble pattern generation is disabled" value="0"/>
      </value-group>
      <value-group name="FLEX_US_MAN__TX_PP">
        <value name="ALL_ONE" caption="The preamble is composed of '1's" value="0"/>
        <value name="ALL_ZERO" caption="The preamble is composed of '0's" value="1"/>
        <value name="ZERO_ONE" caption="The preamble is composed of '01's" value="2"/>
        <value name="ONE_ZERO" caption="The preamble is composed of '10's" value="3"/>
      </value-group>
      <value-group name="FLEX_US_MAN__TX_MPOL">
        <value name="0" caption="Logic zero is coded as a zero-to-one transition, Logic one is coded as a one-to-zero transition." value="0"/>
        <value name="1" caption="Logic zero is coded as a one-to-zero transition, Logic one is coded as a zero-to-one transition." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MAN__RX_PL">
        <value name="0" caption="The receiver preamble pattern detection is disabled" value="0"/>
      </value-group>
      <value-group name="FLEX_US_MAN__RX_PP">
        <value name="ALL_ONE" caption="The preamble is composed of '1's" value="0"/>
        <value name="ALL_ZERO" caption="The preamble is composed of '0's" value="1"/>
        <value name="ZERO_ONE" caption="The preamble is composed of '01's" value="2"/>
        <value name="ONE_ZERO" caption="The preamble is composed of '10's" value="3"/>
      </value-group>
      <value-group name="FLEX_US_MAN__RX_MPOL">
        <value name="0" caption="Logic zero is coded as a zero-to-one transition, Logic one is coded as a one-to-zero transition." value="0"/>
        <value name="1" caption="Logic zero is coded as a one-to-zero transition, Logic one is coded as a zero-to-one transition." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MAN__DRIFT">
        <value name="0" caption="The USART cannot recover from an important clock drift" value="0"/>
        <value name="1" caption="The USART can recover from clock drift. The 16X Clock mode must be enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MAN__RXIDLEV">
        <value name="0" caption="Receiver line idle value is 0." value="0"/>
        <value name="1" caption="Receiver line idle value is 1." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__NACT">
        <value name="PUBLISH" caption="The USART transmits the response." value="0"/>
        <value name="SUBSCRIBE" caption="The USART receives the response." value="1"/>
        <value name="IGNORE" caption="The USART does not transmit and does not receive the response." value="2"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__PARDIS">
        <value name="0" caption="In host node configuration, the identifier parity is computed and sent automatically. In host node and client node configuration, the parity is checked automatically." value="0"/>
        <value name="1" caption="Whatever the node configuration is, the Identifier parity is not computed/sent and it is not checked." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__CHKDIS">
        <value name="0" caption="In host node configuration, the checksum is computed and sent automatically. In client node configuration, the checksum is checked automatically." value="0"/>
        <value name="1" caption="Whatever the node configuration is, the checksum is not computed/sent and it is not checked." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__CHKTYP">
        <value name="0" caption="LIN 2.0 &quot;enhanced&quot; checksum" value="0"/>
        <value name="1" caption="LIN 1.3 &quot;classic&quot; checksum" value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__DLM">
        <value name="0" caption="The response data length is defined by the DLC field of this register." value="0"/>
        <value name="1" caption="The response data length is defined by the bits 5 and 6 of the identifier (FLEX_US_LINIR.IDCHR)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__FSDIS">
        <value name="0" caption="The Frame Slot mode is enabled." value="0"/>
        <value name="1" caption="The Frame Slot mode is disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__WKUPTYP">
        <value name="0" caption="Setting the LINWKUP bit in the control register sends a LIN 2.0 wake-up signal." value="0"/>
        <value name="1" caption="Setting the LINWKUP bit in the control register sends a LIN 1.3 wake-up signal." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__PDCM">
        <value name="0" caption="The LIN mode register FLEX_US_LINMR is not written by the DMA." value="0"/>
        <value name="1" caption="The LIN mode register FLEX_US_LINMR (excepting that flag) is written by the DMA." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__SYNCDIS">
        <value name="0" caption="The synchronization procedure is performed in LIN client node configuration." value="0"/>
        <value name="1" caption="The synchronization procedure is not performed in LIN client node configuration." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LONMR__COMMT">
        <value name="0" caption="LON comm_type = 1 mode." value="0"/>
        <value name="1" caption="LON comm_type = 2 mode." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LONMR__COLDET">
        <value name="0" caption="LON collision detection feature disabled." value="0"/>
        <value name="1" caption="LON collision detection feature enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LONMR__TCOL">
        <value name="0" caption="Do not terminate the frame in LON comm_type = 1 mode upon collision detection." value="0"/>
        <value name="1" caption="Terminate the frame in LON comm_type = 1 mode upon collision detection if possible." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LONMR__CDTAIL">
        <value name="0" caption="Detect collisions after CRC has been sent but prior end of transmission in LON comm_type = 1 mode." value="0"/>
        <value name="1" caption="Ignore collisions after CRC has been sent but prior end of transmission in LON comm_type = 1 mode." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LONMR__DMAM">
        <value name="0" caption="The LON data length register FLEX_US_LONDL is not written by the DMA." value="0"/>
        <value name="1" caption="The LON data length register FLEX_US_LONDL is written by the DMA." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LONMR__LCDS">
        <value name="0" caption="LON collision detection source is external." value="0"/>
        <value name="1" caption="LON collision detection source is internal." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LONL2HDR__ALTP">
        <value name="0" caption="LON alternate path bit reset." value="0"/>
        <value name="1" caption="LON alternate path bit set." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LONL2HDR__PB">
        <value name="0" caption="LON priority bit reset." value="0"/>
        <value name="1" caption="LON priority bit set." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CMPR__CMPMODE">
        <value name="FLAG_ONLY" caption="Any character is received and comparison function drives CMP flag." value="0"/>
        <value name="START_CONDITION" caption="Comparison condition must be met to start reception." value="1"/>
        <value name="FILTER" caption="Comparison must be met to receive the current data only" value="2"/>
      </value-group>
      <value-group name="FLEX_US_CMPR__CMPPAR">
        <value name="0" caption="The parity is not checked and a bad parity cannot prevent from waking up the system." value="0"/>
        <value name="1" caption="The parity is checked and a matching condition on data can be cancelled by an error on parity bit, so no wake-up is performed." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FMR__TXRDYM">
        <value name="ONE_DATA" caption="TXRDY will be at level '1' when at least one data can be written in the transmit FIFO. When DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 byte must be configured in the DMA. If the transfer is performed by software, the access type must be defined as a byte." value="0"/>
        <value name="TWO_DATA" caption="TXRDY will be at level '1' when at least two data can be written in the transmit FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 2 accesses) or halfword (2 bytes per access, 1 single access)." value="1"/>
        <value name="FOUR_DATA" caption="TXRDY will be at level '1' when at least four data can be written in the transmit FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 word (1 word carries 4 bytes) must be configured in the DMA (chunk size=1 and word access). If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 4 accesses), halfword (2 bytes per access, 2 accesses) or word (4 bytes per access, 1 single access)." value="2"/>
      </value-group>
      <value-group name="FLEX_US_FMR__RXRDYM">
        <value name="ONE_DATA" caption="RXRDY will be at level '1' when at least one unread data is in the receive FIFO. When DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 byte must be configured in the DMA. If the transfer is performed by software, the access type must be defined as a byte." value="0"/>
        <value name="TWO_DATA" caption="RXRDY will be at level '1' when at least two unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA (chunk size=1 and halfword access). If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 2 accesses) or halfword (2 bytes per access, 1 single access)." value="1"/>
        <value name="FOUR_DATA" caption="RXRDY will be at level '1' when at least four unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 word (1 word carries 4 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 4 accesses), halfword (2 bytes per access, 2 accesses) or word (4 bytes per access, 1 single access)." value="2"/>
      </value-group>
      <value-group name="FLEX_US_FMR__FRTSC">
        <value name="0" caption="RTS pin is not controlled by Receive FIFO thresholds." value="0"/>
        <value name="1" caption="RTS pin is controlled by Receive FIFO thresholds." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FLR__TXFL">
        <value name="0" caption="There is no data in the Transmit FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_US_FLR__RXFL">
        <value name="0" caption="There is no unread data in the Receive FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFEF">
        <value name="0" caption="Transmit FIFO is not empty." value="0"/>
        <value name="1" caption="Transmit FIFO has been emptied since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFFF">
        <value name="0" caption="Transmit FIFO is not full." value="0"/>
        <value name="1" caption="Transmit FIFO has been filled since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFTHF">
        <value name="0" caption="Number of data in Transmit FIFO is above TXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of data in Transmit FIFO has reached TXFTHRES threshold since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFEF">
        <value name="0" caption="Receive FIFO is not empty." value="0"/>
        <value name="1" caption="Receive FIFO has been emptied since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFFF">
        <value name="0" caption="Receive FIFO is not empty." value="0"/>
        <value name="1" caption="Receive FIFO has been filled since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFTHF">
        <value name="0" caption="Number of unread data in Receive FIFO is below RXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of unread data in Receive FIFO has reached RXFTHRES threshold since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFPTEF">
        <value name="0" caption="No Transmit FIFO pointer occurred" value="0"/>
        <value name="1" caption="Transmit FIFO pointer error occurred. Transceiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFPTEF">
        <value name="0" caption="No Receive FIFO pointer occurred" value="0"/>
        <value name="1" caption="Receive FIFO pointer error occurred. Receiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFLOCK">
        <value name="0" caption="The Transmit FIFO is not locked." value="0"/>
        <value name="1" caption="The Transmit FIFO is locked." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFTHF2">
        <value name="0" caption="Number of unread data in Receive FIFO is above RXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of unread data in Receive FIFO has reached RXFTHRES2 threshold since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_WPMR__WPEN">
        <value name="0" caption="Disables the write protection on configuration registers if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on configuration registers if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." value="0x555341"/>
      </value-group>
      <value-group name="FLEX_US_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of FLEX_US_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of FLEX_US_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__SPIEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the SPI to transfer and receive data." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__SPIDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the SPI." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Reset the SPI. A software-triggered hardware reset of the SPI interface is performed." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__REQCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts the comparison trigger to enable FLEX_SPI_RDR loading." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__TXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Transmit FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__RXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Receive FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__LASTXFER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The current NPCS will be de-asserted after the character written in TD has been transferred. When CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__FIFOEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Transmit and Receive FIFOs" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__FIFODIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Transmit and Receive FIFOs" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__MSTR">
        <value name="0" caption="SPI is in Client mode." value="0"/>
        <value name="1" caption="SPI is in Host mode." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__PS">
        <value name="0" caption="Fixed Peripheral Select" value="0"/>
        <value name="1" caption="Variable Peripheral Select" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__PCSDEC">
        <value name="0" caption="The chip selects are directly connected to a peripheral device." value="0"/>
        <value name="1" caption="The four NPCS chip select lines are connected to a 4- to 16-bit decoder." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__BRSRCCLK">
        <value name="PERIPH_CLK" caption="The peripheral clock is the source clock for the bit rate generation." value="0x0"/>
        <value name="GCLK" caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." value="0x1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__MODFDIS">
        <value name="0" caption="Mode fault detection is enabled." value="0"/>
        <value name="1" caption="Mode fault detection is disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__WDRBT">
        <value name="0" caption="No Effect. In Host mode, a transfer can be initiated regardless of the FLEX_SPI_RDR state." value="0"/>
        <value name="1" caption="In Host mode, a transfer can start only if FLEX_SPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__CRCEN">
        <value name="0" caption="CRC calculation is disabled." value="0"/>
        <value name="1" caption="CRC calculation is enabled. BITS in FLEX_SPI_CSRx registers must be at value '0'." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__LLB">
        <value name="0" caption="Local loopback path disabled." value="0"/>
        <value name="1" caption="Local loopback path enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__CMPMODE">
        <value name="FLAG_ONLY" caption="Any character is received and comparison function drives CMP flag." value="0x0"/>
        <value name="START_CONDITION" caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." value="0x1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__TPMEN">
        <value name="0" caption="Two-Pin mode is disabled." value="0"/>
        <value name="1" caption="Two-Pin mode is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__CSIE">
        <value name="0" caption="Chip select NPCS active polarity is low." value="0"/>
        <value name="1" caption="Chip select NPCS active polarity is high." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__MOSIIE">
        <value name="0" caption="MOSI input is not inverted." value="0"/>
        <value name="1" caption="MOSI input is internally inverted before being processed by the SPI." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_TDR__LASTXFER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The current NPCS is de-asserted after the transfer of the character written in TD. When FLEX_SPI_CSRx.CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RDRF">
        <value name="0" caption="No data has been received since the last read of FLEX_SPI_RDR." value="0"/>
        <value name="0" caption="Receive FIFO is empty; no data to read" value="0"/>
        <value name="1" caption="Data has been received and the received data has been transferred from the internal shift register to FLEX_SPI_RDR since the last read of FLEX_SPI_RDR." value="1"/>
        <value name="1" caption="At least one unread data is in the Receive FIFO" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TDRE">
        <value name="0" caption="Data has been written to FLEX_SPI_TDR and not yet transferred to the internal shift register." value="0"/>
        <value name="0" caption="Transmit FIFO cannot accept more data." value="0"/>
        <value name="1" caption="The last data written to FLEX_SPI_TDR has been transferred to the internal shift register." value="1"/>
        <value name="1" caption="Transmit FIFO can accept data; one or more data can be written according to TXRDYM field configuration." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__MODF">
        <value name="0" caption="No mode fault has been detected since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="A mode fault occurred since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__OVRES">
        <value name="0" caption="No overrun has been detected since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="An overrun has occurred since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__NSSR">
        <value name="0" caption="No rising edge detected on NSS pin since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="A rising edge occurred on NSS pin since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXEMPTY">
        <value name="0" caption="As soon as data is written in FLEX_SPI_TDR." value="0"/>
        <value name="1" caption="FLEX_SPI_TDR and internal shift register are empty. If a transfer delay has been defined, TXEMPTY is set after the end of this delay." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__UNDES">
        <value name="0" caption="No underrun has been detected since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="A transfer starts whereas no data has been loaded in FLEX_SPI_TDR, cleared when FLEX_SPI_SR is read." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__CMP">
        <value name="0" caption="No received character matched the comparison criteria programmed in VAL1 and VAL2 fields in FLEX_SPI_CMPR since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="A received character matched the comparison criteria since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__SFERR">
        <value name="0" caption="No frame error has been detected for a client access since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="In Client mode, the chip select raised while the character defined in FLEX_SPI_CSR0.BITS was not complete." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__CRCERR">
        <value name="0" caption="CRC calculation is disabled or no received frame contains a CRC error since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="Since the last read of FLEX_SPI_SR, a received frame contains a CRC error." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__SPIENS">
        <value name="0" caption="SPI is disabled." value="0"/>
        <value name="1" caption="SPI is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXFEF">
        <value name="0" caption="Transmit FIFO is not empty." value="0"/>
        <value name="1" caption="Transmit FIFO has been emptied since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXFFF">
        <value name="0" caption="Transmit FIFO is not full or TXFF flag has been cleared." value="0"/>
        <value name="1" caption="Transmit FIFO has been filled since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXFTHF">
        <value name="0" caption="Number of data in Transmit FIFO is above TXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of data in Transmit FIFO has reached TXFTHRES threshold since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RXFEF">
        <value name="0" caption="Receive FIFO is not empty or RXFE flag has been cleared." value="0"/>
        <value name="1" caption="Receive FIFO has been emptied (changing states from &quot;not empty&quot; to &quot;empty&quot;)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RXFFF">
        <value name="0" caption="Receive FIFO is not empty or RXFE flag has been cleared." value="0"/>
        <value name="1" caption="Receive FIFO has been filled (changing states from &quot;not full&quot; to &quot;full&quot;)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RXFTHF">
        <value name="0" caption="Number of unread data in Receive FIFO is below RXFTHRES threshold or RXFTH flag has been cleared." value="0"/>
        <value name="1" caption="Number of unread data in Receive FIFO has reached RXFTHRES threshold (changing states from &quot;below threshold&quot; to &quot;equal to or above threshold&quot;)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXFPTEF">
        <value name="0" caption="No Transmit FIFO pointer occurred" value="0"/>
        <value name="1" caption="Transmit FIFO pointer error occurred. Transceiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RXFPTEF">
        <value name="0" caption="No Receive FIFO pointer occurred" value="0"/>
        <value name="1" caption="Receive FIFO pointer error occurred. Receiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__CPOL">
        <value name="0" caption="The inactive state value of SPCK is logic level zero." value="0"/>
        <value name="1" caption="The inactive state value of SPCK is logic level one." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__NCPHA">
        <value name="0" caption="Data are changed on the leading edge of SPCK and captured on the following edge of SPCK." value="0"/>
        <value name="1" caption="Data are captured on the leading edge of SPCK and changed on the following edge of SPCK." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__CSNAAT">
        <value name="0" caption="The Peripheral Chip Select does not rise between two transfers if the FLEX_SPI_TDR is reloaded before the end of the first transfer and if the two transfers occur on the same Chip Select." value="0"/>
        <value name="1" caption="The Peripheral Chip Select rises systematically after each transfer performed on the same client. It remains inactive after the end of transfer for a minimal duration of:" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__CSAAT">
        <value name="0" caption="The Peripheral Chip Select Line rises as soon as the last transfer is achieved." value="0"/>
        <value name="1" caption="The Peripheral Chip Select does not rise after the last transfer is achieved. It remains active until a new transfer is requested on a different chip select." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__BITS">
        <value name="8_BIT" caption="8 bits for transfer" value="0"/>
        <value name="9_BIT" caption="9 bits for transfer" value="1"/>
        <value name="10_BIT" caption="10 bits for transfer" value="2"/>
        <value name="11_BIT" caption="11 bits for transfer" value="3"/>
        <value name="12_BIT" caption="12 bits for transfer" value="4"/>
        <value name="13_BIT" caption="13 bits for transfer" value="5"/>
        <value name="14_BIT" caption="14 bits for transfer" value="6"/>
        <value name="15_BIT" caption="15 bits for transfer" value="7"/>
        <value name="16_BIT" caption="16 bits for transfer" value="8"/>
      </value-group>
      <value-group name="FLEX_SPI_FMR__TXRDYM">
        <value name="ONE_DATA" caption="TDRE will be at level '1' when at least one data can be written in the transmit FIFO. When DMA is enabled to transfer data, the chunk of 1 data (byte or halfword) must be configured in the DMA depending on FLEX_SPI_CSR0.BITS. If the transfer is performed by software, the access type (byte, halfword) must be defined depending on FLEX_SPI_CSR0.BITS." value="0"/>
        <value name="TWO_DATA" caption="TDRE will be at level '1' when at least two data can be written in the transmit FIFO. FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 word (1 word carries 2 data) must be configured in the DMA.  If the transfer is performed by software, the access type must be defined as word (2 data per access, 1 access)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_FMR__RXRDYM">
        <value name="ONE_DATA" caption="RDRF will be at level '1' when at least one unread data is in the receive FIFO. When DMA is enabled to transfer data and FLEX_SPI_CSR0.BITS=0 (8 bits transfered on SPI line), the chunk of 1 byte must be configured in the DMA. When FLEX_SPI_CSR0.BITS&gt;0 (9 to 16 bits transfered on SPI line), the chunk of 1 halfword must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte or halfword depending on FLEX_SPI_CSR0.BITS." value="0"/>
        <value name="TWO_DATA" caption="RDRF will be at level '1' when at least two unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_SPI_CSR0.BITS=0 (8 bits transfered on SPI line), the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA. When FLEX_SPI_CSR0.BITS&gt;0 (9 to 16 bits transfered on SPI line), the chunk of 1 word (1 word carries 2 halfwords) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as halfword (2 bytes per access, 1 access when FLEX_SPI_CSR0.BITS=0), or word (2 halfwords per access, 2 accesses when FLEX_SPI_CSR0.BITS&gt;0)." value="1"/>
        <value name="FOUR_DATA" caption="RDRF will be at level '1' when at least four unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_SPI_CSR0.BITS=0 (8 bits transfered on SPI line), the chunk of 1 word (1 halfword carries 4 bytes) must be configured in the DMA. When FLEX_SPI_CSR0.BITS&gt;0 (9 to 16 bits transfered on SPI line), the chunk of 2 words (1 word carries 4 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as word (4 bytes per access, 1 access when FLEX_SPI_CSR0.BITS=0 or 2 halfwords per access, 2 accesses when FLEX_SPI_CSR0.BITS&gt;0)." value="2"/>
      </value-group>
      <value-group name="FLEX_SPI_FLR__TXFL">
        <value name="0" caption="There is no data in the Transmit FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_SPI_FLR__RXFL">
        <value name="0" caption="There is no unread data in the Receive FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_SPI_CRCR__CRCS">
        <value name="16B_CRC" caption="CRC size is 16 bits." value="0x0"/>
        <value name="32B_CRC" caption="CRC size is 32 bits." value="0x1"/>
      </value-group>
      <value-group name="FLEX_SPI_CRCR__CRM">
        <value name="0" caption="A header is sent every frame in case of contiguous frames (without de-asserting the corresponding NPCS)." value="0"/>
        <value name="1" caption="A header is sent only on the first frame in case of contiguous frames (without de-asserting the corresponding NPCS)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CRCR__FHE">
        <value name="0" caption="The frame header is included in the CRC calculation." value="0"/>
        <value name="1" caption="The frame header is excluded from the CRC calculation." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CRCR__DCRX">
        <value name="0" caption="CRC is received and supplied to FLEX_SPI_RDR as a classic data." value="0"/>
        <value name="1" caption="CRC is received and checked but not supplied to FLEX_SPI_RDR (RDRF will not rise upon CRC receiving)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CRCR__DHRX">
        <value name="0" caption="Header is received and supplied to FLEX_SPI_RDR as a classic data." value="0"/>
        <value name="1" caption="Header is received and checked but not supplied to FLEX_SPI_RDR (RDRF will not rise upon Header receiving)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_TPMR__CSM">
        <value name="0" caption="Chip select is not driven." value="0"/>
        <value name="1" caption="Chip select is driven and can be used to control enable pin of external device. Depending on FLEX_SPI_MR.PCSDEC, an external decoder can be used to minimize the number of IOs used." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)" value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" value="0x535049"/>
      </value-group>
      <value-group name="FLEX_SPI_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of FLEX_SPI_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of FLEX_SPI_WPSR. If this violation is an unauthorized" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A frame beginning with a START bit is transmitted according to the features defined in the TWI Host Mode Register (FLEX_TWI_MMR)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__STOP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="STOP condition is sent just after completing the current byte transmission in Host Read mode." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__MSEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables Host mode (MSDIS must be written to 0)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__MSDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Host mode is disabled, all pending data is transmitted. The shifter and holding characters (if it contains data) are transmitted in case of write operation. In read operation, the character being transferred must be completely received before disabling." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SVEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables Client mode (SVDIS must be written to 0)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SVDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Client mode is disabled. The shifter and holding characters (if it contains data) are transmitted in case of read operation. In write operation, the character being transferred must be completely received before disabling." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__QUICK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If Host mode is enabled, a SMBus Quick Command is sent." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Equivalent to a system reset." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__HSEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="High-speed mode enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__HSDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="High-speed mode disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SMBEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If SMBDIS = 0, SMBus mode enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SMBDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="SMBus mode disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__PECEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="SMBus PEC (CRC) generation and check enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__PECDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="SMBus PEC (CRC) generation and check disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__PECRQ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A PEC check or transmission is requested." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__CLEAR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If Host mode is enabled, send a bus clear command." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__ACMEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Alternative Command mode enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__ACMDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Alternative Command mode disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SCLRBD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="SCL rise time boost is disabled. See Section 10.3.12.2 &quot;SCL Rising Time Control&quot; for details." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SCLRBE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="SCL rise time is boosted in High-Speed mode. Duration of the boost is configured with FLEX_TWI_MMR.SCLRBL. See Section 10.3.12.2 &quot;SCL Rising Time Control&quot; for details." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__THRCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the Transmit Holding Register and set TXRDY, TXCOMP flags." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__TXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Transmit FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__RXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Receive FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__LOCKCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the TWI FSM lock." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__TXFLCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Transmit FIFO Lock." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__FIFOEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable the Transmit and Receive FIFOs" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR_FIFO_ENABLED__FIFOEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable the Transmit and Receive FIFOs." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__FIFODIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable the Transmit and Receive FIFOs" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR_FIFO_ENABLED__FIFODIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable the Transmit and Receive FIFOs." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_MMR__IADRSZ">
        <value name="NONE" caption="No internal device address" value="0"/>
        <value name="1_BYTE" caption="One-byte internal device address" value="1"/>
        <value name="2_BYTE" caption="Two-byte internal device address" value="2"/>
        <value name="3_BYTE" caption="Three-byte internal device address" value="3"/>
      </value-group>
      <value-group name="FLEX_TWI_MMR__MREAD">
        <value name="0" caption="Host write direction." value="0"/>
        <value name="1" caption="Host read direction." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_MMR__NOAP">
        <value name="0" caption="A stop condition is sent automatically upon Not-Acknowledge error detection." value="0"/>
        <value name="1" caption="No automatic action is performed upon Not-Acknowledge error detection." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__NACKEN">
        <value name="0" caption="Normal value to be returned in the ACK cycle of the data phase in Client Receiver mode." value="0"/>
        <value name="1" caption="NACK value to be returned in the ACK cycle of the data phase in Client Receiver mode." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SMDA">
        <value name="0" caption="Acknowledge of the SMBus Default Address disabled." value="0"/>
        <value name="1" caption="Acknowledge of the SMBus Default Address enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SMHH">
        <value name="0" caption="Acknowledge of the SMBus Host Header disabled." value="0"/>
        <value name="1" caption="Acknowledge of the SMBus Host Header enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SADAT">
        <value name="0" caption="Client address is handled normally (will not trig RXRDY flag and will not fill FLEX_TWI_RHR upon reception)." value="0"/>
        <value name="1" caption="Client address is handled as data field, RXRDY will be set and FLEX_TWI_RHR filled upon client address reception." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__BSEL">
        <value name="0" caption="TWI analyzes the TWCK and TWD pins from its TWI bus." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SCLWSDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clock stretching disabled in Client mode, OVRE and UNRE will indicate overrun and underrun." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SNIFF">
        <value name="0" caption="Client Sniffer mode is disabled." value="0"/>
        <value name="1" caption="Client Sniffer mode is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CWGR__BRSRCCLK">
        <value name="PERIPH_CLK" caption="The peripheral clock is the source clock for the bit rate generation." value="0x0"/>
        <value name="GCLK" caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." value="0x1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR_FIFO_ENABLED__TXCOMP">
        <value name="0" caption="During the length of the current frame." value="0"/>
        <value name="0" caption="As soon as a Start is detected." value="0"/>
        <value name="1" caption="When both holding register and internal shifter are empty and STOP condition has been sent." value="1"/>
        <value name="1" caption="After a Stop or a Repeated Start + an address different from SADR is detected." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__TXCOMP">
        <value name="0" caption="During the length of the current frame." value="0"/>
        <value name="0" caption="As soon as a Start is detected." value="0"/>
        <value name="1" caption="When both the holding register and the internal shifter are empty and STOP condition has been sent." value="1"/>
        <value name="1" caption="After a Stop or a Repeated Start + an address different from SADR is detected." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__RXRDY">
        <value name="0" caption="No character has been received since the last FLEX_TWI_RHR read operation." value="0"/>
        <value name="0" caption="Receive FIFO is empty; no data to read" value="0"/>
        <value name="1" caption="A byte has been received in FLEX_TWI_RHR since the last read." value="1"/>
        <value name="1" caption="At least one unread data is in the Receive FIFO" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR_FIFO_ENABLED__RXRDY">
        <value name="0" caption="No character has been received since the last FLEX_TWI_RHR read operation." value="0"/>
        <value name="0" caption="Receive FIFO is empty; no data to read." value="0"/>
        <value name="1" caption="A byte has been received in FLEX_TWI_RHR since the last read." value="1"/>
        <value name="1" caption="At least one unread data is in the Receive FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__TXRDY">
        <value name="0" caption="The transmit holding register has not been transferred into the internal shifter. Set to 0 when writing into FLEX_TWI_THR." value="0"/>
        <value name="0" caption="As soon as data is written in FLEX_TWI_THR, until this data has been transmitted and acknowledged (ACK or NACK)." value="0"/>
        <value name="0" caption="Transmit FIFO is full and cannot accept more data" value="0"/>
        <value name="1" caption="As soon as a data byte is transferred from FLEX_TWI_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enables TWI)." value="1"/>
        <value name="1" caption="Indicates that FLEX_TWI_THR is empty and that data has been transmitted and acknowledged." value="1"/>
        <value name="1" caption="Transmit FIFO is not full; one or more data can be written according to TXRDYM field configuration" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR_FIFO_ENABLED__TXRDY">
        <value name="0" caption="The transmit holding register has not been transferred into the internal shifter. Set to 0 when writing into FLEX_TWI_THR." value="0"/>
        <value name="0" caption="As soon as data is written in FLEX_TWI_THR, until this data has been transmitted and acknowledged (ACK or NACK)." value="0"/>
        <value name="0" caption="Transmit FIFO is full and cannot accept more data." value="0"/>
        <value name="1" caption="As soon as a data byte is transferred from FLEX_TWI_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enables TWI)." value="1"/>
        <value name="1" caption="Indicates that FLEX_TWI_THR is empty and that data has been transmitted and acknowledged." value="1"/>
        <value name="1" caption="Transmit FIFO is not full; one or more data can be written according to TXRDYM field configuration." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SVREAD">
        <value name="0" caption="Indicates that a write access is performed by a host." value="0"/>
        <value name="1" caption="Indicates that a read access is performed by a host." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SVACC">
        <value name="0" caption="TWI is not addressed. SVACC is automatically cleared after a NACK or a STOP condition is detected." value="0"/>
        <value name="1" caption="Indicates that the address decoding sequence has matched (a host has sent SADR). SVACC remains high until a NACK or a STOP condition is detected." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__GACC">
        <value name="0" caption="No general call has been detected." value="0"/>
        <value name="1" caption="A general call has been detected. After the detection of general call, if need be, the user may acknowledge this access and decode the following bytes and respond according to the value of the bytes." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__OVRE">
        <value name="0" caption="FLEX_TWI_RHR has not been loaded while RXRDY was set." value="0"/>
        <value name="1" caption="FLEX_TWI_RHR has been loaded while RXRDY was set. Reset by read in FLEX_TWI_SR when TXCOMP is set." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__UNRE">
        <value name="0" caption="FLEX_TWI_THR has been filled on time." value="0"/>
        <value name="1" caption="FLEX_TWI_THR has not been filled on time." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR_FIFO_ENABLED__NACK">
        <value name="0" caption="Each data byte has been correctly received by the far-end side TWI client component." value="0"/>
        <value name="0" caption="Each data byte has been correctly received by the host." value="0"/>
        <value name="1" caption="A data or address byte has not been acknowledged by the client component. Set at the same time as TXCOMP." value="1"/>
        <value name="1" caption="In Read mode, a data byte has not been acknowledged by the host. When NACK is set the user must not fill FLEX_TWI_THR even if TXRDY is set, because it means that the host will stop the data transfer or re initiate it." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__NACK">
        <value name="0" caption="Each data byte has been correctly received by the far-end side TWI client component." value="0"/>
        <value name="0" caption="Each data byte has been correctly received by the host." value="0"/>
        <value name="1" caption="A data or address byte has not been acknowledged by the client component. Set at the same time as TXCOMP." value="1"/>
        <value name="1" caption="In Read mode, a data byte has not been acknowledged by the host. When NACK is set, the user must not fill FLEX_TWI_THR even if TXRDY is set, because it means that the host will stop the data transfer or reinitiate it." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__ARBLST">
        <value name="0" caption="Arbitration won." value="0"/>
        <value name="1" caption="Arbitration lost. Another host of the TWI bus has won the multi-host arbitration. TXCOMP is set at the same time." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SCLWS">
        <value name="0" caption="The clock is not stretched." value="0"/>
        <value name="1" caption="The clock is stretched. FLEX_TWI_THR / FLEX_TWI_RHR buffer is not filled / emptied before the transmission / reception of a new character." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__EOSACC">
        <value name="0" caption="A client access is being performed." value="0"/>
        <value name="1" caption="Client Access is finished. End Of Client Access is automatically set as soon as SVACC is reset." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__MCACK">
        <value name="0" caption="No host code has been received." value="0"/>
        <value name="1" caption="A host code has been received." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SMBAF">
        <value name="0" caption="No SMBus client drives the SMBALERT line." value="0"/>
        <value name="1" caption="At least one SMBus client drives the SMBALERT line." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__TOUT">
        <value name="0" caption="No SMBus timeout occurred." value="0"/>
        <value name="1" caption="SMBus timeout occurred." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__PECERR">
        <value name="0" caption="No SMBus PEC error occurred." value="0"/>
        <value name="1" caption="A SMBus PEC error occurred." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SMBDAM">
        <value name="0" caption="No SMBus Default Address received." value="0"/>
        <value name="1" caption="A SMBus Default Address was received." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SMBHHM">
        <value name="0" caption="No SMBus Host Header Address received." value="0"/>
        <value name="1" caption="A SMBus Host Header Address was received." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__LOCK">
        <value name="0" caption="The TWI is not locked." value="0"/>
        <value name="1" caption="The TWI is locked due to frame errors (see Section 10.3.14 &quot;Handling Errors in Alternative Command&quot; and Section 10.6 &quot;TWI FIFOs&quot;)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__TXFLOCK">
        <value name="0" caption="The Transmit FIFO is not locked." value="0"/>
        <value name="1" caption="The Transmit FIFO is locked." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SCL">
        <value name="0" caption="SCL line sampled value is '0'." value="0"/>
        <value name="1" caption="SCL line sampled value is '1.'" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SDA">
        <value name="0" caption="SDA line sampled value is '0'." value="0"/>
        <value name="1" caption="SDA line sampled value is '1'." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SR">
        <value name="0" caption="No repeated start has been detected since last FLEX_TWI_SR read." value="0"/>
        <value name="1" caption="At least one repeated start has been detected since last FLEX_TWI_SR read." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_RHR__SSTATE">
        <value name="NOSTART" caption="No START detected with the logged data" value="0"/>
        <value name="START" caption="START (S) detected with the logged data" value="1"/>
        <value name="RSTART" caption="Repeated START (Sr) detected with the logged data" value="2"/>
        <value name="UNDEF" caption="Not defined" value="3"/>
      </value-group>
      <value-group name="FLEX_TWI_RHR__PSTATE">
        <value name="0" caption="No STOP (P) detected after previous logged data." value="0"/>
        <value name="1" caption="Stop detected (P) after previous logged data." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_RHR__ASTATE">
        <value name="NONE" caption="No Acknowledge or Nacknowledge detected after previously logged data" value="0"/>
        <value name="ACK" caption="Acknowledge (A) detected after previously logged data" value="1"/>
        <value name="NACK" caption="Nacknowledge (NA) detected after previously logged data" value="2"/>
        <value name="UNDEF" caption="Not defined" value="3"/>
      </value-group>
      <value-group name="FLEX_TWI_SMBTR__TLOWS">
        <value name="0" caption="TLOW:SEXT timeout check disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_SMBTR__TLOWM">
        <value name="0" caption="TLOW:MEXT timeout check disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__DATAL">
        <value name="0" caption="No data to send (see Section 10.3.11 &quot;SMBus Quick Command (Host Mode Only)&quot;)." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__DIR">
        <value name="0" caption="Write direction." value="0"/>
        <value name="1" caption="Read direction." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__PEC">
        <value name="0" caption="The transfer does not use a PEC byte." value="0"/>
        <value name="1" caption="The transfer uses a PEC byte." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__NDATAL">
        <value name="0" caption="No data to send (see Section 10.3.11 &quot;SMBus Quick Command (Host Mode Only)&quot;)." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__NDIR">
        <value name="0" caption="Write direction." value="0"/>
        <value name="1" caption="Read direction." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__NPEC">
        <value name="0" caption="The next transfer does not use a PEC byte." value="0"/>
        <value name="1" caption="The next transfer uses a PEC byte." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FILTR__FILT">
        <value name="0" caption="No filtering applied on TWI inputs." value="0"/>
        <value name="1" caption="TWI input filtering is active. (Only in Standard and Fast modes)" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FILTR__PADFEN">
        <value name="0" caption="PAD analog filter is disabled." value="0"/>
        <value name="1" caption="PAD analog filter is enabled. (The analog filter must be enabled if High-speed mode is enabled.)" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FILTR__THRES">
        <value name="0" caption="No filtering applied on TWI inputs." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_FMR__TXRDYM">
        <value name="ONE_DATA" caption="TXRDY will be at level '1' when at least one data can be written in the transmit FIFO. When DMA is enabled to transfer data, the chunk of 1 byte must be configured in the DMA. If the transfer is performed by software, the access type must be defined as byte." value="0"/>
        <value name="TWO_DATA" caption="TXRDY will be at level '1' when at least two data can be written in the transmit FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 2 accesses) or halfword (2 bytes per access, 1 single access)." value="1"/>
        <value name="FOUR_DATA" caption="TXRDY will be at level '1' when at least four data can be written in the transmit FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 word (1 word carries 4 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 4 accesses), halfword (2 bytes per access, 2 accesses) or word (4 bytes per access, 1 single access)." value="2"/>
      </value-group>
      <value-group name="FLEX_TWI_FMR__RXRDYM">
        <value name="ONE_DATA" caption="RXRDY will be at level '1' when at least one unread data is in the receive FIFO. When DMA is enabled to transfer data the chunk of 1 byte must be configured in the DMA. If the transfer is performed by software, the access type (byte, halfword) must be defined accordingly." value="0"/>
        <value name="TWO_DATA" caption="RXRDY will be at level '1' when at least two unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 2 accesses) or halfword (2 bytes per access, 1 single access)." value="1"/>
        <value name="FOUR_DATA" caption="RXRDY will be at level '1' when at least four unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 word (1 word carries 4 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 4 accesses), halfword (2 bytes per access, 2 accesses) or word (4 bytes per access, 1 single access)." value="2"/>
      </value-group>
      <value-group name="FLEX_TWI_FLR__TXFL">
        <value name="0" caption="There is no data in the Transmit FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_FLR__RXFL">
        <value name="0" caption="There is no unread data in the Receive FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__TXFEF">
        <value name="0" caption="Transmit FIFO is not empty." value="0"/>
        <value name="1" caption="Transmit FIFO has been emptied since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__TXFFF">
        <value name="0" caption="Transmit FIFO is not full." value="0"/>
        <value name="1" caption="Transmit FIFO has been filled since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__TXFTHF">
        <value name="0" caption="Number of data in Transmit FIFO is above TXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of data in Transmit FIFO has reached TXFTHRES threshold since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__RXFEF">
        <value name="0" caption="Receive FIFO is not empty." value="0"/>
        <value name="1" caption="Receive FIFO has been emptied since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__RXFFF">
        <value name="0" caption="Receive FIFO is not empty." value="0"/>
        <value name="1" caption="Receive FIFO has been filled since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__RXFTHF">
        <value name="0" caption="Number of unread data in Receive FIFO is below RXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of unread data in Receive FIFO has reached RXFTHRES threshold since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__TXFPTEF">
        <value name="0" caption="No Transmit FIFO pointer occurred" value="0"/>
        <value name="1" caption="Transmit FIFO pointer error occurred. Transceiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__RXFPTEF">
        <value name="0" caption="No Receive FIFO pointer occurred" value="0"/>
        <value name="1" caption="Receive FIFO pointer error occurred. Receiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" value="0x545749"/>
      </value-group>
      <value-group name="FLEX_TWI_WPSR__WPVS">
        <value name="0" caption="No Write Protection Violation has occurred since the last read of FLEX_TWI_WPSR." value="0"/>
        <value name="1" caption="A Write Protection Violation has occurred since the last read of FLEX_TWI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="GMAC" id="44152" version="r1p12f1" caption="Gigabit Ethernet MAC">
      <register-group name="GMAC_EMAC_ASA" size="0x08">
        <register name="GMAC_EMAC_ASAB" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Additional Specific Address Bottom Register ">
          <bitfield name="ADDR" caption="Specific Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_ASAT" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Express MAC Additional Specific Address Top Register ">
          <bitfield name="ADDR" caption="Specific Address" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_EMAC_ASAT__FILTSORD"/>
          <bitfield name="FILTBMASK" caption="Filter Bytes Mask" mask="0x3F000000" values="GMAC_EMAC_ASAT__FILTBMASK"/>
        </register>
      </register-group>
      <register-group name="GMAC_EMAC_FRER" size="0x10">
        <register name="GMAC_EMAC_FRER_CTRLx_A" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Frame Elimination Control1 A Register">
          <bitfield name="MEMBER_STREAM_1" caption="Pointer to Screener Type 2 Register" mask="0xF"/>
          <bitfield name="MEMBER_STREAM_2" caption="Pointer to Screener Type 2 Register" mask="0xF0"/>
          <bitfield name="OFFSET_VALUE" caption="Offset in Bytes from Start Packet Delimiter to MSB for 802.1CB Sequence Number" mask="0x1FF00"/>
          <bitfield name="USE_R_TAG" caption="Redundancy Tag Enable" mask="0x10000000" values="GMAC_EMAC_FRER_CTRLx_A__USE_R_TAG"/>
          <bitfield name="EN_SEQRECRST_TIMER" caption="802.1CB Sequence Recovery Reset Timer Enable" mask="0x20000000" values="GMAC_EMAC_FRER_CTRLx_A__EN_SEQRECRST_TIMER"/>
          <bitfield name="EN_VECTOR_REC_ALG" caption="802.1CB Vector Recovery Algorithm Enable" mask="0x40000000" values="GMAC_EMAC_FRER_CTRLx_A__EN_VECTOR_REC_ALG"/>
          <bitfield name="EN_ELIMINATION" caption="802.1CB Elimination of Received Frames Enable" mask="0x80000000" values="GMAC_EMAC_FRER_CTRLx_A__EN_ELIMINATION"/>
        </register>
        <register name="GMAC_EMAC_FRER_CTRLx_B" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Express MAC Frame Elimination Control1 B Register">
          <bitfield name="SEQ_REC_WINDOW" caption="Vector Recovery Window" mask="0x3F"/>
          <bitfield name="SEQ_NUM_LENGTH" caption="Number of Significants bits of the 802.1CB Sequence Number" mask="0x1F00"/>
        </register>
        <register name="GMAC_EMAC_FRER_STATx_A" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Express MAC Frame Elimination Statistics1 A Register">
          <bitfield name="LATENT_ERRS" caption="Number of Sequence Numbers Seen Without a Duplicate (Clear on read)" mask="0x3FF"/>
          <bitfield name="VEC_REC_ROGUE" caption="Number of Dropped Frames (Clear on read)" mask="0x3FF0000"/>
        </register>
        <register name="GMAC_EMAC_FRER_STATx_B" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Express MAC Frame Elimination Statistics1 B Register">
          <bitfield name="OUT_OF_ORDER" caption="Out of Order Sequence Numbers Received (Clear on read)" mask="0x3FF"/>
          <bitfield name="SEQRST_COUNT" caption="Number of Times the Sequence Recovery Reset Timer Decrements to Zero (Clear on read)" mask="0x3FF0000"/>
        </register>
      </register-group>
      <register-group name="GMAC_EMAC_SA" size="0x08">
        <register name="GMAC_EMAC_SAB" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Specific Address Bottom Register ">
          <bitfield name="ADDR" caption="Specific Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_SAT" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Express MAC Specific Address Top Register ">
          <bitfield name="ADDR" caption="Specific Address" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_EMAC_SAT__FILTSORD"/>
          <bitfield name="FILTBMASK" caption="Filter Bytes Mask" mask="0x3F000000" values="GMAC_EMAC_SAT__FILTBMASK"/>
        </register>
      </register-group>
      <register-group name="GMAC_EMAC_ST2CW" size="0x08">
        <register name="GMAC_EMAC_ST2CW0R" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Screening Type 2 Compare Word 0 Register ">
          <bitfield name="MASKVAL" caption="Mask Value" mask="0xFFFF"/>
          <bitfield name="COMPVAL" caption="Compare Value" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_EMAC_ST2CW1R" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Express MAC Screening Type 2 Compare Word 1 Register ">
          <bitfield name="OFFSVAL" caption="Offset Value in Bytes" mask="0x7F"/>
          <bitfield name="OFFSSTRT" caption="Ethernet Frame Offset Start" mask="0x180" values="GMAC_EMAC_ST2CW1R__OFFSSTRT"/>
          <bitfield name="DISMASK" caption="Disable Mask" mask="0x200" values="GMAC_EMAC_ST2CW1R__DISMASK"/>
        </register>
      </register-group>
      <register-group name="GMAC_FRER" size="0x10">
        <register name="GMAC_FRER_CTRL_A" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Frame Elimination Control A Register ">
          <bitfield name="MEMBER_STREAM_1" caption="Pointer to Screener Type 2 Register" mask="0xF"/>
          <bitfield name="MEMBER_STREAM_2" caption="Pointer to Screener Type 2 Register" mask="0xF0"/>
          <bitfield name="OFFSET_VALUE" caption="Offset in Bytes from Start Packet Delimiter to MSB for 802.1CB Sequence Number" mask="0x1FF00"/>
          <bitfield name="USE_R_TAG" caption="Redundancy Tag Enable" mask="0x10000000" values="GMAC_FRER_CTRL_A__USE_R_TAG"/>
          <bitfield name="EN_SEQRECRST_TIMER" caption="802.1CB Sequence Recovery Reset Timer Enable" mask="0x20000000" values="GMAC_FRER_CTRL_A__EN_SEQRECRST_TIMER"/>
          <bitfield name="EN_VECTOR_REC_ALG" caption="802.1CB Vector Recovery Algorithm Enable" mask="0x40000000" values="GMAC_FRER_CTRL_A__EN_VECTOR_REC_ALG"/>
          <bitfield name="EN_ELIMINATION" caption="802.1CB Elimination of Received Frames Enable" mask="0x80000000" values="GMAC_FRER_CTRL_A__EN_ELIMINATION"/>
        </register>
        <register name="GMAC_FRER_CTRL_B" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Frame Elimination Control B Register ">
          <bitfield name="SEQ_REC_WINDOW" caption="Vector Recovery Window" mask="0x3F"/>
          <bitfield name="SEQ_NUM_LENGTH" caption="Number of Significants bits of the 802.1CB Sequence Number" mask="0x1F00"/>
        </register>
        <register name="GMAC_FRER_STAT_A" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Frame Elimination Statistics A Register ">
          <bitfield name="LATENT_ERRS" caption="Number of Sequence Numbers Seen Without a Duplicate (Clear on read)" mask="0x3FF"/>
          <bitfield name="VEC_REC_ROGUE" caption="Number of Dropped Frames (Clear on read)" mask="0x3FF0000"/>
        </register>
        <register name="GMAC_FRER_STAT_B" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Frame Elimination Statistics B Register ">
          <bitfield name="OUT_OF_ORDER" caption="Out of Order Sequence Numbers Received (Clear on read)" mask="0x3FF"/>
          <bitfield name="SEQRST_COUNT" caption="Number of Times the Sequence Recovery Reset Timer Decrements to Zero (Clear on read)" mask="0x3FF0000"/>
        </register>
      </register-group>
      <register-group name="GMAC_ST2CW" size="0x08">
        <register name="GMAC_ST2CW0R" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Screening Type 2 Compare Word 0 Register ">
          <bitfield name="MASKVAL" caption="Mask Value" mask="0xFFFF"/>
          <bitfield name="COMPVAL" caption="Compare Value" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_ST2CW1R" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Screening Type 2 Compare Word 1 Register ">
          <bitfield name="OFFSVAL" caption="Offset Value in Bytes" mask="0x7F"/>
          <bitfield name="OFFSSTRT" caption="Ethernet Frame Offset Start" mask="0x180" values="GMAC_ST2CW1R__OFFSSTRT"/>
          <bitfield name="DISMASK" caption="Disable Mask" mask="0x200" values="GMAC_ST2CW1R__DISMASK"/>
        </register>
      </register-group>
      <register-group name="GMAC" caption="Gigabit Ethernet MAC">
        <register name="GMAC_NCR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Network Control Register">
          <bitfield name="LBL" caption="Loop Back Local" mask="0x2" values="GMAC_NCR__LBL"/>
          <bitfield name="RXEN" caption="Receive Enable" mask="0x4" values="GMAC_NCR__RXEN"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x8" values="GMAC_NCR__TXEN"/>
          <bitfield name="MPE" caption="Management Port Enable" mask="0x10" values="GMAC_NCR__MPE"/>
          <bitfield name="CLRSTAT" caption="Clear Statistics Registers (Write-only)" mask="0x20" values="GMAC_NCR__CLRSTAT"/>
          <bitfield name="INCSTAT" caption="Increment Statistics Registers (Write-only)" mask="0x40"/>
          <bitfield name="WESTAT" caption="Write Enable for Statistics Registers" mask="0x80" values="GMAC_NCR__WESTAT"/>
          <bitfield name="BP" caption="Back Pressure" mask="0x100" values="GMAC_NCR__BP"/>
          <bitfield name="TSTART" caption="Start Transmission (Write-only)" mask="0x200" values="GMAC_NCR__TSTART"/>
          <bitfield name="THALT" caption="Transmit Halt (Write-only)" mask="0x400" values="GMAC_NCR__THALT"/>
          <bitfield name="TXPF" caption="Transmit Pause Frame (Write-only)" mask="0x800" values="GMAC_NCR__TXPF"/>
          <bitfield name="TXZQPF" caption="Transmit Zero Quantum Pause Frame (Write-only)" mask="0x1000" values="GMAC_NCR__TXZQPF"/>
          <bitfield name="SRTSM" caption="Store Receive Timestamp to Memory" mask="0x8000" values="GMAC_NCR__SRTSM"/>
          <bitfield name="ENPBPR" caption="Enable PFC Priority-based Pause Reception" mask="0x10000"/>
          <bitfield name="TXPBPF" caption="Transmit PFC Priority-based Pause Frame" mask="0x20000" values="GMAC_NCR__TXPBPF"/>
          <bitfield name="FNP" caption="Flush Next Packet" mask="0x40000" values="GMAC_NCR__FNP"/>
          <bitfield name="TXLPIEN" caption="Enable LPI Transmission" mask="0x80000"/>
          <bitfield name="PTPUNIENA" caption="Detection of Unicast PTP Frames Enable" mask="0x100000" values="GMAC_NCR__PTPUNIENA"/>
          <bitfield name="STUDPOFFSET" caption="Store UDP Offset" mask="0x400000" values="GMAC_NCR__STUDPOFFSET"/>
          <bitfield name="OSSMODE" caption="One Step Sync Mode" mask="0x1000000" values="GMAC_NCR__OSSMODE"/>
          <bitfield name="PFCCTL" caption="Multiple PFC Pause quantum Enable" mask="0x2000000" values="GMAC_NCR__PFCCTL"/>
          <bitfield name="EXTSELRQEN" caption="External Selection of Receive Queue Enable" mask="0x4000000" values="GMAC_NCR__EXTSELRQEN"/>
          <bitfield name="OSSCORR" caption="OSS Correction Field" mask="0x8000000"/>
          <bitfield name="IFGQAVCRED" caption="Credit-Based Shaping Algorithm Modification" mask="0x40000000" values="GMAC_NCR__IFGQAVCRED"/>
        </register>
        <register name="GMAC_NCFGR" offset="0x4" rw="RW" size="4" initval="0x00080000" caption="Network Configuration Register">
          <bitfield name="SPD" caption="Speed" mask="0x1"/>
          <bitfield name="FD" caption="Full Duplex" mask="0x2"/>
          <bitfield name="DNVLAN" caption="Discard Non-VLAN FRAMES" mask="0x4"/>
          <bitfield name="JFRAME" caption="Jumbo Frame Size" mask="0x8"/>
          <bitfield name="CAF" caption="Copy All Frames" mask="0x10"/>
          <bitfield name="NBC" caption="No Broadcast" mask="0x20"/>
          <bitfield name="MTIHEN" caption="Multicast Hash Enable" mask="0x40"/>
          <bitfield name="UNIHEN" caption="Unicast Hash Enable" mask="0x80"/>
          <bitfield name="MAXFS" caption="1536 Maximum Frame Size" mask="0x100"/>
          <bitfield name="GBE" caption="Gigabit Mode Enable" mask="0x400" values="GMAC_NCFGR__GBE"/>
          <bitfield name="RTY" caption="Retry Test0" mask="0x1000"/>
          <bitfield name="PEN" caption="Pause Enable" mask="0x2000"/>
          <bitfield name="RXBUFO" caption="Receive Buffer Offset" mask="0xC000"/>
          <bitfield name="LFERD" caption="Length Field Error Frame Discard" mask="0x10000"/>
          <bitfield name="RFCS" caption="Remove FCS" mask="0x20000"/>
          <bitfield name="CLK" caption="MDC CLock Division" mask="0x1C0000" values="GMAC_NCFGR__CLK"/>
          <bitfield name="DBW" caption="Data Bus Width" mask="0x600000"/>
          <bitfield name="DCPF" caption="Disable Copy of Pause Frames" mask="0x800000"/>
          <bitfield name="RXCOEN" caption="Receive Checksum Offload Enable" mask="0x1000000"/>
          <bitfield name="EFRHD" caption="Enable Frames Received in Half Duplex" mask="0x2000000"/>
          <bitfield name="IRXFCS" caption="Ignore RX FCS" mask="0x4000000"/>
          <bitfield name="IPGSEN" caption="IP Stretch Enable" mask="0x10000000"/>
          <bitfield name="RXBP" caption="Receive Bad Preamble" mask="0x20000000"/>
          <bitfield name="IRXER" caption="Ignore Receive Error from PHY" mask="0x40000000"/>
        </register>
        <register name="GMAC_NSR" offset="0x8" rw="R" size="4" caption="Network Status Register">
          <bitfield name="MDIO" caption="MDIO Input Status" mask="0x2"/>
          <bitfield name="IDLE" caption="PHY Management Logic Idle" mask="0x4"/>
          <bitfield name="PFCPAUSN" caption="PFC Pause Negotiated" mask="0x40"/>
          <bitfield name="RXLPIS" caption="LPI Indication" mask="0x80"/>
        </register>
        <register name="GMAC_UR" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="User Register">
          <bitfield name="MIM" caption="Media Interface Mode" mask="0x3" values="GMAC_UR__MIM"/>
          <bitfield name="REFCLK" caption="Source for the GMAC Reference Clock" mask="0x4" values="GMAC_UR__REFCLK"/>
          <bitfield name="HDFLCTLEN" caption="Half Duplex Flow Control Enable" mask="0x40" values="GMAC_UR__HDFLCTLEN"/>
        </register>
        <register name="GMAC_DCFGR" offset="0x10" rw="RW" size="4" initval="0x00020004" caption="DMA Configuration Register">
          <bitfield name="FBLDO" caption="Fixed Burst Length for DMA Data Operations:" mask="0x1F" values="GMAC_DCFGR__FBLDO"/>
          <bitfield name="ESMA" caption="Endian Swap Mode Enable for Management Descriptor Accesses" mask="0x40" values="GMAC_DCFGR__ESMA"/>
          <bitfield name="ESPA" caption="Endian Swap Mode Enable for Packet Data Accesses" mask="0x80" values="GMAC_DCFGR__ESPA"/>
          <bitfield name="RXBMS" caption="Receiver Packet Buffer Memory Size Select" mask="0x300" values="GMAC_DCFGR__RXBMS"/>
          <bitfield name="TXPBMS" caption="Transmitter Packet Buffer Memory Size Select" mask="0x400" values="GMAC_DCFGR__TXPBMS"/>
          <bitfield name="TXCOEN" caption="Transmitter Checksum Generation Offload Enable" mask="0x800"/>
          <bitfield name="INFLASTEN" caption="Infinite Size for Last Buffer Enable" mask="0x1000"/>
          <bitfield name="CRCERRREP" caption="CRC Errors Report" mask="0x2000" values="GMAC_DCFGR__CRCERRREP"/>
          <bitfield name="DRBS" caption="DMA Receive Buffer Size" mask="0xFF0000" values="GMAC_DCFGR__DRBS"/>
          <bitfield name="DDRP" caption="DMA Discard Receive Packets" mask="0x1000000"/>
          <bitfield name="RXFOMAXB" caption="Force Receive Max Burst Length" mask="0x2000000"/>
          <bitfield name="TXFOMAXB" caption="Force Transmit Max Burst Length" mask="0x4000000"/>
          <bitfield name="RXBD_EXTENDED" caption="Receive Buffer Descriptor Extended Mode" mask="0x10000000" values="GMAC_DCFGR__RXBD_EXTENDED"/>
          <bitfield name="TXBD_EXTENDED" caption="Transmit Buffer Descriptor Extended Mode" mask="0x20000000" values="GMAC_DCFGR__TXBD_EXTENDED"/>
        </register>
        <register name="GMAC_TSR" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Transmit Status Register">
          <bitfield name="UBR" caption="Used Bit Read" mask="0x1"/>
          <bitfield name="COL" caption="Collision Occurred" mask="0x2"/>
          <bitfield name="RLE" caption="Retry Limit Exceeded" mask="0x4"/>
          <bitfield name="TXGO" caption="Transmit Go (Read only)" mask="0x8"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x10"/>
          <bitfield name="TXCOMP" caption="Transmit Complete" mask="0x20"/>
          <bitfield name="LCO" caption="Late Collision Occurred" mask="0x80"/>
          <bitfield name="HRESP" caption="System Bus Response" mask="0x100"/>
          <bitfield name="TXMACLCK" caption="Transmit MAC Lockup (Clear by Writing a 1)" mask="0x200"/>
          <bitfield name="TXDMALCK" caption="Transmit DMA Lockup (Clear by Writing a 1)" mask="0x400"/>
        </register>
        <register name="GMAC_RBQB" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Receive Buffer Queue Base Address Register">
          <bitfield name="RXQDIS" caption="Receive Queue Disable" mask="0x1" values="GMAC_RBQB__RXQDIS"/>
          <bitfield name="ADDR" caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_TBQB" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Queue Base Address Register">
          <bitfield name="TXQDIS" caption="Transmit Queue Disable" mask="0x1" values="GMAC_TBQB__TXQDIS"/>
          <bitfield name="ADDR" caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_RSR" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Receive Status Register">
          <bitfield name="BNA" caption="Buffer Not Available" mask="0x1"/>
          <bitfield name="REC" caption="Frame Received" mask="0x2"/>
          <bitfield name="RXOVR" caption="Receive Overrun" mask="0x4"/>
          <bitfield name="HNO" caption="System Bus Error" mask="0x8"/>
          <bitfield name="RXMACLCK" caption="Receive MAC Lockup (Clear by Writing a 1)" mask="0x10"/>
          <bitfield name="RXDMALCK" caption="Receive DMA Lockup (Clear by Writing a 1)" mask="0x20"/>
        </register>
        <register name="GMAC_ISR" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="MFS" caption="Management Frame Sent (Cleared on read)" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete (Cleared on read)" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read (Cleared on read)" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read (Cleared on read)" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun (Cleared on read)" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision (Cleared on read)" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error (Cleared on read)" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete (Cleared on read)" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun (Cleared on read)" mask="0x400"/>
          <bitfield name="HRESP" caption="System Bus Error (Cleared on read)" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received (Cleared on read)" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero (Cleared on read)" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted (Cleared on read)" mask="0x4000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received (Cleared on read)" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received (Cleared on read)" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted (Cleared on read)" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted (Cleared on read)" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received (Cleared on read)" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received (Cleared on read)" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted (Cleared on read)" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted (Cleared on read)" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment (Cleared on read)" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Receive LPI indication Status Bit Change (Cleared on read)" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison (Cleared on read)" mask="0x20000000"/>
          <bitfield name="RXLCK" caption="Receive Path Lockup Detected" mask="0x40000000"/>
          <bitfield name="TXLCK" caption="Transmit Path Lockup Detected" mask="0x80000000"/>
        </register>
        <register name="GMAC_IER" offset="0x28" rw="W" size="4" atomic-op="set:GMAC_IMR" caption="Interrupt Enable Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
          <bitfield name="RXLCK" caption="Receive Path Lockup Detected" mask="0x40000000"/>
          <bitfield name="TXLCK" caption="Transmit Path Lockup Detected" mask="0x80000000"/>
        </register>
        <register name="GMAC_IDR" offset="0x2C" rw="W" size="4" atomic-op="clear:GMAC_IMR" caption="Interrupt Disable Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
          <bitfield name="RXLCK" caption="Receive Path Lockup Detected" mask="0x40000000"/>
          <bitfield name="TXLCK" caption="Transmit Path Lockup Detected" mask="0x80000000"/>
        </register>
        <register name="GMAC_IMR" offset="0x30" rw="RW" size="4" initval="0x07FFFFFF" caption="Interrupt Mask Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
          <bitfield name="RXLCK" caption="Receive Path Lockup Detected" mask="0x40000000"/>
          <bitfield name="TXLCK" caption="Transmit Path Lockup Detected" mask="0x80000000"/>
        </register>
        <register name="GMAC_MAN" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="PHY Maintenance Register">
          <bitfield name="DATA" caption="PHY Data" mask="0xFFFF"/>
          <bitfield name="WTN" caption="Write Ten" mask="0x30000"/>
          <bitfield name="REGA" caption="Register Address" mask="0x7C0000"/>
          <bitfield name="PHYA" caption="PHY Address" mask="0xF800000"/>
          <bitfield name="OP" caption="Operation" mask="0x30000000" values="GMAC_MAN__OP"/>
          <bitfield name="CLTTO" caption="Clause 22 Operation" mask="0x40000000" values="GMAC_MAN__CLTTO"/>
          <bitfield name="WZO" caption="Write ZERO" mask="0x80000000"/>
        </register>
        <register name="GMAC_RPQ" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Receive Pause Quantum Register">
          <bitfield name="RPQ" caption="Received Pause Quantum" mask="0xFFFF"/>
        </register>
        <register name="GMAC_TPQ" offset="0x3C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Transmit Pause Quantum Register">
          <bitfield name="TPQ" caption="Transmit Pause Quantum" mask="0xFFFF"/>
          <bitfield name="P1TPQ" caption="Priority 1 Transmit Pause Quantum" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_TPSF" offset="0x40" rw="RW" size="4" initval="0x00000FFF" caption="TX Partial Store and Forward Register">
          <bitfield name="TPB1ADR" caption="Transmit Partial Store and Forward Address" mask="0xFFF"/>
          <bitfield name="ENTXP" caption="Enable TX Partial Store and Forward Operation" mask="0x80000000"/>
        </register>
        <register name="GMAC_RPSF" offset="0x44" rw="RW" size="4" initval="0x00000FFF" caption="RX Partial Store and Forward Register">
          <bitfield name="RPB1ADR" caption="Receive Partial Store and Forward Address" mask="0x3FF"/>
          <bitfield name="ENRXP" caption="Enable RX Partial Store and Forward Operation" mask="0x80000000"/>
        </register>
        <register name="GMAC_RJFML" offset="0x48" rw="RW" size="4" initval="0x00003FFF" caption="RX Jumbo Frame Max Length Register">
          <bitfield name="FML" caption="Frame Max Length" mask="0x3FFF"/>
        </register>
        <register name="GMAC_INTM" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="Interrupt Moderation Register">
          <bitfield name="RXINTMOD" caption="Receive Interrupt Moderation" mask="0xFF"/>
          <bitfield name="TXINTMOD" caption="Transmit Interrupt Moderation" mask="0xFF0000"/>
        </register>
        <register name="GMAC_SYSWT" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="System Wake-Up Time Register">
          <bitfield name="SYSWKUPTIME" caption="System Wake-up Time" mask="0xFFFF"/>
        </register>
        <register name="GMAC_LCKUP_CFGR" offset="0x68" rw="RW" size="4" initval="0x07FFFFFF" caption="Lockup Configuration Register">
          <bitfield name="PRESCALER" caption="Prescaler Value for Timeout" mask="0xFFFF"/>
          <bitfield name="DMA_LOCKUP_TIME" caption="Timeout Value for Receive and Transmit DMA" mask="0x7FF0000"/>
          <bitfield name="LCKUP_REC_EN" caption="Lockup RecoveryEnable" mask="0x8000000" values="GMAC_LCKUP_CFGR__LCKUP_REC_EN"/>
          <bitfield name="RXMAC_LCKUP_EN" caption="Receive MAC Lockup Detector Enable" mask="0x10000000" values="GMAC_LCKUP_CFGR__RXMAC_LCKUP_EN"/>
          <bitfield name="RXDMA_LCKUP_EN" caption="Receive DMA Lockup Detector Enable" mask="0x20000000" values="GMAC_LCKUP_CFGR__RXDMA_LCKUP_EN"/>
          <bitfield name="TXMAC_LCKUP_EN" caption="Transmit MAC Lockup Detector Enable" mask="0x40000000" values="GMAC_LCKUP_CFGR__TXMAC_LCKUP_EN"/>
          <bitfield name="TXDMA_LCKUP_EN" caption="Transmit DMA Lockup Detector Enable" mask="0x80000000" values="GMAC_LCKUP_CFGR__TXDMA_LCKUP_EN"/>
        </register>
        <register name="GMAC_LCKUP_TIME" offset="0x6C" rw="RW" size="4" initval="0x07FFFFFF" caption="MAC Lockup Detection Time register">
          <bitfield name="RX_MAC_LOCKUP_TIME" caption="Receive MAC Lockup Detector Time" mask="0xFFFF"/>
          <bitfield name="TX_MAC_LOCKUP_TIME" caption="Transmit MAC Lockup Detector Time" mask="0x7FF0000"/>
        </register>
        <register name="GMAC_TXDMA_LCKUP_CR" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="Transmit DMA Lockup Control Register">
          <bitfield name="LCKUP_EN_Q0" caption="Transmit DMA Lockup Detector Enable for Queue 0" mask="0x1" values="GMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q1" caption="Transmit DMA Lockup Detector Enable for Queue 1" mask="0x2" values="GMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q2" caption="Transmit DMA Lockup Detector Enable for Queue 2" mask="0x4" values="GMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q3" caption="Transmit DMA Lockup Detector Enable for Queue 3" mask="0x8" values="GMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q4" caption="Transmit DMA Lockup Detector Enable for Queue 4" mask="0x10" values="GMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q5" caption="Transmit DMA Lockup Detector Enable for Queue 5" mask="0x20" values="GMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
        </register>
        <register name="GMAC_RX_WATERMARK" offset="0x7C" rw="RW" size="4" initval="0x00000000" caption="Receive Watermark Register">
          <bitfield name="RX_HIGH_WATERMARK0" caption="Transmit DMA Lockup Detector Enable for Queue 0" mask="0x1"/>
          <bitfield name="RX_HIGH_WATERMARK1" caption="Transmit DMA Lockup Detector Enable for Queue 1" mask="0x2"/>
          <bitfield name="RX_HIGH_WATERMARK2" caption="Transmit DMA Lockup Detector Enable for Queue 2" mask="0x4"/>
          <bitfield name="RX_HIGH_WATERMARK3" caption="Transmit DMA Lockup Detector Enable for Queue 3" mask="0x8"/>
          <bitfield name="RX_HIGH_WATERMARK4" caption="Transmit DMA Lockup Detector Enable for Queue 4" mask="0x10"/>
          <bitfield name="RX_HIGH_WATERMARK5" caption="Transmit DMA Lockup Detector Enable for Queue 5" mask="0x20"/>
          <bitfield name="RX_HIGH_WATERMARK6" caption="Transmit DMA Lockup Detector Enable for Queue 6" mask="0x40"/>
          <bitfield name="RX_HIGH_WATERMARK7" caption="Transmit DMA Lockup Detector Enable for Queue 7" mask="0x80"/>
          <bitfield name="RX_HIGH_WATERMARK8" caption="Transmit DMA Lockup Detector Enable for Queue 8" mask="0x100"/>
          <bitfield name="RX_HIGH_WATERMARK9" caption="Transmit DMA Lockup Detector Enable for Queue 9" mask="0x200"/>
          <bitfield name="RX_HIGH_WATERMARK10" caption="Transmit DMA Lockup Detector Enable for Queue 10" mask="0x400"/>
          <bitfield name="RX_HIGH_WATERMARK11" caption="Transmit DMA Lockup Detector Enable for Queue 11" mask="0x800"/>
          <bitfield name="RX_HIGH_WATERMARK12" caption="Transmit DMA Lockup Detector Enable for Queue 12" mask="0x1000"/>
          <bitfield name="RX_HIGH_WATERMARK13" caption="Transmit DMA Lockup Detector Enable for Queue 13" mask="0x2000"/>
          <bitfield name="RX_HIGH_WATERMARK14" caption="Transmit DMA Lockup Detector Enable for Queue 14" mask="0x4000"/>
          <bitfield name="RX_HIGH_WATERMARK15" caption="Transmit DMA Lockup Detector Enable for Queue 15" mask="0x8000"/>
          <bitfield name="RX_LOW_WATERMARK0" caption="Transmit DMA Lockup Detector Enable for Queue 0" mask="0x10000"/>
          <bitfield name="RX_LOW_WATERMARK1" caption="Transmit DMA Lockup Detector Enable for Queue 1" mask="0x20000"/>
          <bitfield name="RX_LOW_WATERMARK2" caption="Transmit DMA Lockup Detector Enable for Queue 2" mask="0x40000"/>
          <bitfield name="RX_LOW_WATERMARK3" caption="Transmit DMA Lockup Detector Enable for Queue 3" mask="0x80000"/>
          <bitfield name="RX_LOW_WATERMARK4" caption="Transmit DMA Lockup Detector Enable for Queue 4" mask="0x100000"/>
          <bitfield name="RX_LOW_WATERMARK5" caption="Transmit DMA Lockup Detector Enable for Queue 5" mask="0x200000"/>
          <bitfield name="RX_LOW_WATERMARK6" caption="Transmit DMA Lockup Detector Enable for Queue 6" mask="0x400000"/>
          <bitfield name="RX_LOW_WATERMARK7" caption="Transmit DMA Lockup Detector Enable for Queue 7" mask="0x800000"/>
          <bitfield name="RX_LOW_WATERMARK8" caption="Transmit DMA Lockup Detector Enable for Queue 8" mask="0x1000000"/>
          <bitfield name="RX_LOW_WATERMARK9" caption="Transmit DMA Lockup Detector Enable for Queue 9" mask="0x2000000"/>
          <bitfield name="RX_LOW_WATERMARK10" caption="Transmit DMA Lockup Detector Enable for Queue 10" mask="0x4000000"/>
          <bitfield name="RX_LOW_WATERMARK11" caption="Transmit DMA Lockup Detector Enable for Queue 11" mask="0x8000000"/>
          <bitfield name="RX_LOW_WATERMARK12" caption="Transmit DMA Lockup Detector Enable for Queue 12" mask="0x10000000"/>
          <bitfield name="RX_LOW_WATERMARK13" caption="Transmit DMA Lockup Detector Enable for Queue 13" mask="0x20000000"/>
          <bitfield name="RX_LOW_WATERMARK14" caption="Transmit DMA Lockup Detector Enable for Queue 14" mask="0x40000000"/>
          <bitfield name="RX_LOW_WATERMARK15" caption="Transmit DMA Lockup Detector Enable for Queue 15" mask="0x80000000"/>
        </register>
        <register name="GMAC_HRB" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Hash Register Bottom">
          <bitfield name="ADDR" caption="Hash Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_HRT" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="Hash Register Top">
          <bitfield name="ADDR" caption="Hash Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAB1" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="Specific Address 1 Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAT1" offset="0x8C" rw="RW" size="4" initval="0x00000000" caption="Specific Address 1 Top Register">
          <bitfield name="ADDR" caption="Specific Address 1" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_SAT1__FILTSORD"/>
        </register>
        <register name="GMAC_SAB2" offset="0x90" rw="RW" size="4" initval="0x00000000" caption="Specific Address 2 Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 2" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAT2" offset="0x94" rw="RW" size="4" initval="0x00000000" caption="Specific Address 2 Top Register">
          <bitfield name="ADDR" caption="Specific Address 2" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_SAT2__FILTSORD"/>
          <bitfield name="FILTBMASK" caption="Filter Bytes Mask" mask="0x3F000000" values="GMAC_SAT2__FILTBMASK"/>
        </register>
        <register name="GMAC_SAB3" offset="0x98" rw="RW" size="4" initval="0x00000000" caption="Specific Address 3 Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 3" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAT3" offset="0x9C" rw="RW" size="4" initval="0x00000000" caption="Specific Address 3 Top Register">
          <bitfield name="ADDR" caption="Specific Address 3" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_SAT3__FILTSORD"/>
          <bitfield name="FILTBMASK" caption="Filter Bytes Mask" mask="0x3F000000" values="GMAC_SAT3__FILTBMASK"/>
        </register>
        <register name="GMAC_SAB4" offset="0xA0" rw="RW" size="4" initval="0x00000000" caption="Specific Address 4 Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 4" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAT4" offset="0xA4" rw="RW" size="4" initval="0x00000000" caption="Specific Address 4 Top Register">
          <bitfield name="ADDR" caption="Specific Address 4" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_SAT4__FILTSORD"/>
          <bitfield name="FILTBMASK" caption="Filter Bytes Mask" mask="0x3F000000" values="GMAC_SAT4__FILTBMASK"/>
        </register>
        <register name="GMAC_TIDM1" offset="0xA8" rw="RW" size="4" initval="0x00000000" caption="Type ID Match 1 Register">
          <bitfield name="TID" caption="Type ID Match 1" mask="0xFFFF"/>
          <bitfield name="ENID1" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_TIDM1__ENID1"/>
        </register>
        <register name="GMAC_TIDM2" offset="0xAC" rw="RW" size="4" initval="0x00000000" caption="Type ID Match 2 Register">
          <bitfield name="TID" caption="Type ID Match 2" mask="0xFFFF"/>
          <bitfield name="ENID2" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_TIDM2__ENID2"/>
        </register>
        <register name="GMAC_TIDM3" offset="0xB0" rw="RW" size="4" initval="0x00000000" caption="Type ID Match 3 Register">
          <bitfield name="TID" caption="Type ID Match 3" mask="0xFFFF"/>
          <bitfield name="ENID3" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_TIDM3__ENID3"/>
        </register>
        <register name="GMAC_TIDM4" offset="0xB4" rw="RW" size="4" initval="0x00000000" caption="Type ID Match 4 Register">
          <bitfield name="TID" caption="Type ID Match 4" mask="0xFFFF"/>
          <bitfield name="ENID4" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_TIDM4__ENID4"/>
        </register>
        <register name="GMAC_WOL" offset="0xB8" rw="RW" size="4" initval="0x00000000" caption="Wake on LAN Register">
          <bitfield name="IP" caption="ARP Request IP Address" mask="0xFFFF"/>
          <bitfield name="MAG" caption="Magic Packet Event Enable" mask="0x10000"/>
          <bitfield name="ARP" caption="ARP Request Event Enable" mask="0x20000"/>
          <bitfield name="SA1" caption="Specific Address Register 1 Event Enable" mask="0x40000"/>
          <bitfield name="MTI" caption="Multicast Hash Event Enable" mask="0x80000"/>
        </register>
        <register name="GMAC_IPGS" offset="0xBC" rw="RW" size="4" initval="0x00000000" caption="IPG Stretch Register">
          <bitfield name="FL" caption="Frame Length" mask="0xFFFF"/>
        </register>
        <register name="GMAC_SVLAN" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="Stacked VLAN Register">
          <bitfield name="VLAN_TYPE" caption="User Defined VLAN_TYPE Field" mask="0xFFFF"/>
          <bitfield name="ESVLAN" caption="Enable Stacked VLAN Processing Mode" mask="0x80000000" values="GMAC_SVLAN__ESVLAN"/>
        </register>
        <register name="GMAC_TPFCP" offset="0xC4" rw="RW" size="4" initval="0x00000000" caption="Transmit PFC Pause Register">
          <bitfield name="PEV" caption="Priority Enable Vector" mask="0xFF"/>
          <bitfield name="PQ" caption="Pause Quantum" mask="0xFF00"/>
        </register>
        <register name="GMAC_SAMB1" offset="0xC8" rw="RW" size="4" initval="0x00000000" caption="Specific Address 1 Mask Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 1 Mask" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAMT1" offset="0xCC" rw="RW" size="4" initval="0x00000000" caption="Specific Address 1 Mask Top Register">
          <bitfield name="ADDR" caption="Specific Address 1 Mask" mask="0xFFFF"/>
        </register>
        <register name="GMAC_AMRX" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="System Memory Address Mask for RX Data Buffer Accesses Register">
          <bitfield name="MSBADDRMSK" caption="Mask of the Receive Data Buffer Address" mask="0xF"/>
          <bitfield name="MSBADDR" caption="MSB of the Receive Data Buffer Address" mask="0xF0000000"/>
        </register>
        <register name="GMAC_RXUDAR" offset="0xD4" rw="RW" size="4" initval="0x00000000" caption="PTP RX Unicast IP Destination Address Register">
          <bitfield name="RXUDA" caption="Receive Unicast Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TXUDAR" offset="0xD8" rw="RW" size="4" initval="0x00000000" caption="PTP TX Unicast IP Destination Address Register">
          <bitfield name="TXUDA" caption="Transmit Unicast Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_NSC" offset="0xDC" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Nanosecond Comparison Register">
          <bitfield name="NANOSEC" caption="1588 Timer Nanosecond Comparison Value" mask="0x3FFFFF"/>
        </register>
        <register name="GMAC_SCL" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Second Comparison Low Register">
          <bitfield name="SEC" caption="1588 Timer Second Comparison Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SCH" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Second Comparison High Register">
          <bitfield name="SEC" caption="1588 Timer Second Comparison Value" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EFTSH" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Transmitted Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EFRSH" offset="0xEC" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Received Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_PEFTSH" offset="0xF0" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Transmitted Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_PEFRSH" offset="0xF4" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Received Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_OTLO" offset="0x100" rw="R" size="4" initval="0x00000000" caption="Octets Transmitted Low Register">
          <bitfield name="TXO" caption="Transmitted Octets" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_OTHI" offset="0x104" rw="R" size="4" initval="0x00000000" caption="Octets Transmitted High Register">
          <bitfield name="TXO" caption="Transmitted Octets" mask="0xFFFF"/>
        </register>
        <register name="GMAC_FT" offset="0x108" rw="R" size="4" initval="0x00000000" caption="Frames Transmitted Register">
          <bitfield name="FTX" caption="Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_BCFT" offset="0x10C" rw="R" size="4" initval="0x00000000" caption="Broadcast Frames Transmitted Register">
          <bitfield name="BFTX" caption="Broadcast Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_MFT" offset="0x110" rw="R" size="4" initval="0x00000000" caption="Multicast Frames Transmitted Register">
          <bitfield name="MFTX" caption="Multicast Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_PFT" offset="0x114" rw="R" size="4" initval="0x00000000" caption="Pause Frames Transmitted Register">
          <bitfield name="PFTX" caption="Pause Frames Transmitted Register" mask="0xFFFF"/>
        </register>
        <register name="GMAC_BFT64" offset="0x118" rw="R" size="4" initval="0x00000000" caption="64 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="64 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT127" offset="0x11C" rw="R" size="4" initval="0x00000000" caption="65 to 127 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="65 to 127 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT255" offset="0x120" rw="R" size="4" initval="0x00000000" caption="128 to 255 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="128 to 255 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT511" offset="0x124" rw="R" size="4" initval="0x00000000" caption="256 to 511 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="256 to 511 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT1023" offset="0x128" rw="R" size="4" initval="0x00000000" caption="512 to 1023 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="512 to 1023 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT1518" offset="0x12C" rw="R" size="4" initval="0x00000000" caption="1024 to 1518 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="1024 to 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_GTBFT1518" offset="0x130" rw="R" size="4" initval="0x00000000" caption="Greater Than 1518 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="Greater than 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TUR" offset="0x134" rw="R" size="4" initval="0x00000000" caption="Transmit Underruns Register">
          <bitfield name="TXUNR" caption="Transmit Underruns" mask="0x3FF"/>
        </register>
        <register name="GMAC_SCF" offset="0x138" rw="R" size="4" initval="0x00000000" caption="Single Collision Frames Register">
          <bitfield name="SCOL" caption="Single Collision" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_MCF" offset="0x13C" rw="R" size="4" initval="0x00000000" caption="Multiple Collision Frames Register">
          <bitfield name="MCOL" caption="Multiple Collision" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_EC" offset="0x140" rw="R" size="4" initval="0x00000000" caption="Excessive Collisions Register">
          <bitfield name="XCOL" caption="Excessive Collisions" mask="0x3FF"/>
        </register>
        <register name="GMAC_LC" offset="0x144" rw="R" size="4" initval="0x00000000" caption="Late Collisions Register">
          <bitfield name="LCOL" caption="Late Collisions" mask="0x3FF"/>
        </register>
        <register name="GMAC_DTF" offset="0x148" rw="R" size="4" initval="0x00000000" caption="Deferred Transmission Frames Register">
          <bitfield name="DEFT" caption="Deferred Transmission" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_CSE" offset="0x14C" rw="R" size="4" initval="0x00000000" caption="Carrier Sense Errors Register">
          <bitfield name="CSR" caption="Carrier Sense Error" mask="0x3FF"/>
        </register>
        <register name="GMAC_ORLO" offset="0x150" rw="R" size="4" initval="0x00000000" caption="Octets Received Low Received Register">
          <bitfield name="RXO" caption="Received Octets" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_ORHI" offset="0x154" rw="R" size="4" initval="0x00000000" caption="Octets Received High Received Register">
          <bitfield name="RXO" caption="Received Octets" mask="0xFFFF"/>
        </register>
        <register name="GMAC_FR" offset="0x158" rw="R" size="4" initval="0x00000000" caption="Frames Received Register">
          <bitfield name="FRX" caption="Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_BCFR" offset="0x15C" rw="R" size="4" initval="0x00000000" caption="Broadcast Frames Received Register">
          <bitfield name="BFRX" caption="Broadcast Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_MFR" offset="0x160" rw="R" size="4" initval="0x00000000" caption="Multicast Frames Received Register">
          <bitfield name="MFRX" caption="Multicast Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_PFR" offset="0x164" rw="R" size="4" initval="0x00000000" caption="Pause Frames Received Register">
          <bitfield name="PFRX" caption="Pause Frames Received Register" mask="0xFFFF"/>
        </register>
        <register name="GMAC_BFR64" offset="0x168" rw="R" size="4" initval="0x00000000" caption="64 Byte Frames Received Register">
          <bitfield name="NFRX" caption="64 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR127" offset="0x16C" rw="R" size="4" initval="0x00000000" caption="65 to 127 Byte Frames Received Register">
          <bitfield name="NFRX" caption="65 to 127 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR255" offset="0x170" rw="R" size="4" initval="0x00000000" caption="128 to 255 Byte Frames Received Register">
          <bitfield name="NFRX" caption="128 to 255 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR511" offset="0x174" rw="R" size="4" initval="0x00000000" caption="256 to 511 Byte Frames Received Register">
          <bitfield name="NFRX" caption="256 to 511 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR1023" offset="0x178" rw="R" size="4" initval="0x00000000" caption="512 to 1023 Byte Frames Received Register">
          <bitfield name="NFRX" caption="512 to 1023 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR1518" offset="0x17C" rw="R" size="4" initval="0x00000000" caption="1024 to 1518 Byte Frames Received Register">
          <bitfield name="NFRX" caption="1024 to 1518 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TMXBFR" offset="0x180" rw="R" size="4" initval="0x00000000" caption="1519 to Maximum Byte Frames Received Register">
          <bitfield name="NFRX" caption="1519 to Maximum Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_UFR" offset="0x184" rw="R" size="4" initval="0x00000000" caption="Undersize Frames Received Register">
          <bitfield name="UFRX" caption="Undersize Frames Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_OFR" offset="0x188" rw="R" size="4" initval="0x00000000" caption="Oversize Frames Received Register">
          <bitfield name="OFRX" caption="Oversized Frames Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_JR" offset="0x18C" rw="R" size="4" initval="0x00000000" caption="Jabbers Received Register">
          <bitfield name="JRX" caption="Jabbers Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_FCSE" offset="0x190" rw="R" size="4" initval="0x00000000" caption="Frame Check Sequence Errors Register">
          <bitfield name="FCKR" caption="Frame Check Sequence Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_LFFE" offset="0x194" rw="R" size="4" initval="0x00000000" caption="Length Field Frame Errors Register">
          <bitfield name="LFER" caption="Length Field Frame Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_RSE" offset="0x198" rw="R" size="4" initval="0x00000000" caption="Receive Symbol Errors Register">
          <bitfield name="RXSE" caption="Receive Symbol Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_AE" offset="0x19C" rw="R" size="4" initval="0x00000000" caption="Alignment Errors Register">
          <bitfield name="AER" caption="Alignment Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_RRE" offset="0x1A0" rw="R" size="4" initval="0x00000000" caption="Receive Resource Errors Register">
          <bitfield name="RXRER" caption="Receive Resource Errors" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_ROE" offset="0x1A4" rw="R" size="4" initval="0x00000000" caption="Receive Overrun Register">
          <bitfield name="RXOVR" caption="Receive Overruns" mask="0x3FF"/>
        </register>
        <register name="GMAC_IHCE" offset="0x1A8" rw="R" size="4" initval="0x00000000" caption="IP Header Checksum Errors Register">
          <bitfield name="HCKER" caption="IP Header Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_TCE" offset="0x1AC" rw="R" size="4" initval="0x00000000" caption="TCP Checksum Errors Register">
          <bitfield name="TCKER" caption="TCP Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_UCE" offset="0x1B0" rw="R" size="4" initval="0x00000000" caption="UDP Checksum Errors Register">
          <bitfield name="UCKER" caption="UDP Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_FLRXPCR" offset="0x1B4" rw="R" size="4" initval="0x00000000" caption="Flushed Received Packets Counter Register">
          <bitfield name="COUNT" caption="Flushed Received Packets Count (cleared on read)" mask="0xFFFF"/>
        </register>
        <register name="GMAC_TISUBN" offset="0x1BC" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Increment Sub-nanoseconds Register">
          <bitfield name="MSBTIR" caption="Most Significant Bits of Timer Increment Register" mask="0xFFFF"/>
          <bitfield name="LSBTIR" caption="Lower Significant Bits of Timer Increment Register" mask="0xFF000000"/>
        </register>
        <register name="GMAC_TSH" offset="0x1C0" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Seconds High Register">
          <bitfield name="TCS" caption="Timer Count in Seconds" mask="0xFFFF"/>
        </register>
        <register name="GMAC_TSL" offset="0x1D0" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Seconds Low Register">
          <bitfield name="TCS" caption="Timer Count in Seconds" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TN" offset="0x1D4" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Nanoseconds Register">
          <bitfield name="TNS" caption="Timer Count in Nanoseconds" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_TA" offset="0x1D8" rw="W" size="4" caption="1588 Timer Adjust Register">
          <bitfield name="ITDT" caption="Increment/Decrement" mask="0x3FFFFFFF"/>
          <bitfield name="ADJ" caption="Adjust 1588 Timer" mask="0x80000000"/>
        </register>
        <register name="GMAC_TI" offset="0x1DC" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Increment Register">
          <bitfield name="CNS" caption="Count Nanoseconds" mask="0xFF"/>
          <bitfield name="ACNS" caption="Alternative Count Nanoseconds" mask="0xFF00"/>
          <bitfield name="NIT" caption="Number of Increments" mask="0xFF0000"/>
        </register>
        <register name="GMAC_EFTSL" offset="0x1E0" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Transmitted Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EFTN" offset="0x1E4" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Transmitted Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_EFRSL" offset="0x1E8" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Received Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EFRN" offset="0x1EC" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Received Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_PEFTSL" offset="0x1F0" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Transmitted Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_PEFTN" offset="0x1F4" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Transmitted Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_PEFRSL" offset="0x1F8" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Received Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_PEFRN" offset="0x1FC" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Received Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_RXLPI" offset="0x270" rw="R" size="4" initval="0x00000000" caption="Received LPI Transitions">
          <bitfield name="COUNT" caption="Count of Received LPI transitions (cleared on read)" mask="0xFFFF"/>
        </register>
        <register name="GMAC_RXLPITIME" offset="0x274" rw="R" size="4" initval="0x00000000" caption="Received LPI Time">
          <bitfield name="LPITIME" caption="Time in LPI (cleared on read)" mask="0xFFFFFF"/>
        </register>
        <register name="GMAC_TXLPI" offset="0x278" rw="R" size="4" initval="0x00000000" caption="Transmit LPI Transitions">
          <bitfield name="COUNT" caption="Count of LPI transitions (cleared on read)" mask="0xFFFF"/>
        </register>
        <register name="GMAC_TXLPITIME" offset="0x27C" rw="R" size="4" initval="0x00000000" caption="Transmit LPI Time">
          <bitfield name="LPITIME" caption="Time in LPI (cleared on read)" mask="0xFFFFFF"/>
        </register>
        <register name="GMAC_ISRPQ" offset="0x400" rw="R" size="4" count="5" initval="0x00000000" caption="Interrupt Status Register Priority Queue (index = 1)">
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
        </register>
        <register name="GMAC_TBQBAPQ" offset="0x440" rw="RW" size="4" count="5" initval="0x00000000" caption="Transmit Buffer Queue Base Address Register Priority Queue (index = 1)">
          <bitfield name="TXBQDIS" caption="Transmit Buffer Queue Disable" mask="0x1" values="GMAC_TBQBAPQ__TXBQDIS"/>
          <bitfield name="TXBQBA" caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_RBQBAPQ" offset="0x480" rw="RW" size="4" count="5" initval="0x00000000" caption="Receive Buffer Queue Base Address Register Priority Queue (index = 1)">
          <bitfield name="RXBQDIS" caption="Receive Buffer Queue Disable" mask="0x1" values="GMAC_RBQBAPQ__RXBQDIS"/>
          <bitfield name="RXBQBA" caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_RBSRPQ" offset="0x4A0" rw="RW" size="4" count="5" initval="0x00000002" caption="Receive Buffer Size Register Priority Queue (index = 1)">
          <bitfield name="RBS" caption="Receive Buffer Size" mask="0xFF" values="GMAC_RBSRPQ__RBS"/>
        </register>
        <register name="GMAC_CBSCR" offset="0x4BC" rw="RW" size="4" initval="0x00000000" caption="Credit-Based Shaping Control Register">
          <bitfield name="QAE" caption="Queue A CBS Enable" mask="0x1" values="GMAC_CBSCR__QAE"/>
          <bitfield name="QBE" caption="Queue B CBS Enable" mask="0x2" values="GMAC_CBSCR__QBE"/>
        </register>
        <register name="GMAC_CBSISQA" offset="0x4C0" rw="RW" size="4" initval="0x00000000" caption="Credit-Based Shaping IdleSlope Register for Queue A">
          <bitfield name="IS" caption="IdleSlope" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_CBSISQB" offset="0x4C4" rw="RW" size="4" initval="0x00000000" caption="Credit-Based Shaping IdleSlope Register for Queue B">
          <bitfield name="IS" caption="IdleSlope" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TQUBA" offset="0x4C8" rw="RW" size="4" initval="0x00000000" caption="32 MSB Transmit Buffer Descriptor Queue Base Address Register">
          <bitfield name="TQUBA" caption="Transmit Queue Upper Buffer Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TXBDCTRL" offset="0x4CC" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Data Control Register">
          <bitfield name="TSMODE" caption="Transmit Descriptor Timestamp Insertion Mode" mask="0x30" values="GMAC_TXBDCTRL__TSMODE"/>
        </register>
        <register name="GMAC_RXBDCTRL" offset="0x4D0" rw="RW" size="4" initval="0x00000000" caption="Receive Buffer Data Control Register">
          <bitfield name="TSMODE" caption="Receive Descriptor Timestamp Insertion Mode" mask="0x30" values="GMAC_RXBDCTRL__TSMODE"/>
        </register>
        <register name="GMAC_RQUBA" offset="0x4D4" rw="RW" size="4" initval="0x00000000" caption="32 MSB Receive Buffer Descriptor Queue Base Address Register">
          <bitfield name="RQUBA" caption="Receive Queue Upper Buffer Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_ST1RPQ" offset="0x500" rw="RW" size="4" count="4" initval="0x00000000" caption="Screening Type 1 Register Priority Queue (index = 0)">
          <bitfield name="QNB" caption="Queue Number (0-5)" mask="0x7"/>
          <bitfield name="DSTCM" caption="Differentiated Services or Traffic Class Match" mask="0xFF0"/>
          <bitfield name="UDPM" caption="UDP Port Match" mask="0xFFFF000"/>
          <bitfield name="DSTCE" caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000"/>
          <bitfield name="UDPE" caption="UDP Port Match Enable" mask="0x20000000"/>
        </register>
        <register name="GMAC_ST2RPQ" offset="0x540" rw="RW" size="4" count="8" initval="0x00000000" caption="Screening Type 2 Register Priority Queue (index = 0)">
          <bitfield name="QNB" caption="Queue Number (0-5)" mask="0x7"/>
          <bitfield name="VLANP" caption="VLAN Priority" mask="0x70"/>
          <bitfield name="VLANE" caption="VLAN Enable" mask="0x100" values="GMAC_ST2RPQ__VLANE"/>
          <bitfield name="I2ETH" caption="Index of Screening Type 2 EtherType register" mask="0xE00"/>
          <bitfield name="ETHE" caption="EtherType Enable" mask="0x1000" values="GMAC_ST2RPQ__ETHE"/>
          <bitfield name="COMPA" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0x3E000"/>
          <bitfield name="COMPAE" caption="Compare A Enable" mask="0x40000" values="GMAC_ST2RPQ__COMPAE"/>
          <bitfield name="COMPB" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0xF80000"/>
          <bitfield name="COMPBE" caption="Compare B Enable" mask="0x1000000" values="GMAC_ST2RPQ__COMPBE"/>
          <bitfield name="COMPC" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0x3E000000"/>
          <bitfield name="COMPCE" caption="Compare C Enable" mask="0x40000000" values="GMAC_ST2RPQ__COMPCE"/>
        </register>
        <register name="GMAC_TSCTL" offset="0x580" rw="RW" size="4" initval="0x00000000" caption="Transmit Schedule Control Register">
          <bitfield name="TXSQ0" caption="Transmit Schedule for Qx" mask="0x3" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ1" caption="Transmit Schedule for Qx" mask="0xC" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ2" caption="Transmit Schedule for Qx" mask="0x30" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ3" caption="Transmit Schedule for Qx" mask="0xC0" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ4" caption="Transmit Schedule for Qx" mask="0x300" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ5" caption="Transmit Schedule for Qx" mask="0xC00" values="GMAC_TSCTL__TXSQ"/>
        </register>
        <register name="GMAC_TQBWRL0" offset="0x590" rw="RW" size="4" initval="0x00000000" caption="Transmit Queue Bandwidth Rate Limit 0 Register">
          <bitfield name="ALLOCQ0" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF"/>
          <bitfield name="ALLOCQ1" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF00"/>
          <bitfield name="ALLOCQ2" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF0000"/>
          <bitfield name="ALLOCQ3" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF000000"/>
        </register>
        <register name="GMAC_TQSA" offset="0x5A0" rw="RW" size="4" initval="0x00000000" caption="Transmit Queue Segment Allocation Register">
          <bitfield name="SEGALLOCQ0" caption="Segment Allocation for Qx" mask="0x7"/>
          <bitfield name="SEGALLOCQ1" caption="Segment Allocation for Qx" mask="0x70"/>
          <bitfield name="SEGALLOCQ2" caption="Segment Allocation for Qx" mask="0x700"/>
          <bitfield name="SEGALLOCQ3" caption="Segment Allocation for Qx" mask="0x7000"/>
          <bitfield name="SEGALLOCQ4" caption="Segment Allocation for Qx" mask="0x70000"/>
          <bitfield name="SEGALLOCQ5" caption="Segment Allocation for Qx" mask="0x700000"/>
        </register>
        <register name="GMAC_IERPQ" offset="0x600" rw="W" size="4" atomic-op="set:GMAC_IMRPQ" count="5" caption="Interrupt Enable Register Priority Queue (index = 1)">
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
        </register>
        <register name="GMAC_IDRPQ" offset="0x620" rw="W" size="4" atomic-op="clear:GMAC_IMRPQ" count="5" caption="Interrupt Disable Register Priority Queue (index = 1)">
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
        </register>
        <register name="GMAC_IMRPQ" offset="0x640" rw="RW" size="4" count="5" initval="0x00000000" caption="Interrupt Mask Register Priority Queue (index = 1)">
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="AHB" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
        </register>
        <register name="GMAC_ST2ER" offset="0x6E0" rw="RW" size="4" count="4" initval="0x00000000" caption="Screening Type 2 Ethertype Register (index = 0)">
          <bitfield name="COMPVAL" caption="Ethertype Compare Value" mask="0xFFFF"/>
        </register>
        <register-group name="GMAC_ST2CW" name-in-module="GMAC_ST2CW" offset="0x700" size="0x08" count="24"/>
        <register name="GMAC_ENST_START_Q" offset="0x800" rw="RW" size="4" count="6" initval="0x0001FFFF" caption="ENST Start Time Queue Register (index = 0)">
          <bitfield name="START_NSEC" caption="Nanoseconds for Start Time" mask="0x3FFFFFFF"/>
          <bitfield name="START_SEC" caption="Seconds for Start Time" mask="0xC0000000"/>
        </register>
        <register name="GMAC_ENST_ON_Q" offset="0x820" rw="RW" size="4" count="6" initval="0x0001FFFF" caption="ENST On Time Queue Register (index = 0)">
          <bitfield name="ON_TIME" caption="Time for which the Queue is to be Open" mask="0x1FFFF"/>
        </register>
        <register name="GMAC_ENST_OFF_Q" offset="0x840" rw="RW" size="4" count="6" initval="0x00000000" caption="ENST Off Time Queue Register (index = 0)">
          <bitfield name="OFF_TIME" caption="Time for which the Queue is to be Blocked" mask="0x1FFFF"/>
        </register>
        <register name="GMAC_ENST_CR" offset="0x880" rw="RW" size="4" initval="0x00000000" caption="ENST Control Register">
          <bitfield name="EN_Q0" caption="Enhanced Scheduled Traffic Enable for Queue 0" mask="0x1" values="GMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q1" caption="Enhanced Scheduled Traffic Enable for Queue 1" mask="0x2" values="GMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q2" caption="Enhanced Scheduled Traffic Enable for Queue 2" mask="0x4" values="GMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q3" caption="Enhanced Scheduled Traffic Enable for Queue 3" mask="0x8" values="GMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q4" caption="Enhanced Scheduled Traffic Enable for Queue 4" mask="0x10" values="GMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q5" caption="Enhanced Scheduled Traffic Enable for Queue 5" mask="0x20" values="GMAC_ENST_CR__EN_Q"/>
        </register>
        <register name="GMAC_FRER_TIMEOUT" offset="0x8A0" rw="RW" size="4" initval="0x00000000" caption="Frame Elimination Timeout Register">
          <bitfield name="TIMEOUT" caption="Sequence Recovery Timer Restart Period for Credit Based Streams" mask="0xFFFF"/>
        </register>
        <register name="GMAC_FRER_REDTAG" offset="0x8A4" rw="RW" size="4" initval="0x4000F1C1" caption="Frame Elimination Redundancy Tag Register">
          <bitfield name="RED_TAG" caption="Redundancy Tag (R-TAG)" mask="0xFFFF"/>
          <bitfield name="SIX_BYTE_TAG" caption="Six-byte Tag Enable" mask="0x40000000" values="GMAC_FRER_REDTAG__SIX_BYTE_TAG"/>
          <bitfield name="STRIP_R_TAG" caption="Stripping Redundancy Tag Enable" mask="0x80000000" values="GMAC_FRER_REDTAG__STRIP_R_TAG"/>
        </register>
        <register-group name="GMAC_FRER" name-in-module="GMAC_FRER" offset="0x8C0" size="0x10" count="6"/>
        <register name="GMAC_RX_FLUSH_Q" offset="0xB00" rw="RW" size="4" count="6" initval="0x00000000" caption="Receive Queue Flush Register (index = 0)">
          <bitfield name="DROP_ALL" caption="Drop All Frames" mask="0x1" values="GMAC_RX_FLUSH_Q__DROP_ALL"/>
          <bitfield name="DROP_ON_RESRC_ERR" caption="Drop on Resource Error" mask="0x2" values="GMAC_RX_FLUSH_Q__DROP_ON_RESRC_ERR"/>
          <bitfield name="LIMIT_NUM_BYTES" caption="Limitation of the Number of 128-Byte Chunk of Data Stored in the Memory of this Queue" mask="0x4" values="GMAC_RX_FLUSH_Q__LIMIT_NUM_BYTES"/>
          <bitfield name="LIMIT_FRAME_SIZE" caption="Maximum Frame-length Received" mask="0x8" values="GMAC_RX_FLUSH_Q__LIMIT_FRAME_SIZE"/>
          <bitfield name="MAX_VAL" caption="Maximum Value for the Received Frame Size or Number of 128-Byte Chunk" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_SCR2_RATE_LIMIT" offset="0xB40" rw="RW" size="4" count="6" initval="0x00000000" caption="Screening 2 Rate Limit Register (index = 0)">
          <bitfield name="INTERVAL_TIME" caption="Interval Time for Maximum Rate Checking" mask="0xFFFF"/>
          <bitfield name="MAX_RATE_VAL" caption="Maximum Rate Value for the Interval Time" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_SCR2_RATE_STATUS" offset="0xB80" rw="R" size="4" initval="0x00000000" caption="Screening 2 Rate Status Register">
          <bitfield name="EXCESS_RATE_Q0" caption="Excessive Screener Rate Queue 0" mask="0x1" values="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q1" caption="Excessive Screener Rate Queue 1" mask="0x2" values="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q2" caption="Excessive Screener Rate Queue 2" mask="0x4" values="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q3" caption="Excessive Screener Rate Queue 3" mask="0x8" values="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q4" caption="Excessive Screener Rate Queue 4" mask="0x10" values="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q5" caption="Excessive Screener Rate Queue 5" mask="0x20" values="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q6" caption="Excessive Screener Rate Queue 6" mask="0x40" values="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q7" caption="Excessive Screener Rate Queue 7" mask="0x80" values="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
        </register>
        <register name="GMAC_MMSL_CR" offset="0xF00" rw="RW" size="4" initval="0x00000020" caption="MMSL Control Register">
          <bitfield name="ADD_FRAG_SIZE" caption="PMAC Minimum Number of Bytes before Preemption" mask="0x3" values="GMAC_MMSL_CR__ADD_FRAG_SIZE"/>
          <bitfield name="VERIFY_DISABLE" caption="802.3br Support Check for the Link Partner" mask="0x4" values="GMAC_MMSL_CR__VERIFY_DISABLE"/>
          <bitfield name="PRE_ENABLE" caption="Preemption Operation Enable" mask="0x8" values="GMAC_MMSL_CR__PRE_ENABLE"/>
          <bitfield name="RESTART_VER" caption="Restart the Verification Procedure (Write-only)" mask="0x10" values="GMAC_MMSL_CR__RESTART_VER"/>
          <bitfield name="ROUTE_RX_TO_PMAC" caption="Route Received Frames to Preemptive MAC" mask="0x20" values="GMAC_MMSL_CR__ROUTE_RX_TO_PMAC"/>
        </register>
        <register name="GMAC_MMSL_SR" offset="0xF04" rw="R" size="4" initval="0x00000000" caption="MMSL Status Register">
          <bitfield name="PRE_ACTIVE" caption="Preemption Status" mask="0x1" values="GMAC_MMSL_SR__PRE_ACTIVE"/>
          <bitfield name="RESPOND_STATUS" caption="Response Status" mask="0x2" values="GMAC_MMSL_SR__RESPOND_STATUS"/>
          <bitfield name="VERIFY_STATUS" caption="Verification Status" mask="0x1C" values="GMAC_MMSL_SR__VERIFY_STATUS"/>
          <bitfield name="RCV_R_ERR" caption="Incorrect Response Mpacket Received (Clear on read)" mask="0x20" values="GMAC_MMSL_SR__RCV_R_ERR"/>
          <bitfield name="RCV_V_ERR" caption="Incorrect Verification Mpacket Received (Clear on read)" mask="0x40" values="GMAC_MMSL_SR__RCV_V_ERR"/>
          <bitfield name="SMDS_ERR" caption="SMD-S Received When Waiting an SMD-C (Clear on read)" mask="0x80" values="GMAC_MMSL_SR__SMDS_ERR"/>
          <bitfield name="SMDC_ERR" caption="SMD-C Received When Waiting an SMD-S (Clear on read)" mask="0x100" values="GMAC_MMSL_SR__SMDC_ERR"/>
          <bitfield name="FRER_COUNT_ERR" caption="Frame Counter Error (Clear on read)" mask="0x200" values="GMAC_MMSL_SR__FRER_COUNT_ERR"/>
          <bitfield name="SMD_ERR" caption="Illegal Start Mpacket Delimiter Received (Clear on read)" mask="0x400" values="GMAC_MMSL_SR__SMD_ERR"/>
        </register>
        <register name="GMAC_MMSL_ESR" offset="0xF08" rw="R" size="4" initval="0x00000000" caption="MMSL Error Statistics Register">
          <bitfield name="ASS_ERROR_COUNT" caption="Number of Frames with Reassembly Errors (Clear on read)" mask="0xFF"/>
          <bitfield name="SMD_ERROR_COUNT" caption="Number of Rejected Frames or Fragments due to unknown SMD (Clear on read)" mask="0xFF0000"/>
        </register>
        <register name="GMAC_MMSL_ASS_OK" offset="0xF0C" rw="R" size="4" initval="0x00000000" caption="MMSL Frame Re-Assembled OK Register">
          <bitfield name="ASS_OK_COUNT" caption="Number of Correctly Re-Assembled Frames (Clear on read)" mask="0x1FFFF"/>
        </register>
        <register name="GMAC_MMSL_RXFRAG_CNT" offset="0xF10" rw="R" size="4" initval="0x00000000" caption="MMSL Received Fragment Counter Register">
          <bitfield name="FRAG_COUNT_RX" caption="Number of Received Fragments (Clear on read)" mask="0x1FFFF"/>
        </register>
        <register name="GMAC_MMSL_TXFRAG_CNT" offset="0xF14" rw="R" size="4" initval="0x00000000" caption="MMSL Transmitted Fragment Counter Register">
          <bitfield name="FRAG_COUNT_TX" caption="Number of Transmitted Fragments (Clear on read)" mask="0x1FFFF"/>
        </register>
        <register name="GMAC_MMSL_ISR" offset="0xF18" rw="RW" size="4" initval="0x00000000" caption="MMSL Interrupt Status Register">
          <bitfield name="RCV_R_ERR" caption="Incorrect Response Mpacket Received (Clear on read)" mask="0x1" values="GMAC_MMSL_ISR__RCV_R_ERR"/>
          <bitfield name="RCV_V_ERR" caption="Incorrect Verification Mpacket Received (Clear on read)" mask="0x2" values="GMAC_MMSL_ISR__RCV_V_ERR"/>
          <bitfield name="SMDS_ERR" caption="SMD-S Received When Waiting an SMD-C (Clear on read)" mask="0x4" values="GMAC_MMSL_ISR__SMDS_ERR"/>
          <bitfield name="SMDC_ERR" caption="SMD-C Received When Waiting an SMD-S (Clear on read)" mask="0x8" values="GMAC_MMSL_ISR__SMDC_ERR"/>
          <bitfield name="FR_COUNT_ERR" caption="Illegal SMD Received (Clear on read)" mask="0x10" values="GMAC_MMSL_ISR__FR_COUNT_ERR"/>
          <bitfield name="SMD_ERR" caption="Illegal SMD Received (Clear on read)" mask="0x20" values="GMAC_MMSL_ISR__SMD_ERR"/>
        </register>
        <register name="GMAC_MMSL_IER" offset="0xF1C" rw="RW" size="4" atomic-op="set:GMAC_MMSL_IMR" initval="0x00000000" caption="MMSL Interrupt Enable Register">
          <bitfield name="RCV_R_ERR" caption="Incorrect Response Mpacket Received" mask="0x1"/>
          <bitfield name="RCV_V_ERR" caption="Incorrect Verification Mpacket Received" mask="0x2"/>
          <bitfield name="SMDS_ERR" caption="SMD-S Received When Waiting an SMD-C" mask="0x4"/>
          <bitfield name="SMDC_ERR" caption="SMD-C Received When Waiting an SMD-S" mask="0x8"/>
          <bitfield name="FR_COUNT_ERR" caption="Illegal SMD Received" mask="0x10"/>
          <bitfield name="SMD_ERR" caption="Illegal SMD Received" mask="0x20"/>
        </register>
        <register name="GMAC_MMSL_IDR" offset="0xF20" rw="RW" size="4" atomic-op="clear:GMAC_MMSL_IMR" initval="0x00000000" caption="MMSL Interrupt Disable Register">
          <bitfield name="RCV_R_ERR" caption="Incorrect Response Mpacket Received" mask="0x1"/>
          <bitfield name="RCV_V_ERR" caption="Incorrect Verification Mpacket Received" mask="0x2"/>
          <bitfield name="SMDS_ERR" caption="SMD-S Received When Waiting an SMD-C" mask="0x4"/>
          <bitfield name="SMDC_ERR" caption="SMD-C Received When Waiting an SMD-S" mask="0x8"/>
          <bitfield name="FR_COUNT_ERR" caption="Illegal SMD Received" mask="0x10"/>
          <bitfield name="SMD_ERR" caption="Illegal SMD Received" mask="0x20"/>
        </register>
        <register name="GMAC_MMSL_IMR" offset="0xF24" rw="R" size="4" initval="0x00000000" caption="MMSL Interrupt Mask Register">
          <bitfield name="RCV_R_ERR" caption="Incorrect Response Mpacket Received" mask="0x1"/>
          <bitfield name="RCV_V_ERR" caption="Incorrect Verification Mpacket Received" mask="0x2"/>
          <bitfield name="SMDS_ERR" caption="SMD-S Received When Waiting an SMD-C" mask="0x4"/>
          <bitfield name="SMDC_ERR" caption="SMD-C Received When Waiting an SMD-S" mask="0x8"/>
          <bitfield name="FR_COUNT_ERR" caption="Illegal SMD Received" mask="0x10"/>
          <bitfield name="SMD_ERR" caption="Illegal SMD Received" mask="0x20"/>
        </register>
        <register name="GMAC_EMAC_NCR" offset="0x1000" rw="RW" size="4" initval="0x00000000" caption="Express MAC Network Control Register">
          <bitfield name="LBL" caption="Loop Back Local" mask="0x2" values="GMAC_EMAC_NCR__LBL"/>
          <bitfield name="RXEN" caption="Receive Enable" mask="0x4" values="GMAC_EMAC_NCR__RXEN"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x8" values="GMAC_EMAC_NCR__TXEN"/>
          <bitfield name="MPE" caption="Management Port Enable" mask="0x10" values="GMAC_EMAC_NCR__MPE"/>
          <bitfield name="CLRSTAT" caption="Clear Statistics Registers (Write-only)" mask="0x20" values="GMAC_EMAC_NCR__CLRSTAT"/>
          <bitfield name="INCSTAT" caption="Increment Statistics Registers (Write-only)" mask="0x40"/>
          <bitfield name="WESTAT" caption="Write Enable for Statistics Registers" mask="0x80" values="GMAC_EMAC_NCR__WESTAT"/>
          <bitfield name="BP" caption="Back Pressure" mask="0x100" values="GMAC_EMAC_NCR__BP"/>
          <bitfield name="TSTART" caption="Start Transmission (Write-only)" mask="0x200" values="GMAC_EMAC_NCR__TSTART"/>
          <bitfield name="THALT" caption="Transmit Halt (Write-only)" mask="0x400" values="GMAC_EMAC_NCR__THALT"/>
          <bitfield name="TXPF" caption="Transmit Pause Frame (Write-only)" mask="0x800" values="GMAC_EMAC_NCR__TXPF"/>
          <bitfield name="TXZQPF" caption="Transmit Zero Quantum Pause Frame (Write-only)" mask="0x1000" values="GMAC_EMAC_NCR__TXZQPF"/>
          <bitfield name="SRTSM" caption="Store Receive Timestamp to Memory" mask="0x8000" values="GMAC_EMAC_NCR__SRTSM"/>
          <bitfield name="ENPBPR" caption="Enable PFC Priority-based Pause Reception" mask="0x10000" values="GMAC_EMAC_NCR__ENPBPR"/>
          <bitfield name="TXPBPF" caption="Transmit PFC Priority-based Pause Frame (Write-only)" mask="0x20000" values="GMAC_EMAC_NCR__TXPBPF"/>
          <bitfield name="FNP" caption="Flush Next Packet (Write-only)" mask="0x40000" values="GMAC_EMAC_NCR__FNP"/>
          <bitfield name="TXLPIEN" caption="Enable LPI Transmission" mask="0x80000"/>
          <bitfield name="PTPUNIENA" caption="Detection of Unicast PTP Frames Enable" mask="0x100000" values="GMAC_EMAC_NCR__PTPUNIENA"/>
          <bitfield name="STUDPOFFSET" caption="Store UDP Offset" mask="0x400000" values="GMAC_EMAC_NCR__STUDPOFFSET"/>
          <bitfield name="OSSMODE" caption="One Step Sync Mode" mask="0x1000000" values="GMAC_EMAC_NCR__OSSMODE"/>
          <bitfield name="PFCCTL" caption="Multiple PFC Pause quantum Enable" mask="0x2000000" values="GMAC_EMAC_NCR__PFCCTL"/>
          <bitfield name="EXTSELRQEN" caption="External Selection of Receive Queue Enable" mask="0x4000000" values="GMAC_EMAC_NCR__EXTSELRQEN"/>
          <bitfield name="OSSCORR" caption="1588 One Step Sync Mode Correction Field" mask="0x8000000" values="GMAC_EMAC_NCR__OSSCORR"/>
          <bitfield name="IFGQAVCRED" caption="Credit-Based Shaping Algorithm Modification" mask="0x40000000" values="GMAC_EMAC_NCR__IFGQAVCRED"/>
        </register>
        <register name="GMAC_EMAC_NCFGR" offset="0x1004" rw="RW" size="4" initval="0x00080000" caption="Express MAC Network Configuration Register">
          <bitfield name="SPD" caption="Speed" mask="0x1" values="GMAC_EMAC_NCFGR__SPD"/>
          <bitfield name="FD" caption="Full Duplex" mask="0x2" values="GMAC_EMAC_NCFGR__FD"/>
          <bitfield name="DNVLAN" caption="Discard Non-VLAN FRAMES" mask="0x4" values="GMAC_EMAC_NCFGR__DNVLAN"/>
          <bitfield name="JFRAME" caption="Jumbo Frame Size" mask="0x8" values="GMAC_EMAC_NCFGR__JFRAME"/>
          <bitfield name="CAF" caption="Copy All Frames" mask="0x10" values="GMAC_EMAC_NCFGR__CAF"/>
          <bitfield name="NBC" caption="No Broadcast" mask="0x20" values="GMAC_EMAC_NCFGR__NBC"/>
          <bitfield name="MTIHEN" caption="Multicast Hash Enable" mask="0x40" values="GMAC_EMAC_NCFGR__MTIHEN"/>
          <bitfield name="UNIHEN" caption="Unicast Hash Enable" mask="0x80" values="GMAC_EMAC_NCFGR__UNIHEN"/>
          <bitfield name="MAXFS" caption="1536 Maximum Frame Size" mask="0x100" values="GMAC_EMAC_NCFGR__MAXFS"/>
          <bitfield name="GBE" caption="Gigabit Mode Enable" mask="0x400" values="GMAC_EMAC_NCFGR__GBE"/>
          <bitfield name="RTY" caption="Retry Test0" mask="0x1000" values="GMAC_EMAC_NCFGR__RTY"/>
          <bitfield name="PEN" caption="Pause Enable" mask="0x2000" values="GMAC_EMAC_NCFGR__PEN"/>
          <bitfield name="RXBUFO" caption="Receive Buffer Offset" mask="0xC000"/>
          <bitfield name="LFERD" caption="Length Field Error Frame Discard" mask="0x10000" values="GMAC_EMAC_NCFGR__LFERD"/>
          <bitfield name="RFCS" caption="Remove FCS" mask="0x20000" values="GMAC_EMAC_NCFGR__RFCS"/>
          <bitfield name="CLK" caption="MDC Clock Division" mask="0x1C0000" values="GMAC_EMAC_NCFGR__CLK"/>
          <bitfield name="DBW" caption="Always Written to 0" mask="0x600000"/>
          <bitfield name="DCPF" caption="Disable Copy of Pause Frames" mask="0x800000" values="GMAC_EMAC_NCFGR__DCPF"/>
          <bitfield name="RXCOEN" caption="Receive Checksum Offload Enable" mask="0x1000000" values="GMAC_EMAC_NCFGR__RXCOEN"/>
          <bitfield name="EFRHD" caption="Enable Frames Received in Half Duplex" mask="0x2000000" values="GMAC_EMAC_NCFGR__EFRHD"/>
          <bitfield name="IRXFCS" caption="Ignore RX FCS" mask="0x4000000" values="GMAC_EMAC_NCFGR__IRXFCS"/>
          <bitfield name="IPGSEN" caption="Inter Packet Gap Stretch Enable" mask="0x10000000" values="GMAC_EMAC_NCFGR__IPGSEN"/>
          <bitfield name="RXBP" caption="Receive Bad Preamble" mask="0x20000000" values="GMAC_EMAC_NCFGR__RXBP"/>
          <bitfield name="IRXER" caption="Ignore Receive Error from PHY" mask="0x40000000" values="GMAC_EMAC_NCFGR__IRXER"/>
        </register>
        <register name="GMAC_EMAC_NSR" offset="0x1008" rw="R" size="4" caption="Express MAC Network Status Register">
          <bitfield name="MDIO" caption="MDIO Input Status" mask="0x2"/>
          <bitfield name="IDLE" caption="PHY Management Logic Idle" mask="0x4"/>
          <bitfield name="PFCPAUSN" caption="PFC Pause Negotiated" mask="0x40"/>
          <bitfield name="RXLPIS" caption="LPI Indication" mask="0x80"/>
        </register>
        <register name="GMAC_EMAC_DCFGR" offset="0x1010" rw="RW" size="4" initval="0x00020004" caption="Express MAC DMA Configuration Register">
          <bitfield name="FBLDO" caption="Fixed Burst Length for DMA Data Operations:" mask="0x1F" values="GMAC_EMAC_DCFGR__FBLDO"/>
          <bitfield name="ESMA" caption="Endian Swap Mode Enable for Management Descriptor Accesses" mask="0x40" values="GMAC_EMAC_DCFGR__ESMA"/>
          <bitfield name="ESPA" caption="Endian Swap Mode Enable for Packet Data Accesses" mask="0x80" values="GMAC_EMAC_DCFGR__ESPA"/>
          <bitfield name="RXBMS" caption="Receiver Packet Buffer Memory Size Select" mask="0x300" values="GMAC_EMAC_DCFGR__RXBMS"/>
          <bitfield name="TXPBMS" caption="Transmitter Packet Buffer Memory Size Select" mask="0x400" values="GMAC_EMAC_DCFGR__TXPBMS"/>
          <bitfield name="TXCOEN" caption="Transmitter Checksum Generation Offload Enable" mask="0x800"/>
          <bitfield name="INFLASTEN" caption="Infinite Size for Last Buffer Enable" mask="0x1000"/>
          <bitfield name="CRCERRREP" caption="CRC Errors Report" mask="0x2000" values="GMAC_EMAC_DCFGR__CRCERRREP"/>
          <bitfield name="DRBS" caption="DMA Receive Buffer Size" mask="0xFF0000" values="GMAC_EMAC_DCFGR__DRBS"/>
          <bitfield name="DDRP" caption="DMA Discard Receive Packets" mask="0x1000000"/>
          <bitfield name="RXFOMAXB" caption="Force Receive Max Burst Length" mask="0x2000000"/>
          <bitfield name="TXFOMAXB" caption="Force Transmit Max Burst Length" mask="0x4000000"/>
          <bitfield name="RXBD_EXTENDED" caption="Receive Buffer Descriptor Extended Mode" mask="0x10000000" values="GMAC_EMAC_DCFGR__RXBD_EXTENDED"/>
          <bitfield name="TXBD_EXTENDED" caption="Transmit Buffer Descriptor Extended Mode" mask="0x20000000" values="GMAC_EMAC_DCFGR__TXBD_EXTENDED"/>
        </register>
        <register name="GMAC_EMAC_TSR" offset="0x1014" rw="RW" size="4" initval="0x00000000" caption="Express MAC Transmit Status Register">
          <bitfield name="UBR" caption="Used Bit Read (Clear by Writing a 1)" mask="0x1"/>
          <bitfield name="COL" caption="Collision Occurred (Clear by Writing a 1)" mask="0x2"/>
          <bitfield name="RLE" caption="Retry Limit Exceeded (Clear by Writing a 1)" mask="0x4"/>
          <bitfield name="TXGO" caption="Transmit Go (Read only)" mask="0x8"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error (Clear by Writing a 1)" mask="0x10"/>
          <bitfield name="TXCOMP" caption="Transmit Complete (Clear by Writing a 1)" mask="0x20"/>
          <bitfield name="LCO" caption="Late Collision Occurred (Clear by Writing a 1)" mask="0x80"/>
          <bitfield name="HRESP" caption="System Bus Response (Clear by Writing a 1)" mask="0x100"/>
          <bitfield name="TXMACLCK" caption="Transmit MAC Lockup (Clear by Writing a 1)" mask="0x200"/>
          <bitfield name="TXDMALCK" caption="Transmit DMA Lockup (Clear by Writing a 1)" mask="0x400"/>
        </register>
        <register name="GMAC_EMAC_RBQB" offset="0x1018" rw="RW" size="4" initval="0x00000000" caption="Express MAC Receive Buffer Queue Base Address Register">
          <bitfield name="RXQDIS" caption="Receive Queue Disable" mask="0x1" values="GMAC_EMAC_RBQB__RXQDIS"/>
          <bitfield name="ADDR" caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_EMAC_TBQB" offset="0x101C" rw="RW" size="4" initval="0x00000000" caption="Express MAC Transmit Buffer Queue Base Address Register">
          <bitfield name="TXQDIS" caption="Transmit Queue Disable" mask="0x1" values="GMAC_EMAC_TBQB__TXQDIS"/>
          <bitfield name="ADDR" caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_EMAC_RSR" offset="0x1020" rw="RW" size="4" initval="0x00000000" caption="Express MAC Receive Status Register">
          <bitfield name="BNA" caption="Buffer Not Available (Clear by Writing a 1)" mask="0x1"/>
          <bitfield name="REC" caption="Frame Received (Clear by Writing a 1)" mask="0x2"/>
          <bitfield name="RXOVR" caption="Receive Overrun (Clear by Writing a 1)" mask="0x4"/>
          <bitfield name="HNO" caption="System Bus Error (Clear by Writing a 1)" mask="0x8"/>
          <bitfield name="RXMACLCK" caption="Receive MAC Lockup (Clear by Writing a 1)" mask="0x10"/>
          <bitfield name="RXDMALCK" caption="Receive DMA Lockup (Clear by Writing a 1)" mask="0x20"/>
        </register>
        <register name="GMAC_EMAC_ISR" offset="0x1024" rw="R" size="4" initval="0x00000000" caption="Express MAC Interrupt Status Register">
          <bitfield name="MFS" caption="Management Frame Sent (Cleared on read)" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete (Cleared on read)" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read (Cleared on read)" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read (Cleared on read)" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun (Cleared on read)" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision (Cleared on read)" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error (Cleared on read)" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete (Cleared on read)" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun (Cleared on read)" mask="0x400"/>
          <bitfield name="HRESP" caption="System Bus Error (Cleared on read)" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received (Cleared on read)" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero (Cleared on read)" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted (Cleared on read)" mask="0x4000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received (Cleared on read)" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received (Cleared on read)" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted (Cleared on read)" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted (Cleared on read)" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received (Cleared on read)" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received (Cleared on read)" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted (Cleared on read)" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted (Cleared on read)" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment (Cleared on read)" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Receive LPI indication Status Bit Change (Cleared on read)" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN (Cleared on read)" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison (Cleared on read)" mask="0x20000000"/>
          <bitfield name="RXLCK" caption="Receive Path Locked (Cleared on read)" mask="0x40000000"/>
          <bitfield name="TXLCK" caption="Transmit Path Locked (Cleared on read)" mask="0x80000000"/>
        </register>
        <register name="GMAC_EMAC_IER" offset="0x1028" rw="W" size="4" atomic-op="set:GMAC_EMAC_IMR" caption="Express MAC Interrupt Enable Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
          <bitfield name="RXLCK" caption="Receive Path Lockup Detected" mask="0x40000000"/>
          <bitfield name="TXLCK" caption="Transmit Path Lockup Detected" mask="0x80000000"/>
        </register>
        <register name="GMAC_EMAC_IDR" offset="0x102C" rw="W" size="4" atomic-op="clear:GMAC_EMAC_IMR" caption="Express MAC Interrupt Disable Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
          <bitfield name="RXLCK" caption="Receive Path Lockup Detected" mask="0x40000000"/>
          <bitfield name="TXLCK" caption="Transmit Path Lockup Detected" mask="0x80000000"/>
        </register>
        <register name="GMAC_EMAC_IMR" offset="0x1030" rw="RW" size="4" initval="0xFFFFFFFF" caption="Express MAC Interrupt Mask Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to System Bus Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="System Bus Error" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
          <bitfield name="RXLCK" caption="Receive Path Lockup Detected" mask="0x40000000"/>
          <bitfield name="TXLCK" caption="Transmit Path Lockup Detected" mask="0x80000000"/>
        </register>
        <register name="GMAC_EMAC_RPQ" offset="0x1038" rw="R" size="4" initval="0x00000000" caption="Express MAC Receive Pause Quantum Register">
          <bitfield name="RPQ" caption="Received Pause Quantum" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_TPQ" offset="0x103C" rw="RW" size="4" initval="0xFFFFFFFF" caption="Express MAC Transmit Pause Quantum Register">
          <bitfield name="TPQ" caption="Transmit Pause Quantum" mask="0xFFFF"/>
          <bitfield name="P1TPQ" caption="Priority 1 Transmit Pause Quantum" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_EMAC_TPSF" offset="0x1040" rw="RW" size="4" initval="0x00000FFF" caption="Express MAC TX Partial Store and Forward Register">
          <bitfield name="TPB1ADR" caption="Transmit Partial Store and Forward Address" mask="0x3FF"/>
          <bitfield name="ENTXP" caption="Enable TX Partial Store and Forward Operation" mask="0x80000000"/>
        </register>
        <register name="GMAC_EMAC_RPSF" offset="0x1044" rw="RW" size="4" initval="0x00000FFF" caption="Express MAC RX Partial Store and Forward Register">
          <bitfield name="RPB1ADR" caption="Receive Partial Store and Forward Address" mask="0x3FF"/>
          <bitfield name="ENRXP" caption="Enable RX Partial Store and Forward Operation" mask="0x80000000"/>
        </register>
        <register name="GMAC_EMAC_RJFML" offset="0x1048" rw="RW" size="4" initval="0x00002800" caption="Express MAC RX Jumbo Frame Max Length Register">
          <bitfield name="FML" caption="Frame Max Length" mask="0x3FFF"/>
        </register>
        <register name="GMAC_EMAC_AMP" offset="0x1054" rw="RW" size="4" initval="0x00000101" caption="Express MAC System Bus Maximum Pipeline">
          <bitfield name="AR2R_MAX_PIPELINE" caption="Address Read Bus to Read Data Bus Maximum Pipeline" mask="0xFF"/>
          <bitfield name="AW2W_MAX_PIPELINE" caption="Address Write Bus to Write Data Bus Maximum Pipeline" mask="0xFF00"/>
          <bitfield name="USE_FROM" caption="Address Write Bus to Write Data Bus Maximum Pipeline" mask="0x10000" values="GMAC_EMAC_AMP__USE_FROM"/>
        </register>
        <register name="GMAC_EMAC_INTM" offset="0x105C" rw="RW" size="4" initval="0x00000000" caption="Express MAC Interrupt Moderation Register">
          <bitfield name="RXINTMOD" caption="Receive Interrupt Moderation" mask="0xFF"/>
          <bitfield name="TXINTMOD" caption="Transmit Interrupt Moderation" mask="0xFF0000"/>
        </register>
        <register name="GMAC_EMAC_SYSWT" offset="0x1060" rw="RW" size="4" initval="0x00000000" caption="Express MAC System Wake-Up Time Register">
          <bitfield name="SYSWKUPTIME" caption="System Wake-up Time" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_LCKUP_CFGR" offset="0x1068" rw="RW" size="4" initval="0x07FFFFFF" caption="Express MAC Lockup Detection and Recovery Configuration">
          <bitfield name="PRESCALER" caption="Prescaler Value for Timeout" mask="0xFFFF"/>
          <bitfield name="DMA_LOCKUP_TIME" caption="Timeout Value for Receive and Transmit DMA" mask="0x7FF0000"/>
          <bitfield name="LCKUP_REC_EN" caption="Lockup RecoveryEnable" mask="0x8000000" values="GMAC_EMAC_LCKUP_CFGR__LCKUP_REC_EN"/>
          <bitfield name="RXMAC_LCKUP_EN" caption="Receive MAC Lockup Detector Enable" mask="0x10000000" values="GMAC_EMAC_LCKUP_CFGR__RXMAC_LCKUP_EN"/>
          <bitfield name="RXDMA_LCKUP_EN" caption="Receive DMA Lockup Detector Enable" mask="0x20000000" values="GMAC_EMAC_LCKUP_CFGR__RXDMA_LCKUP_EN"/>
          <bitfield name="TXMAC_LCKUP_EN" caption="Transmit MAC Lockup Detector Enable" mask="0x40000000" values="GMAC_EMAC_LCKUP_CFGR__TXMAC_LCKUP_EN"/>
          <bitfield name="TXDMA_LCKUP_EN" caption="Transmit DMA Lockup Detector Enable" mask="0x80000000" values="GMAC_EMAC_LCKUP_CFGR__TXDMA_LCKUP_EN"/>
        </register>
        <register name="GMAC_EMAC_LCKUP_TIME" offset="0x106C" rw="RW" size="4" initval="0x07FFFFFF" caption="Express MAC Lockup Detection Time">
          <bitfield name="RX_MAC_LOCKUP_TIME" caption="Receive MAC Lockup Detector Time" mask="0xFFFF"/>
          <bitfield name="TX_MAC_LOCKUP_TIME" caption="Transmit MAC Lockup Detector Time" mask="0x7FF0000"/>
        </register>
        <register name="GMAC_EMAC_TXDMA_LCKUP_CR" offset="0x1070" rw="RW" size="4" initval="0x07FFFFFF" caption="Express MAC Transmit DMA Lockup Control Register">
          <bitfield name="LCKUP_EN_Q0" caption="Transmit DMA Lockup Detector Enable for Queue 0" mask="0x1" values="GMAC_EMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q1" caption="Transmit DMA Lockup Detector Enable for Queue 1" mask="0x2" values="GMAC_EMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q2" caption="Transmit DMA Lockup Detector Enable for Queue 2" mask="0x4" values="GMAC_EMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q3" caption="Transmit DMA Lockup Detector Enable for Queue 3" mask="0x8" values="GMAC_EMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q4" caption="Transmit DMA Lockup Detector Enable for Queue 4" mask="0x10" values="GMAC_EMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
          <bitfield name="LCKUP_EN_Q5" caption="Transmit DMA Lockup Detector Enable for Queue 5" mask="0x20" values="GMAC_EMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q"/>
        </register>
        <register name="GMAC_EMAC_RX_WATERMARK" offset="0x107C" rw="RW" size="4" initval="0x00000000" caption="Express MAC Receive Watermark Register">
          <bitfield name="RX_HIGH_WATERMARK0" caption="Transmit DMA Lockup Detector Enable for Queue 0" mask="0x1"/>
          <bitfield name="RX_HIGH_WATERMARK1" caption="Transmit DMA Lockup Detector Enable for Queue 1" mask="0x2"/>
          <bitfield name="RX_HIGH_WATERMARK2" caption="Transmit DMA Lockup Detector Enable for Queue 2" mask="0x4"/>
          <bitfield name="RX_HIGH_WATERMARK3" caption="Transmit DMA Lockup Detector Enable for Queue 3" mask="0x8"/>
          <bitfield name="RX_HIGH_WATERMARK4" caption="Transmit DMA Lockup Detector Enable for Queue 4" mask="0x10"/>
          <bitfield name="RX_HIGH_WATERMARK5" caption="Transmit DMA Lockup Detector Enable for Queue 5" mask="0x20"/>
          <bitfield name="RX_HIGH_WATERMARK6" caption="Transmit DMA Lockup Detector Enable for Queue 6" mask="0x40"/>
          <bitfield name="RX_HIGH_WATERMARK7" caption="Transmit DMA Lockup Detector Enable for Queue 7" mask="0x80"/>
          <bitfield name="RX_HIGH_WATERMARK8" caption="Transmit DMA Lockup Detector Enable for Queue 8" mask="0x100"/>
          <bitfield name="RX_HIGH_WATERMARK9" caption="Transmit DMA Lockup Detector Enable for Queue 9" mask="0x200"/>
          <bitfield name="RX_HIGH_WATERMARK10" caption="Transmit DMA Lockup Detector Enable for Queue 10" mask="0x400"/>
          <bitfield name="RX_HIGH_WATERMARK11" caption="Transmit DMA Lockup Detector Enable for Queue 11" mask="0x800"/>
          <bitfield name="RX_HIGH_WATERMARK12" caption="Transmit DMA Lockup Detector Enable for Queue 12" mask="0x1000"/>
          <bitfield name="RX_HIGH_WATERMARK13" caption="Transmit DMA Lockup Detector Enable for Queue 13" mask="0x2000"/>
          <bitfield name="RX_HIGH_WATERMARK14" caption="Transmit DMA Lockup Detector Enable for Queue 14" mask="0x4000"/>
          <bitfield name="RX_HIGH_WATERMARK15" caption="Transmit DMA Lockup Detector Enable for Queue 15" mask="0x8000"/>
          <bitfield name="RX_LOW_WATERMARK0" caption="Transmit DMA Lockup Detector Enable for Queue 0" mask="0x10000"/>
          <bitfield name="RX_LOW_WATERMARK1" caption="Transmit DMA Lockup Detector Enable for Queue 1" mask="0x20000"/>
          <bitfield name="RX_LOW_WATERMARK2" caption="Transmit DMA Lockup Detector Enable for Queue 2" mask="0x40000"/>
          <bitfield name="RX_LOW_WATERMARK3" caption="Transmit DMA Lockup Detector Enable for Queue 3" mask="0x80000"/>
          <bitfield name="RX_LOW_WATERMARK4" caption="Transmit DMA Lockup Detector Enable for Queue 4" mask="0x100000"/>
          <bitfield name="RX_LOW_WATERMARK5" caption="Transmit DMA Lockup Detector Enable for Queue 5" mask="0x200000"/>
          <bitfield name="RX_LOW_WATERMARK6" caption="Transmit DMA Lockup Detector Enable for Queue 6" mask="0x400000"/>
          <bitfield name="RX_LOW_WATERMARK7" caption="Transmit DMA Lockup Detector Enable for Queue 7" mask="0x800000"/>
          <bitfield name="RX_LOW_WATERMARK8" caption="Transmit DMA Lockup Detector Enable for Queue 8" mask="0x1000000"/>
          <bitfield name="RX_LOW_WATERMARK9" caption="Transmit DMA Lockup Detector Enable for Queue 9" mask="0x2000000"/>
          <bitfield name="RX_LOW_WATERMARK10" caption="Transmit DMA Lockup Detector Enable for Queue 10" mask="0x4000000"/>
          <bitfield name="RX_LOW_WATERMARK11" caption="Transmit DMA Lockup Detector Enable for Queue 11" mask="0x8000000"/>
          <bitfield name="RX_LOW_WATERMARK12" caption="Transmit DMA Lockup Detector Enable for Queue 12" mask="0x10000000"/>
          <bitfield name="RX_LOW_WATERMARK13" caption="Transmit DMA Lockup Detector Enable for Queue 13" mask="0x20000000"/>
          <bitfield name="RX_LOW_WATERMARK14" caption="Transmit DMA Lockup Detector Enable for Queue 14" mask="0x40000000"/>
          <bitfield name="RX_LOW_WATERMARK15" caption="Transmit DMA Lockup Detector Enable for Queue 15" mask="0x80000000"/>
        </register>
        <register name="GMAC_EMAC_HRB" offset="0x1080" rw="RW" size="4" initval="0x00000000" caption="Express MAC Hash Register Bottom">
          <bitfield name="ADDR" caption="Hash Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_HRT" offset="0x1084" rw="RW" size="4" initval="0x00000000" caption="Express MAC Hash Register Top">
          <bitfield name="ADDR" caption="Hash Address" mask="0xFFFFFFFF"/>
        </register>
        <register-group name="GMAC_EMAC_SA" name-in-module="GMAC_EMAC_SA" offset="0x1088" size="0x08" count="4"/>
        <register name="GMAC_EMAC_TIDM1" offset="0x10A8" rw="RW" size="4" initval="0x00000000" caption="Express MAC Type ID Match 1 Register">
          <bitfield name="TID" caption="Type ID Match 1" mask="0xFFFF"/>
          <bitfield name="ENID1" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_EMAC_TIDM1__ENID1"/>
        </register>
        <register name="GMAC_EMAC_TIDM2" offset="0x10AC" rw="RW" size="4" initval="0x00000000" caption="Express MAC Type ID Match 2 Register">
          <bitfield name="TID" caption="Type ID Match 2" mask="0xFFFF"/>
          <bitfield name="ENID2" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_EMAC_TIDM2__ENID2"/>
        </register>
        <register name="GMAC_EMAC_TIDM3" offset="0x10B0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Type ID Match 3 Register">
          <bitfield name="TID" caption="Type ID Match 3" mask="0xFFFF"/>
          <bitfield name="ENID3" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_EMAC_TIDM3__ENID3"/>
        </register>
        <register name="GMAC_EMAC_TIDM4" offset="0x10B4" rw="RW" size="4" initval="0x00000000" caption="Express MAC Type ID Match 4 Register">
          <bitfield name="TID" caption="Type ID Match 4" mask="0xFFFF"/>
          <bitfield name="ENID4" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_EMAC_TIDM4__ENID4"/>
        </register>
        <register name="GMAC_EMAC_WOL" offset="0x10B8" rw="RW" size="4" initval="0x00000000" caption="Express MAC Wake on LAN Register">
          <bitfield name="IP" caption="ARP Request IP Address" mask="0xFFFF"/>
          <bitfield name="MAG" caption="Magic Packet Event Enable" mask="0x10000"/>
          <bitfield name="ARP" caption="ARP Request Event Enable" mask="0x20000"/>
          <bitfield name="SA1" caption="Specific Address Register 1 Event Enable" mask="0x40000"/>
          <bitfield name="MTI" caption="Multicast Hash Event Enable" mask="0x80000"/>
        </register>
        <register name="GMAC_EMAC_IPGS" offset="0x10BC" rw="RW" size="4" initval="0x00000000" caption="Express MAC IPG Stretch Register">
          <bitfield name="FL" caption="Frame Length" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_SVLAN" offset="0x10C0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Stacked VLAN Register">
          <bitfield name="VLAN_TYPE" caption="User Defined VLAN_TYPE Field" mask="0xFFFF"/>
          <bitfield name="ESVLAN" caption="Enable Stacked VLAN Processing Mode" mask="0x80000000" values="GMAC_EMAC_SVLAN__ESVLAN"/>
        </register>
        <register name="GMAC_EMAC_TPFCP" offset="0x10C4" rw="RW" size="4" initval="0x00000000" caption="Express MAC Transmit PFC Pause Register">
          <bitfield name="PEV" caption="Priority Enable Vector" mask="0xFF"/>
          <bitfield name="PQ" caption="Pause Quantum" mask="0xFF00"/>
        </register>
        <register name="GMAC_EMAC_SAMB1" offset="0x10C8" rw="RW" size="4" initval="0x00000000" caption="Express MAC Specific Address 1 Mask Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 1 Mask" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_SAMT1" offset="0x10CC" rw="RW" size="4" initval="0x00000000" caption="Express MAC Specific Address 1 Mask Top Register">
          <bitfield name="ADDR" caption="Specific Address 1 Mask" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_AMRX" offset="0x10D0" rw="RW" size="4" initval="0x00000000" caption="System Memory Address Mask for RX Data Buffer Accesses Register">
          <bitfield name="MSBADDRMSK" caption="Mask of the Receive Data Buffer Address" mask="0xF"/>
          <bitfield name="MSBADDR" caption="MSB of the Receive Data Buffer Address" mask="0xF0000000"/>
        </register>
        <register name="GMAC_EMAC_RXUDAR" offset="0x10D4" rw="RW" size="4" initval="0x00000000" caption="Express MAC PTP RX Unicast IP Destination Address Register">
          <bitfield name="RXUDA" caption="Receive Unicast Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TXUDAR" offset="0x10D8" rw="RW" size="4" initval="0x00000000" caption="Express MAC PTP TX Unicast IP Destination Address Register">
          <bitfield name="TXUDA" caption="Transmit Unicast Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_NSC" offset="0x10DC" rw="RW" size="4" initval="0x00000000" caption="Express MAC 1588 Timer Nanosecond Comparison Register">
          <bitfield name="NANOSEC" caption="1588 Timer Nanosecond Comparison Value" mask="0x3FFFFF"/>
        </register>
        <register name="GMAC_EMAC_SCL" offset="0x10E0" rw="RW" size="4" initval="0x00000000" caption="Express MAC 1588 Timer Second Comparison Low Register">
          <bitfield name="SEC" caption="1588 Timer Second Comparison Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_SCH" offset="0x10E4" rw="RW" size="4" initval="0x00000000" caption="Express MAC 1588 Timer Second Comparison High Register">
          <bitfield name="SEC" caption="1588 Timer Second Comparison Value" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_EFTSH" offset="0x10E8" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Event Frame Transmitted Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_EFRSH" offset="0x10EC" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Event Frame Received Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_PEFTSH" offset="0x10F0" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Peer Event Frame Transmitted Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_PEFRSH" offset="0x10F4" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Peer Event Frame Received Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_OTLO" offset="0x1100" rw="R" size="4" initval="0x00000000" caption="Express MAC Octets Transmitted Low Register">
          <bitfield name="TXO" caption="Transmitted Octets" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_OTHI" offset="0x1104" rw="R" size="4" initval="0x00000000" caption="Express MAC Octets Transmitted High Register">
          <bitfield name="TXO" caption="Transmitted Octets" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_FT" offset="0x1108" rw="R" size="4" initval="0x00000000" caption="Express MAC Frames Transmitted Register">
          <bitfield name="FTX" caption="Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_BCFT" offset="0x110C" rw="R" size="4" initval="0x00000000" caption="Express MAC Broadcast Frames Transmitted Register">
          <bitfield name="BFTX" caption="Broadcast Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_MFT" offset="0x1110" rw="R" size="4" initval="0x00000000" caption="Express MAC Multicast Frames Transmitted Register">
          <bitfield name="MFTX" caption="Multicast Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_PFT" offset="0x1114" rw="R" size="4" initval="0x00000000" caption="Express MAC Pause Frames Transmitted Register">
          <bitfield name="PFTX" caption="Pause Frames Transmitted Register" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_BFT64" offset="0x1118" rw="R" size="4" initval="0x00000000" caption="Express MAC 64 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="64 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFT127" offset="0x111C" rw="R" size="4" initval="0x00000000" caption="Express MAC 65 to 127 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="65 to 127 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFT255" offset="0x1120" rw="R" size="4" initval="0x00000000" caption="Express MAC 128 to 255 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="128 to 255 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFT511" offset="0x1124" rw="R" size="4" initval="0x00000000" caption="Express MAC 256 to 511 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="256 to 511 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFT1023" offset="0x1128" rw="R" size="4" initval="0x00000000" caption="Express MAC 512 to 1023 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="512 to 1023 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFT1518" offset="0x112C" rw="R" size="4" initval="0x00000000" caption="Express MAC 1024 to 1518 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="1024 to 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_GTBFT1518" offset="0x1130" rw="R" size="4" initval="0x00000000" caption="Express MAC Greater Than 1518 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="Greater than 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TUR" offset="0x1134" rw="R" size="4" initval="0x00000000" caption="Express MAC Transmit Underruns Register">
          <bitfield name="TXUNR" caption="Transmit Underruns" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_SCF" offset="0x1138" rw="R" size="4" initval="0x00000000" caption="Express MAC Single Collision Frames Register">
          <bitfield name="SCOL" caption="Single Collision" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_EMAC_MCF" offset="0x113C" rw="R" size="4" initval="0x00000000" caption="Express MAC Multiple Collision Frames Register">
          <bitfield name="MCOL" caption="Multiple Collision" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_EMAC_EC" offset="0x1140" rw="R" size="4" initval="0x00000000" caption="Express MAC Excessive Collisions Register">
          <bitfield name="XCOL" caption="Excessive Collisions" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_LC" offset="0x1144" rw="R" size="4" initval="0x00000000" caption="Express MAC Late Collisions Register">
          <bitfield name="LCOL" caption="Late Collisions" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_DTF" offset="0x1148" rw="R" size="4" initval="0x00000000" caption="Express MAC Deferred Transmission Frames Register">
          <bitfield name="DEFT" caption="Deferred Transmission" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_EMAC_CSE" offset="0x114C" rw="R" size="4" initval="0x00000000" caption="Express MAC Carrier Sense Errors Register">
          <bitfield name="CSR" caption="Carrier Sense Error" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_ORLO" offset="0x1150" rw="R" size="4" initval="0x00000000" caption="Express MAC Octets Received Low Received Register">
          <bitfield name="RXO" caption="Received Octets" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_ORHI" offset="0x1154" rw="R" size="4" initval="0x00000000" caption="Express MAC Octets Received High Received Register">
          <bitfield name="RXO" caption="Received Octets" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_FR" offset="0x1158" rw="R" size="4" initval="0x00000000" caption="Express MAC Frames Received Register">
          <bitfield name="FRX" caption="Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_BCFR" offset="0x115C" rw="R" size="4" initval="0x00000000" caption="Express MAC Broadcast Frames Received Register">
          <bitfield name="BFRX" caption="Broadcast Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_MFR" offset="0x1160" rw="R" size="4" initval="0x00000000" caption="Express MAC Multicast Frames Received Register">
          <bitfield name="MFRX" caption="Multicast Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_PFR" offset="0x1164" rw="R" size="4" initval="0x00000000" caption="Express MAC Pause Frames Received Register">
          <bitfield name="PFRX" caption="Pause Frames Received Register" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_BFR64" offset="0x1168" rw="R" size="4" initval="0x00000000" caption="Express MAC 64 Byte Frames Received Register">
          <bitfield name="NFRX" caption="64 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFR127" offset="0x116C" rw="R" size="4" initval="0x00000000" caption="Express MAC 65 to 127 Byte Frames Received Register">
          <bitfield name="NFRX" caption="65 to 127 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFR255" offset="0x1170" rw="R" size="4" initval="0x00000000" caption="Express MAC 128 to 255 Byte Frames Received Register">
          <bitfield name="NFRX" caption="128 to 255 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFR511" offset="0x1174" rw="R" size="4" initval="0x00000000" caption="Express MAC 256 to 511 Byte Frames Received Register">
          <bitfield name="NFRX" caption="256 to 511 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFR1023" offset="0x1178" rw="R" size="4" initval="0x00000000" caption="Express MAC 512 to 1023 Byte Frames Received Register">
          <bitfield name="NFRX" caption="512 to 1023 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TBFR1518" offset="0x117C" rw="R" size="4" initval="0x00000000" caption="Express MAC 1024 to 1518 Byte Frames Received Register">
          <bitfield name="NFRX" caption="1024 to 1518 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TMXBFR" offset="0x1180" rw="R" size="4" initval="0x00000000" caption="Express MAC 1519 to Maximum Byte Frames Received Register">
          <bitfield name="NFRX" caption="1519 to Maximum Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_UFR" offset="0x1184" rw="R" size="4" initval="0x00000000" caption="Express MAC Undersize Frames Received Register">
          <bitfield name="UFRX" caption="Undersize Frames Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_OFR" offset="0x1188" rw="R" size="4" initval="0x00000000" caption="Express MAC Oversize Frames Received Register">
          <bitfield name="OFRX" caption="Oversized Frames Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_JR" offset="0x118C" rw="R" size="4" initval="0x00000000" caption="Express MAC Jabbers Received Register">
          <bitfield name="JRX" caption="Jabbers Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_FCSE" offset="0x1190" rw="R" size="4" initval="0x00000000" caption="Express MAC Frame Check Sequence Errors Register">
          <bitfield name="FCKR" caption="Frame Check Sequence Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_LFFE" offset="0x1194" rw="R" size="4" initval="0x00000000" caption="Express MAC Length Field Frame Errors Register">
          <bitfield name="LFER" caption="Length Field Frame Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_RSE" offset="0x1198" rw="R" size="4" initval="0x00000000" caption="Express MAC Receive Symbol Errors Register">
          <bitfield name="RXSE" caption="Receive Symbol Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_AE" offset="0x119C" rw="R" size="4" initval="0x00000000" caption="Express MAC Alignment Errors Register">
          <bitfield name="AER" caption="Alignment Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_RRE" offset="0x11A0" rw="R" size="4" initval="0x00000000" caption="Express MAC Receive Resource Errors Register">
          <bitfield name="RXRER" caption="Receive Resource Errors" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_EMAC_ROE" offset="0x11A4" rw="R" size="4" initval="0x00000000" caption="Express MAC Receive Overrun Register">
          <bitfield name="RXOVR" caption="Receive Overruns" mask="0x3FF"/>
        </register>
        <register name="GMAC_EMAC_IHCE" offset="0x11A8" rw="R" size="4" initval="0x00000000" caption="Express MAC IP Header Checksum Errors Register">
          <bitfield name="HCKER" caption="IP Header Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_EMAC_TCE" offset="0x11AC" rw="R" size="4" initval="0x00000000" caption="Express MAC TCP Checksum Errors Register">
          <bitfield name="TCKER" caption="TCP Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_EMAC_UCE" offset="0x11B0" rw="R" size="4" initval="0x00000000" caption="Express MAC UDP Checksum Errors Register">
          <bitfield name="UCKER" caption="UDP Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_EMAC_FLRXPCR" offset="0x11B4" rw="R" size="4" initval="0x00000000" caption="Express MAC Flushed Received Packets Counter Register">
          <bitfield name="COUNT" caption="Flushed Received Packets Count (cleared on read)" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_TISUBN" offset="0x11BC" rw="RW" size="4" initval="0x00000000" caption="Express MAC 1588 Timer Increment Sub-nanoseconds Register">
          <bitfield name="MSBTIR" caption="Most Significant Bits of Timer Increment Register" mask="0xFFFF"/>
          <bitfield name="LSBTIR" caption="Lower Significant Bits of Timer Increment Register" mask="0xFF000000"/>
        </register>
        <register name="GMAC_EMAC_TSH" offset="0x11C0" rw="RW" size="4" initval="0x00000000" caption="Express MAC1588 Timer Seconds High Register">
          <bitfield name="TCS" caption="Timer Count in Seconds" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_TSL" offset="0x11D0" rw="RW" size="4" initval="0x00000000" caption="Express MAC1588 Timer Seconds Low Register">
          <bitfield name="TCS" caption="Timer Count in Seconds" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TN" offset="0x11D4" rw="RW" size="4" initval="0x00000000" caption="Express MAC1588 Timer Nanoseconds Register">
          <bitfield name="TNS" caption="Timer Count in Nanoseconds" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TA" offset="0x11D8" rw="W" size="4" caption="Express MAC1588 Timer Adjust Register">
          <bitfield name="ITDT" caption="Increment/Decrement" mask="0x3FFFFFFF"/>
          <bitfield name="ADJ" caption="Adjust 1588 Timer" mask="0x80000000"/>
        </register>
        <register name="GMAC_EMAC_TI" offset="0x11DC" rw="RW" size="4" initval="0x00000000" caption="Express MAC1588 Timer Increment Register">
          <bitfield name="CNS" caption="Count Nanoseconds" mask="0xFF"/>
          <bitfield name="ACNS" caption="Alternative Count Nanoseconds" mask="0xFF00"/>
          <bitfield name="NIT" caption="Number of Increments" mask="0xFF0000"/>
        </register>
        <register name="GMAC_EMAC_EFTSL" offset="0x11E0" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Event Frame Transmitted Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_EFTN" offset="0x11E4" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Event Frame Transmitted Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_EFRSL" offset="0x11E8" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Event Frame Received Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_EFRN" offset="0x11EC" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Event Frame Received Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_PEFTSL" offset="0x11F0" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Peer Event Frame Transmitted Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_PEFTN" offset="0x11F4" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Peer Event Frame Transmitted Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_PEFRSL" offset="0x11F8" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Peer Event Frame Received Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_PEFRN" offset="0x11FC" rw="R" size="4" initval="0x00000000" caption="Express MAC PTP Peer Event Frame Received Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TXPQUANT1" offset="0x1260" rw="RW" size="4" initval="0xFFFFFFFF" caption="Express MAC Transmit Pause Quantum 1 Register">
          <bitfield name="QUANT_P2" caption="Priority 2 Transmit Pause Quantum" mask="0xFFFF"/>
          <bitfield name="QUANT_P3" caption="Priority 3 Transmit Pause Quantum" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_EMAC_TXPQUANT2" offset="0x1264" rw="RW" size="4" initval="0xFFFFFFFF" caption="Express MAC Transmit Pause Quantum 2 Register">
          <bitfield name="QUANT_P4" caption="Priority 4 Transmit Pause Quantum" mask="0xFFFF"/>
          <bitfield name="QUANT_P5" caption="Priority 5 Transmit Pause Quantum" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_EMAC_TXPQUANT3" offset="0x1268" rw="RW" size="4" initval="0xFFFFFFFF" caption="Express MAC Transmit Pause Quantum 3 Register">
          <bitfield name="QUANT_P6" caption="Priority 6 Transmit Pause Quantum" mask="0xFFFF"/>
          <bitfield name="QUANT_P7" caption="Priority 7 Transmit Pause Quantum" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_EMAC_RXLPI" offset="0x1270" rw="R" size="4" initval="0x00000000" caption="Express MAC Received LPI Transitions">
          <bitfield name="COUNT" caption="Count of Received LPI transitions (cleared on read)" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_RXLPITIME" offset="0x1274" rw="R" size="4" initval="0x00000000" caption="Express MAC Received LPI Time">
          <bitfield name="LPITIME" caption="Time in LPI (cleared on read)" mask="0xFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TXLPI" offset="0x1278" rw="R" size="4" initval="0x00000000" caption="Express MAC Transmit LPI Transitions">
          <bitfield name="COUNT" caption="Count of LPI transitions (cleared on read)" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_TXLPITIME" offset="0x127C" rw="R" size="4" initval="0x00000000" caption="Express MAC Transmit LPI Time">
          <bitfield name="LPITIME" caption="Time in LPI (cleared on read)" mask="0xFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_QOS_CFG" offset="0x12E0" rw="RW" size="4" initval="0x00000000" caption="Express MAC System Bus QoS Configuration Register">
          <bitfield name="Q0_DATA" caption="System Bus QoS Attributes for Queue 0 Data Access" mask="0xF"/>
          <bitfield name="Q0_DESCR" caption="System Bus QoS Attributes for Queue 0 Descriptor Access" mask="0xF0"/>
          <bitfield name="Q1_DATA" caption="System Bus QoS Attributes for Queue 1 Data Access" mask="0xF00"/>
          <bitfield name="Q1_DESCR" caption="System Bus QoS Attributes for Queue 1 Descriptor Access" mask="0xF000"/>
          <bitfield name="Q2_DATA" caption="System Bus QoS Attributes for Queue 2 Data Access" mask="0xF0000"/>
          <bitfield name="Q2_DESCR" caption="System Bus QoS Attributes for Queue 2 Descriptor Access" mask="0xF00000"/>
          <bitfield name="Q3_DATA" caption="System Bus QoS Attributes for Queue 3 Data Access" mask="0xF000000"/>
          <bitfield name="Q3_DESCR" caption="System Bus QoS Attributes for Queue 3 Descriptor Access" mask="0xF0000000"/>
        </register>
        <register-group name="GMAC_EMAC_ASA" name-in-module="GMAC_EMAC_ASA" offset="0x1300" size="0x08" count="32"/>
        <register name="GMAC_EMAC_CBSCR" offset="0x14BC" rw="RW" size="4" initval="0x00000000" caption="Express MAC Credit-Based Shaping Control Register">
          <bitfield name="QAE" caption="Queue A CBS Enable" mask="0x1" values="GMAC_EMAC_CBSCR__QAE"/>
          <bitfield name="QBE" caption="Queue B CBS Enable" mask="0x2" values="GMAC_EMAC_CBSCR__QBE"/>
        </register>
        <register name="GMAC_EMAC_CBSISQA" offset="0x14C0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Credit-Based Shaping IdleSlope Register for Queue A">
          <bitfield name="IS" caption="IdleSlope" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_CBSISQB" offset="0x14C4" rw="RW" size="4" initval="0x00000000" caption="Express MAC Credit-Based Shaping IdleSlope Register for Queue B">
          <bitfield name="IS" caption="IdleSlope" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TQUBA" offset="0x14C8" rw="RW" size="4" initval="0x00000000" caption="Express MAC 32 MSB Transmit Buffer Descriptor Queue Base Address Register">
          <bitfield name="TQUBA" caption="Transmit Queue Upper Buffer Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_TXBDCTRL" offset="0x14CC" rw="RW" size="4" initval="0x00000000" caption="Express MAC Transmit Buffer Data Control Register">
          <bitfield name="TSMODE" caption="Transmit Descriptor Timestamp Insertion Mode" mask="0x30" values="GMAC_EMAC_TXBDCTRL__TSMODE"/>
        </register>
        <register name="GMAC_EMAC_RXBDCTRL" offset="0x14D0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Receive Buffer Data Control Register">
          <bitfield name="TSMODE" caption="Receive Descriptor Timestamp Insertion Mode" mask="0x30" values="GMAC_EMAC_RXBDCTRL__TSMODE"/>
        </register>
        <register name="GMAC_EMAC_RQUBA" offset="0x14D4" rw="RW" size="4" initval="0x00000000" caption="Express MAC 32 MSB Receive Buffer Descriptor Queue Base Address Register">
          <bitfield name="RQUBA" caption="Receive Queue Upper Buffer Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EMAC_ST1R" offset="0x1500" rw="RW" size="4" initval="0x00000000" caption="Express MAC Screening Type 1 Register">
          <bitfield name="QNB" caption="Queue Number (0-5)" mask="0x7"/>
          <bitfield name="DSTCM" caption="Differentiated Services or Traffic Class Match" mask="0xFF0"/>
          <bitfield name="UDPM" caption="UDP Port Match" mask="0xFFFF000"/>
          <bitfield name="DSTCE" caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000"/>
          <bitfield name="UDPE" caption="UDP Port Match Enable" mask="0x20000000"/>
        </register>
        <register name="GMAC_EMAC_ST2R" offset="0x1540" rw="RW" size="4" count="2" initval="0x00000000" caption="Express MAC Screening Type 2 Register (index = 0)">
          <bitfield name="QNB" caption="Queue Number (0-5)" mask="0x7"/>
          <bitfield name="VLANP" caption="VLAN Priority" mask="0x70"/>
          <bitfield name="VLANE" caption="VLAN Enable" mask="0x100" values="GMAC_EMAC_ST2R__VLANE"/>
          <bitfield name="I2ETH" caption="Index of Screening Type 2 EtherType register" mask="0xE00"/>
          <bitfield name="ETHE" caption="EtherType Enable" mask="0x1000" values="GMAC_EMAC_ST2R__ETHE"/>
          <bitfield name="COMPA" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0x3E000"/>
          <bitfield name="COMPAE" caption="Compare A Enable" mask="0x40000" values="GMAC_EMAC_ST2R__COMPAE"/>
          <bitfield name="COMPB" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0xF80000"/>
          <bitfield name="COMPBE" caption="Compare B Enable" mask="0x1000000" values="GMAC_EMAC_ST2R__COMPBE"/>
          <bitfield name="COMPC" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0x3E000000"/>
          <bitfield name="COMPCE" caption="Compare C Enable" mask="0x40000000" values="GMAC_EMAC_ST2R__COMPCE"/>
        </register>
        <register name="GMAC_EMAC_TSCTL" offset="0x1580" rw="RW" size="4" initval="0x00000000" caption="Express MACTransmit Schedule Control Register">
          <bitfield name="TXSQ0" caption="Transmit Schedule for Qx" mask="0x3" values="GMAC_EMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ1" caption="Transmit Schedule for Qx" mask="0xC" values="GMAC_EMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ2" caption="Transmit Schedule for Qx" mask="0x30" values="GMAC_EMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ3" caption="Transmit Schedule for Qx" mask="0xC0" values="GMAC_EMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ4" caption="Transmit Schedule for Qx" mask="0x300" values="GMAC_EMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ5" caption="Transmit Schedule for Qx" mask="0xC00" values="GMAC_EMAC_TSCTL__TXSQ"/>
        </register>
        <register name="GMAC_EMAC_TQBWRL0" offset="0x1590" rw="RW" size="4" initval="0x00000000" caption="Express MAC Transmit Queue Bandwidth Rate Limit 0 Register">
          <bitfield name="ALLOCQ0" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF"/>
          <bitfield name="ALLOCQ1" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF00"/>
          <bitfield name="ALLOCQ2" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF0000"/>
          <bitfield name="ALLOCQ3" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF000000"/>
        </register>
        <register name="GMAC_EMAC_TQSA" offset="0x15A0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Transmit Queue Segment Allocation Register">
          <bitfield name="SEGALLOCQ0" caption="Segment Allocation for Qx" mask="0x7"/>
          <bitfield name="SEGALLOCQ1" caption="Segment Allocation for Qx" mask="0x70"/>
          <bitfield name="SEGALLOCQ2" caption="Segment Allocation for Qx" mask="0x700"/>
          <bitfield name="SEGALLOCQ3" caption="Segment Allocation for Qx" mask="0x7000"/>
          <bitfield name="SEGALLOCQ4" caption="Segment Allocation for Qx" mask="0x70000"/>
          <bitfield name="SEGALLOCQ5" caption="Segment Allocation for Qx" mask="0x700000"/>
        </register>
        <register-group name="GMAC_EMAC_ST2CW" name-in-module="GMAC_EMAC_ST2CW" offset="0x1700" size="0x08" count="6"/>
        <register name="GMAC_EMAC_ENST_START_Q" offset="0x1800" rw="RW" size="4" count="6" initval="0x0001FFFF" caption="Express MAC ENST Start Time Queue Register (index = 0)">
          <bitfield name="START_NSEC" caption="Nanoseconds for Start Time" mask="0x3FFFFFFF"/>
          <bitfield name="START_SEC" caption="Seconds for Start Time" mask="0xC0000000"/>
        </register>
        <register name="GMAC_EMAC_ENST_ON_Q" offset="0x1820" rw="RW" size="4" count="6" initval="0x0001FFFF" caption="Express MAC ENST On Time Queue Register (index = 0)">
          <bitfield name="ON_TIME" caption="Time for which the Queue is to be Open" mask="0x1FFFF"/>
        </register>
        <register name="GMAC_EMAC_ENST_OFF_Q" offset="0x1840" rw="RW" size="4" count="6" initval="0x00000000" caption="Express MAC ENST Off Time Queue Register (index = 0)">
          <bitfield name="OFF_TIME" caption="Time for which the Queue is to be Blocked" mask="0x1FFFF"/>
        </register>
        <register name="GMAC_EMAC_ENST_CR" offset="0x1880" rw="RW" size="4" initval="0x00000000" caption="Express MAC ENST Control Register">
          <bitfield name="EN_Q0" caption="Enhanced Scheduled Traffic Enable for Queue 0" mask="0x1" values="GMAC_EMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q1" caption="Enhanced Scheduled Traffic Enable for Queue 1" mask="0x2" values="GMAC_EMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q2" caption="Enhanced Scheduled Traffic Enable for Queue 2" mask="0x4" values="GMAC_EMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q3" caption="Enhanced Scheduled Traffic Enable for Queue 3" mask="0x8" values="GMAC_EMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q4" caption="Enhanced Scheduled Traffic Enable for Queue 4" mask="0x10" values="GMAC_EMAC_ENST_CR__EN_Q"/>
          <bitfield name="EN_Q5" caption="Enhanced Scheduled Traffic Enable for Queue 5" mask="0x20" values="GMAC_EMAC_ENST_CR__EN_Q"/>
        </register>
        <register name="GMAC_EMAC_FRER_TIMEOUT" offset="0x18A0" rw="RW" size="4" initval="0x00000000" caption="Express MAC Frame Elimination Timeout Register">
          <bitfield name="TIMEOUT" caption="Sequence Recovery Timer Restart Period for Credit Based Streams" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EMAC_FRER_REDTAG" offset="0x18A4" rw="RW" size="4" initval="0x4000F1C1" caption="Express MAC Frame Elimination Redundancy Tag Register">
          <bitfield name="RED_TAG" caption="Redundancy Tag (R-TAG)" mask="0xFFFF"/>
          <bitfield name="SIX_BYTE_TAG" caption="Six-byte Tag Enable" mask="0x40000000" values="GMAC_EMAC_FRER_REDTAG__SIX_BYTE_TAG"/>
          <bitfield name="STRIP_R_TAG" caption="Stripping Redundancy Tag Enable" mask="0x80000000" values="GMAC_EMAC_FRER_REDTAG__STRIP_R_TAG"/>
        </register>
        <register-group name="GMAC_EMAC_FRER" name-in-module="GMAC_EMAC_FRER" offset="0x18C0" size="0x10" count="2" start-index="1"/>
        <register name="GMAC_EMAC_RX_FLUSH_Q" offset="0x1B00" rw="RW" size="4" initval="0x00000000" caption="Express MAC Receive Queue Flush Register">
          <bitfield name="DROP_ALL" caption="Drop All Frames" mask="0x1" values="GMAC_EMAC_RX_FLUSH_Q__DROP_ALL"/>
          <bitfield name="DROP_ON_RESRC_ERR" caption="Drop on Resource Error" mask="0x2" values="GMAC_EMAC_RX_FLUSH_Q__DROP_ON_RESRC_ERR"/>
          <bitfield name="LIMIT_NUM_BYTES" caption="Limitation of the Number of 128-Byte Chunk of Data Stored in the Memory of this Queue" mask="0x4" values="GMAC_EMAC_RX_FLUSH_Q__LIMIT_NUM_BYTES"/>
          <bitfield name="LIMIT_FRAME_SIZE" caption="Maximum Frame-length Received" mask="0x8" values="GMAC_EMAC_RX_FLUSH_Q__LIMIT_FRAME_SIZE"/>
          <bitfield name="MAX_VAL" caption="Maximum Value for the Received Frame Size or Number of 128-Byte Chunk" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_EMAC_SCR2_RATE_LIMIT" offset="0x1B40" rw="RW" size="4" initval="0x00000000" caption="Express MAC Screening 2 Rate Limit Register">
          <bitfield name="INTERVAL_TIME" caption="Interval Time for Maximum Rate Checking" mask="0xFFFF"/>
          <bitfield name="MAX_RATE_VAL" caption="Maximum Rate Value for the Interval Time" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_EMAC_SCR2_RATE_STATUS" offset="0x1B80" rw="R" size="4" initval="0x00000000" caption="Express MAC Screening 2 Rate Status Register">
          <bitfield name="EXCESS_RATE_Q0" caption="Excessive Screener Rate Queue 0" mask="0x1" values="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q1" caption="Excessive Screener Rate Queue 1" mask="0x2" values="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q2" caption="Excessive Screener Rate Queue 2" mask="0x4" values="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q3" caption="Excessive Screener Rate Queue 3" mask="0x8" values="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q4" caption="Excessive Screener Rate Queue 4" mask="0x10" values="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q5" caption="Excessive Screener Rate Queue 5" mask="0x20" values="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q6" caption="Excessive Screener Rate Queue 6" mask="0x40" values="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
          <bitfield name="EXCESS_RATE_Q7" caption="Excessive Screener Rate Queue 7" mask="0x80" values="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q"/>
        </register>
      </register-group>
      <value-group name="GMAC_EMAC_ASAT__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_ASAT__FILTBMASK">
        <value name="BIT1" caption="Controls whether the first byte has been received." value="0x1"/>
        <value name="BIT2" caption="Controls whether the second byte has been received." value="0x2"/>
        <value name="BIT3" caption="Controls whether the third byte has been received." value="0x4"/>
        <value name="BIT4" caption="Controls whether the fourth byte has been received." value="0x8"/>
        <value name="BIT5" caption="Controls whether the fifth byte has been received." value="0x10"/>
        <value name="BIT6" caption="Controls whether the sixth byte has been received" value="0x20"/>
      </value-group>
      <value-group name="GMAC_EMAC_FRER_CTRLx_A__USE_R_TAG">
        <value name="0" caption="Identifies bottom of sequence number with OFFSET_VALUE." value="0"/>
        <value name="1" caption="Identifies sequence number with redundancy tag." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_FRER_CTRLx_A__EN_SEQRECRST_TIMER">
        <value name="0" caption="Disables the sequence recovery reset timer." value="0"/>
        <value name="1" caption="Enables the sequence recovery reset timer." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_FRER_CTRLx_A__EN_VECTOR_REC_ALG">
        <value name="0" caption="Enables the match recovery algorithm." value="0"/>
        <value name="1" caption="Enables the vector recovery algorithm." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_FRER_CTRLx_A__EN_ELIMINATION">
        <value name="0" caption="Disables the elimination of received frames." value="0"/>
        <value name="1" caption="Enables the elimination of received frames." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_SAT__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_SAT__FILTBMASK">
        <value name="BIT1" caption="Controls whether the first byte has been received." value="0x1"/>
        <value name="BIT2" caption="Controls whether the second byte has been received." value="0x2"/>
        <value name="BIT3" caption="Controls whether the third byte has been received." value="0x4"/>
        <value name="BIT4" caption="Controls whether the fourth byte has been received." value="0x8"/>
        <value name="BIT5" caption="Controls whether the fifth byte has been received." value="0x10"/>
        <value name="BIT6" caption="Controls whether the sixth byte has been received" value="0x20"/>
      </value-group>
      <value-group name="GMAC_EMAC_ST2CW1R__OFFSSTRT">
        <value name="FRAMESTART" caption="Offset from the start of the frame" value="0"/>
        <value name="ETHERTYPE" caption="Offset from the byte after the EtherType field" value="1"/>
        <value name="IP" caption="Offset from the byte after the IP header field" value="2"/>
        <value name="TCP_UDP" caption="Offset from the byte after the TCP/UDP header field" value="3"/>
      </value-group>
      <value-group name="GMAC_EMAC_ST2CW1R__DISMASK">
        <value name="0" caption="GMAC_EMAC_ST2CW0R contains a 2-byte compare value with a 2-byte mask value." value="0"/>
        <value name="1" caption="GMAC_EMAC_ST2CW0R contains a 4-byte compare value." value="1"/>
      </value-group>
      <value-group name="GMAC_FRER_CTRL_A__USE_R_TAG">
        <value name="0" caption="Identifies bottom of sequence number with OFFSET_VALUE." value="0"/>
        <value name="1" caption="Identifies sequence number with redundancy tag." value="1"/>
      </value-group>
      <value-group name="GMAC_FRER_CTRL_A__EN_SEQRECRST_TIMER">
        <value name="0" caption="Disables the sequence recovery reset timer." value="0"/>
        <value name="1" caption="Enables the sequence recovery reset timer." value="1"/>
      </value-group>
      <value-group name="GMAC_FRER_CTRL_A__EN_VECTOR_REC_ALG">
        <value name="0" caption="Enables the match recovery algorithm." value="0"/>
        <value name="1" caption="Enables the vector recovery algorithm." value="1"/>
      </value-group>
      <value-group name="GMAC_FRER_CTRL_A__EN_ELIMINATION">
        <value name="0" caption="Disables the elimination of received frames." value="0"/>
        <value name="1" caption="Enables the elimination of received frames." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2CW1R__OFFSSTRT">
        <value name="FRAMESTART" caption="Offset from the start of the frame" value="0"/>
        <value name="ETHERTYPE" caption="Offset from the byte after the EtherType field" value="1"/>
        <value name="IP" caption="Offset from the byte after the IP header field" value="2"/>
        <value name="TCP_UDP" caption="Offset from the byte after the TCP/UDP header field" value="3"/>
      </value-group>
      <value-group name="GMAC_ST2CW1R__DISMASK">
        <value name="0" caption="GMAC_ST2CW0R contains a 2-byte compare value with a 2-byte mask value." value="0"/>
        <value name="1" caption="GMAC_ST2CW0R contains a 4-byte compare value." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__LBL">
        <value name="0" caption="Normal operating mode (no loop back)." value="0"/>
        <value name="1" caption="Connects GTX to GRX, GTXEN to GRXDV and forces Full Duplex mode. GRXCK and GTXCK may malfunction as the GMAC is switched into and out of internal loop back. It is important that receive and transmit circuits have already been disabled when making the switch into and out of internal loop back." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__RXEN">
        <value name="0" caption="Stops frame reception immediately and the receive pipeline will be cleared. The Receive Queue Pointer register is unaffected." value="0"/>
        <value name="1" caption="Enables the GMAC to receive data." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__TXEN">
        <value name="0" caption="Stops transmission immediately, the transmit pipeline and control registers will be cleared and the Transmit Queue Pointer Register will reset to point to the start of the transmit descriptor list." value="0"/>
        <value name="1" caption="Enables the GMAC transmitter to send data." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__MPE">
        <value name="0" caption="Forces GMDIO to high impedance state and MDC low." value="0"/>
        <value name="1" caption="Enables the management port." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__CLRSTAT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the statistics registers." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__WESTAT">
        <value name="0" caption="Forces the statistics registers to be in read-only mode for normal operation mode." value="0"/>
        <value name="1" caption="Makes the statistics registers writable for functional test purposes." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__BP">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="When the MAC is set in 10M or 100M Half Duplex mode, forces collisions on all received frames. Ignored in Gigabit Half Duplex mode." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__TSTART">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts transmission." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__THALT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Halts transmission as soon as any ongoing frame transmission ends." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__TXPF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Generates a pause frame to be transmitted." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__TXZQPF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Generates a pause frame with zero quantum to be transmitted." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__SRTSM">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Causes the CRC of every received frame to be replaced with the value of the nanoseconds field of the 1588 timer that was captured as the receive frame passed the message timestamp point. Note that bit RFCS in register GMAC_NCFGR may not be set to 1 when the timer should be captured." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__TXPBPF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Takes the values stored in the Transmit PFC Pause Register." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__FNP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Flushes the next packet from the receive memory. This will only have an effect if the DMA is not currently writing a packet already stored in the receive memory to system memory." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__PTPUNIENA">
        <value name="0" caption="Disables detection of unicast PTP frames." value="0"/>
        <value name="1" caption="Enables detection of unicast PTP frames." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__STUDPOFFSET">
        <value name="0" caption="Normal operations." value="0"/>
        <value name="1" caption="The upper 16 bits of the CRC of every received frame are replaced with the offset from start of frame to the beginning of the UDP or TCP header. The lower 16 bits of the CRC are replaced with zero and reserved for future use. The offset is measured in units of 2 bytes." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__OSSMODE">
        <value name="0" caption="1588 One Step Sync Mode is disabled." value="0"/>
        <value name="1" caption="1588 One Step Sync Mode is enabled. Replaces timestamp field in the 1588 header for TX Sync Frames with the current TSU timer value." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__PFCCTL">
        <value name="0" caption="Disables multiple PFC pause quantums." value="0"/>
        <value name="1" caption="Enables multiple PFC pause quantums, one per pause priority." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__EXTSELRQEN">
        <value name="0" caption="Disables external selection of receive queue." value="0"/>
        <value name="1" caption="Enables external selection of receive queue." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__IFGQAVCRED">
        <value name="0" caption="No modification of the CBS algorithm." value="0"/>
        <value name="1" caption="Modifies the CBS algorithm so the IFG/IPG associated with a transmit frame counts towards its 802.1Qav credit." value="1"/>
      </value-group>
      <value-group name="GMAC_NCFGR__GBE">
        <value name="0" caption="10/100 operation." value="0"/>
        <value name="1" caption="Gigabit operation." value="1"/>
      </value-group>
      <value-group name="GMAC_NCFGR__CLK">
        <value name="MCK_8" caption="MCK divided by 8 (MCK up to 20 MHz)" value="0"/>
        <value name="MCK_16" caption="MCK divided by 16 (MCK up to 40 MHz)" value="1"/>
        <value name="MCK_32" caption="MCK divided by 32 (MCK up to 80 MHz)" value="2"/>
        <value name="MCK_48" caption="MCK divided by 48 (MCK up to 120 MHz)" value="3"/>
        <value name="MCK_64" caption="MCK divided by 64 (MCK up to 160 MHz)" value="4"/>
        <value name="MCK_96" caption="MCK divided by 96 (MCK up to 240 MHz)" value="5"/>
      </value-group>
      <value-group name="GMAC_UR__MIM">
        <value name="RMII" caption="Selects the RMII mode." value="1"/>
        <value name="RGMII" caption="Selects the RGMII mode." value="2"/>
      </value-group>
      <value-group name="GMAC_UR__REFCLK">
        <value name="INTERNAL_GCLK" caption="Selects the GCLK from PMC" value="0x0"/>
        <value name="EXTERNAL" caption="Selects the clock from an IO" value="0x1"/>
      </value-group>
      <value-group name="GMAC_UR__HDFLCTLEN">
        <value name="0" caption="Half duplex flow control is disabled." value="0"/>
        <value name="1" caption="Half duplex flow control is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__FBLDO">
        <value name="SINGLE" caption="Always use single access on system bus" value="1"/>
        <value name="INCR4" caption="Attempt to use 4-beat bursts on system bus (Default)" value="4"/>
        <value name="INCR8" caption="Attempt to use 8-beat bursts on system bus bursts" value="8"/>
        <value name="INCR16" caption="Attempt to use 16-beat bursts on system bus bursts" value="16"/>
      </value-group>
      <value-group name="GMAC_DCFGR__ESMA">
        <value name="LITTLE_ENDIAN" caption="Selects Little-endian endianism for system bus transfers." value="0"/>
        <value name="BIG_ENDIAN" caption="Selects swapped endianism for system bus transfers." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__ESPA">
        <value name="LITTLE_ENDIAN" caption="Selects Little-endian endianism for system bus transfers." value="0"/>
        <value name="BIG_ENDIAN" caption="Selects swapped endianism for system bus transfers." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__RXBMS">
        <value name="EIGHTH" caption="4/8 Kbyte Memory Size" value="0"/>
        <value name="QUARTER" caption="4/4 Kbytes Memory Size" value="1"/>
        <value name="HALF" caption="4/2 Kbytes Memory Size" value="2"/>
        <value name="FULL" caption="4 Kbytes Memory Size" value="3"/>
      </value-group>
      <value-group name="GMAC_DCFGR__TXPBMS">
        <value name="TWO_KB" caption="Do not use top address bit (2 Kbytes)." value="0"/>
        <value name="FOUR_KB" caption="Use full configured addressable space (4 Kbytes)." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__CRCERRREP">
        <value name="0" caption="Bit 16 of the receive buffer descriptor represents the Canonical format indicator (CFI) bit as extracted from the receive frame (if the receive buffer descriptor is pointing to the last data buffer of the receive frame and the received frame was VLAN tagged)." value="0"/>
        <value name="1" caption="Bit 16 of the receive buffer descriptor represents the FCS/CRC error (only if frames with FCS are copied to memory as enabled by bit 26 in the Network Configuration register)." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__DRBS">
        <value name="0x02" caption="128 bytes" value="0x02"/>
        <value name="0x18" caption="1536 bytes (1 x max length frame/buffer)" value="0x18"/>
        <value name="0xA0" caption="10240 bytes (1 x 10K jumbo frame/buffer)" value="0xA0"/>
      </value-group>
      <value-group name="GMAC_DCFGR__RXBD_EXTENDED">
        <value name="0" caption="Disables Receive Buffer Data Extended mode." value="0"/>
        <value name="1" caption="Enables Receive Buffer Data Extended mode." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__TXBD_EXTENDED">
        <value name="0" caption="Disables Transmit Buffer Data Extended mode." value="0"/>
        <value name="1" caption="Enables Transmit Buffer Data Extended mode." value="1"/>
      </value-group>
      <value-group name="GMAC_RBQB__RXQDIS">
        <value name="0" caption="Queue is enabled." value="0"/>
        <value name="1" caption="Queue is disabled. Used to reduce the number of active queues and should only be changed while receive is not enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_TBQB__TXQDIS">
        <value name="0" caption="Queue is enabled." value="0"/>
        <value name="1" caption="Queue is disabled. Used to reduce the number of active queues and should only be changed while transmit is not enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_MAN__OP">
        <value name="1" caption="Write" value="1"/>
        <value name="2" caption="Read" value="2"/>
      </value-group>
      <value-group name="GMAC_MAN__CLTTO">
        <value name="0" caption="Clause 45 operation" value="0"/>
        <value name="1" caption="Clause 22 operation" value="1"/>
      </value-group>
      <value-group name="GMAC_LCKUP_CFGR__LCKUP_REC_EN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Forces the MAC in Reset mode when a lockup.is detected on the transmit or receive data paths." value="1"/>
      </value-group>
      <value-group name="GMAC_LCKUP_CFGR__RXMAC_LCKUP_EN">
        <value name="0" caption="Disables the monitor that detects lockups in the receive MAC." value="0"/>
        <value name="1" caption="Enables the monitor that detects lockups in the receive MAC." value="1"/>
      </value-group>
      <value-group name="GMAC_LCKUP_CFGR__RXDMA_LCKUP_EN">
        <value name="0" caption="Disables the monitor that detects lockups in the receive DMA." value="0"/>
        <value name="1" caption="Enables the monitor that detects lockups in the receive DMA." value="1"/>
      </value-group>
      <value-group name="GMAC_LCKUP_CFGR__TXMAC_LCKUP_EN">
        <value name="0" caption="Disables the monitor that detects lockups in the transmit MAC." value="0"/>
        <value name="1" caption="Enables the monitor that detects lockups in the transmit MAC." value="1"/>
      </value-group>
      <value-group name="GMAC_LCKUP_CFGR__TXDMA_LCKUP_EN">
        <value name="0" caption="Disables the monitor that detects lockups in the transmit DMA." value="0"/>
        <value name="1" caption="Enables the monitor that detects lockups in the transmit DMA." value="1"/>
      </value-group>
      <value-group name="GMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q">
        <value name="0" caption="Disables the transmit DMA lockup timer for queue x. The number of outstanding packets are still counted but the actual timer does not run." value="0"/>
        <value name="1" caption="Enables the transmit DMA lockup timer for queue x." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT1__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT2__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT2__FILTBMASK">
        <value name="BIT1" caption="Controls whether the first byte has been received." value="0x1"/>
        <value name="BIT2" caption="Controls whether the second byte has been received." value="0x2"/>
        <value name="BIT3" caption="Controls whether the third byte has been received." value="0x4"/>
        <value name="BIT4" caption="Controls whether the fourth byte has been received." value="0x8"/>
        <value name="BIT5" caption="Controls whether the fifth byte has been received." value="0x10"/>
        <value name="BIT6" caption="Controls whether the sixth byte has been received" value="0x20"/>
      </value-group>
      <value-group name="GMAC_SAT3__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT3__FILTBMASK">
        <value name="BIT1" caption="Controls whether the first byte has been received." value="0x1"/>
        <value name="BIT2" caption="Controls whether the second byte has been received." value="0x2"/>
        <value name="BIT3" caption="Controls whether the third byte has been received." value="0x4"/>
        <value name="BIT4" caption="Controls whether the fourth byte has been received." value="0x8"/>
        <value name="BIT5" caption="Controls whether the fifth byte has been received." value="0x10"/>
        <value name="BIT6" caption="Controls whether the sixth byte has been received" value="0x20"/>
      </value-group>
      <value-group name="GMAC_SAT4__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT4__FILTBMASK">
        <value name="BIT1" caption="Controls whether the first byte has been received." value="0x1"/>
        <value name="BIT2" caption="Controls whether the second byte has been received." value="0x2"/>
        <value name="BIT3" caption="Controls whether the third byte has been received." value="0x4"/>
        <value name="BIT4" caption="Controls whether the fourth byte has been received." value="0x8"/>
        <value name="BIT5" caption="Controls whether the fifth byte has been received." value="0x10"/>
        <value name="BIT6" caption="Controls whether the sixth byte has been received" value="0x20"/>
      </value-group>
      <value-group name="GMAC_TIDM1__ENID1">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_TIDM2__ENID2">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_TIDM3__ENID3">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_TIDM4__ENID4">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_SVLAN__ESVLAN">
        <value name="0" caption="Disable the stacked VLAN Processing mode" value="0"/>
        <value name="1" caption="Enable the stacked VLAN Processing mode" value="1"/>
      </value-group>
      <value-group name="GMAC_TBQBAPQ__TXBQDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the transmit queue. This can be used to reduce the number of active queues and must be changed only while transmit is disabled." value="1"/>
      </value-group>
      <value-group name="GMAC_RBQBAPQ__RXBQDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the receive queue. This can be used to reduce the number of active queues and must be changed only while receive is disabled." value="1"/>
      </value-group>
      <value-group name="GMAC_RBSRPQ__RBS">
        <value name="0x02" caption="128 bytes" value="0x02"/>
        <value name="0x18" caption="1536 bytes (1 x max length frame/buffer)" value="0x18"/>
        <value name="0xA0" caption="10240 bytes (1 x 10K jumbo frame/buffer)" value="0xA0"/>
      </value-group>
      <value-group name="GMAC_CBSCR__QAE">
        <value name="0" caption="Credit-based shaping on the second highest priority queue (queue A) is disabled." value="0"/>
        <value name="1" caption="Credit-based shaping on the second highest priority queue (queue A) is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_CBSCR__QBE">
        <value name="0" caption="Credit-based shaping on the highest priority queue (queue B) is disabled." value="0"/>
        <value name="1" caption="Credit-based shaping on the highest priority queue (queue B) is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_TXBDCTRL__TSMODE">
        <value name="DISABLE" caption="Timestamp insertion disable." value="0"/>
        <value name="PTPEVENT" caption="Timestamp inserted for PTP Event Frames only." value="1"/>
        <value name="PTPALL" caption="Timestamp inserted for All PTP Frames only." value="2"/>
        <value name="ALL" caption="Timestamp inserted for All Frames." value="3"/>
      </value-group>
      <value-group name="GMAC_RXBDCTRL__TSMODE">
        <value name="DISABLE" caption="Timestamp insertion disable." value="0"/>
        <value name="PTPEVENT" caption="Timestamp inserted for PTP Event Frames only." value="1"/>
        <value name="PTPALL" caption="Timestamp inserted for All PTP Frames only." value="2"/>
        <value name="ALL" caption="Timestamp inserted for All Frames." value="3"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__VLANE">
        <value name="0" caption="VLAN match is disabled." value="0"/>
        <value name="1" caption="VLAN match is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__ETHE">
        <value name="0" caption="EtherType match with bits 15:0 in the register designated by the value of I2ETH is disabled." value="0"/>
        <value name="1" caption="EtherType match with bits 15:0 in the register designated by the value of I2ETH is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__COMPAE">
        <value name="0" caption="Comparison via the register designated by index COMPA is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPA is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__COMPBE">
        <value name="0" caption="Comparison via the register designated by index COMPB is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPB is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__COMPCE">
        <value name="0" caption="Comparison via the register designated by index COMPC is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPC is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_TSCTL__TXSQ">
        <value name="FP" caption="Fixed Priority" value="0"/>
        <value name="CBS" caption="CBS Enabled only valid for top two enabled queues and if CBS capability selected." value="1"/>
        <value name="DWRR" caption="DWRR enabled" value="2"/>
        <value name="ETS" caption="ETS enabled" value="3"/>
      </value-group>
      <value-group name="GMAC_ENST_CR__EN_Q">
        <value name="0" caption="Disables the enhanced scheduled traffic for queue x." value="0"/>
        <value name="1" caption="Enables the enhanced scheduled traffic for queue x. EMAC has only 1 queue and ENST is enabled by writing EN_Q0." value="1"/>
      </value-group>
      <value-group name="GMAC_FRER_REDTAG__SIX_BYTE_TAG">
        <value name="0" caption="Defines a four-byte tag as per 802.1CB standard revision 2.4 and earlier." value="0"/>
        <value name="1" caption="Enables the six-byte tag as per 802.1CB standard revision 2.4 and later." value="1"/>
      </value-group>
      <value-group name="GMAC_FRER_REDTAG__STRIP_R_TAG">
        <value name="0" caption="Disables the stripping function. When the statistics counters need to reflect the actual number of octets received, then the stripping functionality must be disabled." value="0"/>
        <value name="1" caption="Enables the stripping function, the receive octet counters reflect post deletion frame size so the frame elimination functionality is transparent to higher level management." value="1"/>
      </value-group>
      <value-group name="GMAC_RX_FLUSH_Q__DROP_ALL">
        <value name="DISABLED" caption="No effect." value="0"/>
        <value name="ENABLED" caption="Drops all frames of this queue." value="1"/>
      </value-group>
      <value-group name="GMAC_RX_FLUSH_Q__DROP_ON_RESRC_ERR">
        <value name="DISABLED" caption="No effect." value="0"/>
        <value name="ENABLED" caption="If a free DMA descriptor for this queue cannot be obtained (also referred to as lack of descriptor resource and occurs when the software either cannot free up descriptors quickly enough to meet the receive traffic rate or has deliberately decided not to free any descriptors), all new frames received on this queue will be automatically discarded." value="1"/>
      </value-group>
      <value-group name="GMAC_RX_FLUSH_Q__LIMIT_NUM_BYTES">
        <value name="DISABLED" caption="No effect." value="0"/>
        <value name="ENABLED" caption="Limits the number of 128 byte chunks of data received for this queue and already stored in the memory of the queue awaiting DMA memory writes to the value defined in the field MAX_VAL." value="1"/>
      </value-group>
      <value-group name="GMAC_RX_FLUSH_Q__LIMIT_FRAME_SIZE">
        <value name="DISABLED" caption="No effect." value="0"/>
        <value name="ENABLED" caption="When set, MAX_VAL indicates the maximum frame-length in bytes that may be received. Frames exceeding this length will be dropped. This traffic policing function is relevant to the 802.1Qci standard which specifies stream filtering based on a maximum service data unit (SDU) size." value="1"/>
      </value-group>
      <value-group name="GMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q">
        <value name="0" caption="No excessive rate in screener since the last read of GMAC_SCR2_RATE_STATUS." value="0"/>
        <value name="1" caption="A screener rate limiting mechanism has been triggered since the last read of GMAC_SCR2_RATE_STATUS." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_CR__ADD_FRAG_SIZE">
        <value name="64_BYTES" caption="A minimum of 64 bytes can be sent by pMAC before any preemption. The value can be changed only when PRE_ENABLE is cleared" value="0"/>
        <value name="128_BYTES" caption="A minimum of 128 bytes can be sent by pMAC before any preemption. The value can be changed only when PRE_ENABLE is cleared" value="1"/>
        <value name="192_BYTES" caption="A minimum of 192 bytes can be sent by pMAC before any preemption. The value can be changed only when PRE_ENABLE is cleared" value="2"/>
        <value name="256_BYTES" caption="A minimum of 256 bytes can be sent by pMAC before any preemption. The value can be changed only when PRE_ENABLE is cleared" value="3"/>
      </value-group>
      <value-group name="GMAC_MMSL_CR__VERIFY_DISABLE">
        <value name="0" caption="Enables the 802.3br support check for the link partner." value="0"/>
        <value name="1" caption="Disables the 802.3br support check for the link partner and preemption is enabled as soon as PRE_ENABLE=1." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_CR__PRE_ENABLE">
        <value name="0" caption="Disables the preemption operation and verify mpackets will not be responded to or sent. If a preemption is in progress, the current preemption will complete and no more preemption will occur." value="0"/>
        <value name="1" caption="Enables the preemption by starting the verification procedure when VERIFY_DISABLE=0. Preemption can occur only once the verification process completes. If VERIFY_DISABLE=1, preemption can occur immediately." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_CR__RESTART_VER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts the verification procedure. Writing a one to this bit has no effect if any of the following are true: PRE_ENABLE=0, VERIFY_DISABLE=1 or the verification procedure is already in progress. When preemption is active, ROUTE_RX_TO_PMAC must be set to zero before writing to the RESTART_VER bit. This bit always returns zero when read." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_CR__ROUTE_RX_TO_PMAC">
        <value name="0" caption="Routes all received to express MAC (eMAC)." value="0"/>
        <value name="1" caption="Routes all received frames to preemptive MAC (pMAC)." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__PRE_ACTIVE">
        <value name="0" caption="Preemption is inactive." value="0"/>
        <value name="1" caption="Preemption is active when the verification process is completed or when GMAC_MMSL_CR.VERIFY_DISABLE=1 and GMAC_MMSL_CR.PRE_ACTIVE=1." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__RESPOND_STATUS">
        <value name="R_IDLE" caption="Idle" value="0x0"/>
        <value name="SEND_RESPOND" caption="Sending" value="0x1"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__VERIFY_STATUS">
        <value name="INIT_VERIFICATION" caption="Initialization" value="0"/>
        <value name="VERIFICATION_IDLE" caption="Idle" value="1"/>
        <value name="SEND_VERIFY" caption="Sending a verify command" value="2"/>
        <value name="WAIT_FOR_RESPONSE" caption="Waiting for a response" value="3"/>
        <value name="VERIFIED" caption="Verified" value="4"/>
        <value name="VERIFY_FAIL" caption="Failure during the verify operation" value="5"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__RCV_R_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An incorrect response mPacket has been received since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__RCV_V_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An incorrect verification mPacket has been received since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__SMDS_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An SMD-S has been received when an SMD-C was expected, since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__SMDC_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An SMD-C has been received when an SMD-S was expected, since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__FRER_COUNT_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="A frame counter error occurred since the last read of GMAC_MMSL_SR. A frame counter error occurs when the SMD-C received indicates a different frame count than expected (i.e. the fragment belongs to another frame and not to the Start packet already received before this) or when a fragment error happened, which means the field following the SMD-C received was encoding a different fragment count than it was supposed to be." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_SR__SMD_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An illegal SMD (different from Express, Verify, Response, Start Preemptible or Continuation Preemptible SMD) has been received since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_ISR__RCV_R_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An incorrect response mPacket has been received since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_ISR__RCV_V_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An incorrect verification mPacket has been received since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_ISR__SMDS_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An SMD-S has been received when an SMD-C was expected, since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_ISR__SMDC_ERR">
        <value name="0" caption="No error since the last read of GMAC_MMSL_SR" value="0"/>
        <value name="1" caption="An SMD-C has been received when an SMD-S was expected, since the last read of GMAC_MMSL_SR." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_ISR__FR_COUNT_ERR">
        <value name="0" caption="No frame count error detected since the last read of GMAC_MMSL_ISR." value="0"/>
        <value name="1" caption="The SMD-C received since the last read of GMAC_MMSL_ISR, indicates a different frame count than expected (i.e. the fragment belongs to another frame and not to the Start packet already received before this) or if a Fragment error happened, which means the field following the SMD-C received was encoding a different fragment count than it was supposed to be." value="1"/>
      </value-group>
      <value-group name="GMAC_MMSL_ISR__SMD_ERR">
        <value name="0" caption="No illegal SMD received since the last read of GMAC_MMSL_ISR." value="0"/>
        <value name="1" caption="Illegal SMD received (different from Express, Verify, Response, Start Preemptible or Continuation Preemptible) since the last read of GMAC_MMSL_ISR" value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__LBL">
        <value name="0" caption="Normal operating mode (no loop back)." value="0"/>
        <value name="1" caption="Connects GTX to GRX, GTXEN to GRXDV and forces Full Duplex mode. GRXCK and GTXCK may malfunction as the GMAC is switched into and out of internal loop back. It is important that receive and transmit circuits have already been disabled when making the switch into and out of internal loop back." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__RXEN">
        <value name="0" caption="Stops frame reception immediately and the receive pipeline will be cleared. The Receive Queue Pointer Register is unaffected." value="0"/>
        <value name="1" caption="Enables the GMAC to receive data." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__TXEN">
        <value name="0" caption="Stops transmission immediately, the transmit pipeline and control registers will be cleared and the Transmit Queue Pointer Register will reset to point to the start of the transmit descriptor list." value="0"/>
        <value name="1" caption="Enables the GMAC transmitter to send data." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__MPE">
        <value name="0" caption="Forces GMDIO to high impedance state and MDC low." value="0"/>
        <value name="1" caption="Enables the management port." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__CLRSTAT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the statistics registers." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__WESTAT">
        <value name="0" caption="Forces the statistics registers to be in read-only mode for normal operation mode." value="0"/>
        <value name="1" caption="Makes the statistics registers writable for functional test purposes." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__BP">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="When the MAC is set in 10M or 100M Half Duplex mode, forces collisions on all received frames. Ignored in Gigabit Half Duplex mode." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__TSTART">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts transmission." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__THALT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Halts transmission as soon as any ongoing frame transmission ends." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__TXPF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Generates a pause frame to be transmitted." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__TXZQPF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Generates a pause frame with zero quantum to be transmitted." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__SRTSM">
        <value name="0" caption="Normal operation." value="0"/>
        <value name="1" caption="Causes the CRC of every received frame to be replaced with the value of the nanoseconds field of the 1588 timer that was captured as the receive frame passed the message timestamp point. Note that bit RFCS in register GMAC_NCFGR may not be set to 1 when the timer should be captured." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__ENPBPR">
        <value name="0" caption="Disables PFC Priority Based Pause Reception capabilities." value="0"/>
        <value name="1" caption="Enables PFC Priority Based Pause Reception capabilities by enabling the PFC negotiation and recognition of priority-based pause frames." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__TXPBPF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Takes the values stored in the Transmit PFC Pause Register." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__FNP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Flushes the next packet from the receive memory. This will only have an effect if the DMA is not currently writing a packet already stored in the receive memory to system memory." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__PTPUNIENA">
        <value name="0" caption="Disables detection of unicast PTP frames." value="0"/>
        <value name="1" caption="Enables detection of unicast PTP frames." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__STUDPOFFSET">
        <value name="0" caption="Normal operations." value="0"/>
        <value name="1" caption="The upper 16 bits of the CRC of every received frame are replaced with the offset from start of frame to the beginning of the UDP or TCP header. The lower 16 bits of the CRC are replaced with zero and reserved for future use. The offset is measured in units of 2 bytes." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__OSSMODE">
        <value name="0" caption="1588 One Step Sync Mode is disabled." value="0"/>
        <value name="1" caption="1588 One Step Sync Mode is enabled. Replaces timestamp field in the 1588 header for TX Sync Frames with the current TSU timer value." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__PFCCTL">
        <value name="0" caption="Disables multiple PFC pause quantums." value="0"/>
        <value name="1" caption="Enables multiple PFC pause quantums, one per pause priority." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__EXTSELRQEN">
        <value name="0" caption="Disables external selection of receive queue." value="0"/>
        <value name="1" caption="Enables external selection of receive queue." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__OSSCORR">
        <value name="0" caption="Disables updating the correction field of PTP 1588 version 2 sync frames by adding current TSU timer value." value="0"/>
        <value name="1" caption="Enables updating the correction field of PTP 1588 version 2 sync frames by adding current TSU timer value." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCR__IFGQAVCRED">
        <value name="0" caption="No modification of the CBS algorithm." value="0"/>
        <value name="1" caption="Modifies the CBS algorithm so the IFG/IPG associated with a transmit frame counts towards its 802.1Qav credit." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__SPD">
        <value name="0" caption="MAC operates at 10 Mbps." value="0"/>
        <value name="1" caption="MAC Operates at 100 Mbps." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__FD">
        <value name="0" caption="Half-duplex mode." value="0"/>
        <value name="1" caption="The transmit block ignores the state of collision and carrier sense and allows receive while transmitting." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__DNVLAN">
        <value name="0" caption="Passes all frames to address matching logic" value="0"/>
        <value name="1" caption="Passes only VLAN tagged frames to the address matching logic." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__JFRAME">
        <value name="0" caption="Disables jumbo frames." value="0"/>
        <value name="1" caption="Enables jumbo frames up to 10240 bytes to be accepted. The default length is 10240 bytes." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__CAF">
        <value name="0" caption="Discards invalid frames." value="0"/>
        <value name="1" caption="Accepts all valid frames." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__NBC">
        <value name="0" caption="Accepts broadcast frames." value="0"/>
        <value name="1" caption="Rejects frames addressed to the broadcast address of all ones." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__MTIHEN">
        <value name="0" caption="Rejects multicast frames." value="0"/>
        <value name="1" caption="Accepts multicast frames when the 6-bit hash function of the destination address points to a bit that is set in the Hash Register." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__UNIHEN">
        <value name="0" caption="Rejects unicast frames." value="0"/>
        <value name="1" caption="Accepts unicast frames when the 6-bit hash function of the destination address points to a bit that is set in the Hash Register." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__MAXFS">
        <value name="0" caption="Rejects frame sizes above 1518 bytes." value="0"/>
        <value name="1" caption="Accepts frames up to 1536 bytes in length. Normally the GMAC would reject any frame above 1518 bytes." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__GBE">
        <value name="0" caption="Operates in 10/100Mbps mode." value="0"/>
        <value name="1" caption="Operates in Gigabit mode." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__RTY">
        <value name="0" caption="Normal operation." value="0"/>
        <value name="1" caption="The backoff between collisions will always be one slot time and helps test the too many retries condition. Also used in the pause frame tests to reduce the pause counter's decrement time from 512 bit times, to every GRXCK cycle." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__PEN">
        <value name="0" caption="Does not pause the transmission when a non-zero 802.3 classic pause frame is received." value="0"/>
        <value name="1" caption="Pauses transmission when a non-zero 802.3 classic pause frame is received and PFC has not been negotiated." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__LFERD">
        <value name="0" caption="Accepts frames with a measured length shorter than the extracted length field" value="0"/>
        <value name="1" caption="Discards frames with a measured length shorter than the extracted length field (as indicated by bytes 13 and 14 in a non-VLAN tagged frame). This only applies to frames with a length field less than 0x0600." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__RFCS">
        <value name="0" caption="Includes the received frame check sequence (last 4 bytes) when writing to memory." value="0"/>
        <value name="1" caption="Excludes the received frame check sequence (last 4 bytes) when writing to memory. The frame length indicated will be reduced by four bytes in this mode." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__CLK">
        <value name="MCK_8" caption="MCK divided by 8 (MCK up to 20 MHz)" value="0"/>
        <value name="MCK_16" caption="MCK divided by 16 (MCK up to 40 MHz)" value="1"/>
        <value name="MCK_32" caption="MCK divided by 32 (MCK up to 80 MHz)" value="2"/>
        <value name="MCK_48" caption="MCK divided by 48 (MCK up to 120 MHz)" value="3"/>
        <value name="MCK_64" caption="MCK divided by 64 (MCK up to 160 MHz)" value="4"/>
        <value name="MCK_96" caption="MCK divided by 96 (MCK up to 240 MHz)" value="5"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__DCPF">
        <value name="0" caption="Copies pause frames to the system memory." value="0"/>
        <value name="1" caption="Prevents valid pause frames being copied to memory. Pause frames are not copied to memory regardless of the state of the Copy All Frames bit, whether a hash match is found or whether a type ID match is identified. If a destination address match is found, the pause frame will be copied to memory. Note that valid pause frames received will still increment pause statistics and pause the transmission of frames as required." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__RXCOEN">
        <value name="0" caption="Disables the receive checksum engine. Frames with bad IP, TCP or UDP checksums are accepted." value="0"/>
        <value name="1" caption="Enables the receive checksum engine. Frames with bad IP, TCP or UDP checksums are discarded." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__EFRHD">
        <value name="0" caption="Disables frames to be received in Half Duplex mode while transmitting." value="0"/>
        <value name="1" caption="Enables frames to be received in Half Duplex mode while transmitting." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__IRXFCS">
        <value name="0" caption="Normal operation, frames with FCS/CRC errors are rejected." value="0"/>
        <value name="1" caption="Frames with FCS/CRC errors are rejected. FCS error statistics are still collected for frames with bad FCS and FCS status is recorded in frame's DMA descriptor." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__IPGSEN">
        <value name="0" caption="The transmit IPG cannot be increased." value="0"/>
        <value name="1" caption="The transmit IPG can be increased above 96 bit times depending on the previous frame length using the IPG Stretch Register." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__RXBP">
        <value name="0" caption="Rejects frames with non-standard preamble." value="0"/>
        <value name="1" caption="Accepts frames with non-standard preamble." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_NCFGR__IRXER">
        <value name="0" caption="" value="0"/>
        <value name="1" caption="GRXER has no effect on the GMAC's operation when GRXDV is low. Set this bit when using the RGMII wrapper in Half Duplex mode." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__FBLDO">
        <value name="SINGLE" caption="Always use single access on system bus" value="1"/>
        <value name="INCR4" caption="Attempt to use 4-beat bursts on system bus (Default)" value="4"/>
        <value name="INCR8" caption="Attempt to use 8-beat bursts on system bus bursts" value="8"/>
        <value name="INCR16" caption="Attempt to use 16-beat bursts on system bus bursts" value="16"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__ESMA">
        <value name="LITTLE_ENDIAN" caption="Selects Little-endian endianism for system bus transfers." value="0"/>
        <value name="BIG_ENDIAN" caption="Selects swapped endianism for system bus transfers." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__ESPA">
        <value name="LITTLE_ENDIAN" caption="Selects Little-endian endianism for system bus transfers." value="0"/>
        <value name="BIG_ENDIAN" caption="Selects swapped endianism for system bus transfers." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__RXBMS">
        <value name="EIGHTH" caption="4/8 Kbyte Memory Size" value="0"/>
        <value name="QUARTER" caption="4/4 Kbytes Memory Size" value="1"/>
        <value name="HALF" caption="4/2 Kbytes Memory Size" value="2"/>
        <value name="FULL" caption="4 Kbytes Memory Size" value="3"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__TXPBMS">
        <value name="TWO_KB" caption="Do not use top address bit (2 Kbytes)." value="0"/>
        <value name="FOUR_KB" caption="Use full configured addressable space (4 Kbytes)." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__CRCERRREP">
        <value name="0" caption="Bit 16 of the receive buffer descriptor represents the Canonical format indicator (CFI) bit as extracted from the receive frame (if the receive buffer descriptor is pointing to the last data buffer of the receive frame and the received frame was VLAN tagged)." value="0"/>
        <value name="1" caption="Bit 16 of the receive buffer descriptor represents the FCS/CRC error (only if frames with FCS are copied to memory as enabled by bit 26 in the Network Configuration register)." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__DRBS">
        <value name="0x02" caption="128 bytes" value="0x02"/>
        <value name="0x18" caption="1536 bytes (1 x max length frame/buffer)" value="0x18"/>
        <value name="0xA0" caption="10240 bytes (1 x 10K jumbo frame/buffer)" value="0xA0"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__RXBD_EXTENDED">
        <value name="0" caption="Disables Receive Buffer Data Extended mode." value="0"/>
        <value name="1" caption="Enables Receive Buffer Data Extended mode." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_DCFGR__TXBD_EXTENDED">
        <value name="0" caption="Disables Transmit Buffer Data Extended mode." value="0"/>
        <value name="1" caption="Enables Transmit Buffer Data Extended mode." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_RBQB__RXQDIS">
        <value name="0" caption="Queue is enabled." value="0"/>
        <value name="1" caption="Queue is disabled. Used to reduce the number of active queues and should only be changed while receive is not enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_TBQB__TXQDIS">
        <value name="0" caption="Queue is enabled." value="0"/>
        <value name="1" caption="Queue is disabled. Used to reduce the number of active queues and should only be changed while transmit is not enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_AMP__USE_FROM">
        <value name="AW2W" caption="Operates the AW2W_MAX_PIPELINE field between AW to W channel." value="0"/>
        <value name="AW2B" caption="Operates the AW2W_MAX_PIPELINE field between AW to B channel." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_LCKUP_CFGR__LCKUP_REC_EN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Forces the EMAC in Reset mode when a lockup.is detected on the transmit or receive data paths." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_LCKUP_CFGR__RXMAC_LCKUP_EN">
        <value name="0" caption="Disables the monitor that detects lockups in the receive MAC." value="0"/>
        <value name="1" caption="Enables the monitor that detects lockups in the receive MAC." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_LCKUP_CFGR__RXDMA_LCKUP_EN">
        <value name="0" caption="Disables the monitor that detects lockups in the receive DMA." value="0"/>
        <value name="1" caption="Enables the monitor that detects lockups in the receive DMA." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_LCKUP_CFGR__TXMAC_LCKUP_EN">
        <value name="0" caption="Disables the monitor that detects lockups in the transmit MAC." value="0"/>
        <value name="1" caption="Enables the monitor that detects lockups in the transmit MAC." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_LCKUP_CFGR__TXDMA_LCKUP_EN">
        <value name="0" caption="Disables the monitor that detects lockups in the transmit DMA." value="0"/>
        <value name="1" caption="Enables the monitor that detects lockups in the transmit DMA." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_TXDMA_LCKUP_CR__LCKUP_EN_Q">
        <value name="0" caption="Disables the transmit DMA lockup timer for queue x. The number of outstanding packets are still counted but the actual timer does not run." value="0"/>
        <value name="1" caption="Enables the transmit DMA lockup timer for queue x." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_TIDM1__ENID1">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_TIDM2__ENID2">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_TIDM3__ENID3">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_TIDM4__ENID4">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_SVLAN__ESVLAN">
        <value name="0" caption="Disable the stacked VLAN Processing mode" value="0"/>
        <value name="1" caption="Enable the stacked VLAN Processing mode" value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_CBSCR__QAE">
        <value name="0" caption="Credit-based shaping on the second highest priority queue (queue A) is disabled." value="0"/>
        <value name="1" caption="Credit-based shaping on the second highest priority queue (queue A) is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_CBSCR__QBE">
        <value name="0" caption="Credit-based shaping on the highest priority queue (queue B) is disabled." value="0"/>
        <value name="1" caption="Credit-based shaping on the highest priority queue (queue B) is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_TXBDCTRL__TSMODE">
        <value name="DISABLE" caption="Timestamp insertion disable." value="0"/>
        <value name="PTPEVENT" caption="Timestamp inserted for PTP Event Frames only." value="1"/>
        <value name="PTPALL" caption="Timestamp inserted for All PTP Frames only." value="2"/>
        <value name="ALL" caption="Timestamp inserted for All Frames." value="3"/>
      </value-group>
      <value-group name="GMAC_EMAC_RXBDCTRL__TSMODE">
        <value name="DISABLE" caption="Timestamp insertion disable." value="0"/>
        <value name="PTPEVENT" caption="Timestamp inserted for PTP Event Frames only." value="1"/>
        <value name="PTPALL" caption="Timestamp inserted for All PTP Frames only." value="2"/>
        <value name="ALL" caption="Timestamp inserted for All Frames." value="3"/>
      </value-group>
      <value-group name="GMAC_EMAC_ST2R__VLANE">
        <value name="0" caption="VLAN match is disabled." value="0"/>
        <value name="1" caption="VLAN match is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_ST2R__ETHE">
        <value name="0" caption="EtherType match with bits 15:0 in the register designated by the value of I2ETH is disabled." value="0"/>
        <value name="1" caption="EtherType match with bits 15:0 in the register designated by the value of I2ETH is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_ST2R__COMPAE">
        <value name="0" caption="Comparison via the register designated by index COMPA is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPA is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_ST2R__COMPBE">
        <value name="0" caption="Comparison via the register designated by index COMPB is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPB is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_ST2R__COMPCE">
        <value name="0" caption="Comparison via the register designated by index COMPC is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPC is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_TSCTL__TXSQ">
        <value name="FP" caption="Fixed Priority" value="0"/>
        <value name="CBS" caption="CBS Enabled only valid for top two enabled queues and if CBS capability selected." value="1"/>
        <value name="DWRR" caption="DWRR enabled" value="2"/>
        <value name="ETS" caption="ETS enabled" value="3"/>
      </value-group>
      <value-group name="GMAC_EMAC_ENST_CR__EN_Q">
        <value name="0" caption="Disables the enhanced scheduled traffic for queue x." value="0"/>
        <value name="1" caption="Enables the enhanced scheduled traffic for queue x. EMAC has only 1 queue and ENST is enabled by writing EN_Q0." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_FRER_REDTAG__SIX_BYTE_TAG">
        <value name="0" caption="Defines a four-byte tag as per 802.1CB standard revision 2.4 and earlier." value="0"/>
        <value name="1" caption="Enables the six-byte tag as per 802.1CB standard revision 2.4 and later." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_FRER_REDTAG__STRIP_R_TAG">
        <value name="0" caption="Disables the stripping function. When the statistics counters need to reflect the actual number of octets received, then the stripping functionality must be disabled." value="0"/>
        <value name="1" caption="Enables the stripping function, the receive octet counters reflect post deletion frame size so the frame elimination functionality is transparent to higher level management." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_RX_FLUSH_Q__DROP_ALL">
        <value name="DISABLED" caption="No effect." value="0"/>
        <value name="ENABLED" caption="Drops all frames of this queue." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_RX_FLUSH_Q__DROP_ON_RESRC_ERR">
        <value name="DISABLED" caption="No effect." value="0"/>
        <value name="ENABLED" caption="If a free DMA descriptor for this queue cannot be obtained (also referred to as lack of descriptor resource and occurs when the software either cannot free up descriptors quickly enough to meet the receive traffic rate or has deliberately decided not to free any descriptors), all new frames received on this queue will be automatically discarded." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_RX_FLUSH_Q__LIMIT_NUM_BYTES">
        <value name="DISABLED" caption="No effect." value="0"/>
        <value name="ENABLED" caption="Limits the number of 128 byte chunks of data received for this queue and already stored in the memory of the queue awaiting DMA memory writes to the value defined in the field MAX_VAL." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_RX_FLUSH_Q__LIMIT_FRAME_SIZE">
        <value name="DISABLED" caption="No effect." value="0"/>
        <value name="ENABLED" caption="When set, MAX_VAL indicates the maximum frame-length in bytes that may be received. Frames exceeding this length will be dropped. This traffic policing function is relevant to the 802.1Qci standard which specifies stream filtering based on a maximum service data unit (SDU) size." value="1"/>
      </value-group>
      <value-group name="GMAC_EMAC_SCR2_RATE_STATUS__EXCESS_RATE_Q">
        <value name="0" caption="No excessive rate in screener since the last read of GMAC_EMAC_SCR2_RATE_STATUS." value="0"/>
        <value name="1" caption="A screener rate limiting mechanism has been triggered since the last read of GMAC_EMAC_SCR2_RATE_STATUS." value="1"/>
      </value-group>
    </module>
    <module name="GPBR" id="6378" version="0" caption="General Purpose Backup Registers">
      <register-group name="GPBR" caption="General Purpose Backup Registers">
        <register name="GPBR_MR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="GPBR Mode Register">
          <bitfield name="GPBRWP0" caption="GPBRx Write Protection" mask="0x1" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRWP1" caption="GPBRx Write Protection" mask="0x2" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRWP2" caption="GPBRx Write Protection" mask="0x4" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRWP3" caption="GPBRx Write Protection" mask="0x8" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRWP4" caption="GPBRx Write Protection" mask="0x10" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRWP5" caption="GPBRx Write Protection" mask="0x20" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRWP6" caption="GPBRx Write Protection" mask="0x40" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRWP7" caption="GPBRx Write Protection" mask="0x80" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRRP0" caption="GPBRx Read Protection" mask="0x10000" values="GPBR_MR__GPBRRP"/>
          <bitfield name="GPBRRP1" caption="GPBRx Read Protection" mask="0x20000" values="GPBR_MR__GPBRRP"/>
          <bitfield name="GPBRRP2" caption="GPBRx Read Protection" mask="0x40000" values="GPBR_MR__GPBRRP"/>
          <bitfield name="GPBRRP3" caption="GPBRx Read Protection" mask="0x80000" values="GPBR_MR__GPBRRP"/>
          <bitfield name="GPBRRP4" caption="GPBRx Read Protection" mask="0x100000" values="GPBR_MR__GPBRRP"/>
          <bitfield name="GPBRRP5" caption="GPBRx Read Protection" mask="0x200000" values="GPBR_MR__GPBRRP"/>
          <bitfield name="GPBRRP6" caption="GPBRx Read Protection" mask="0x400000" values="GPBR_MR__GPBRRP"/>
          <bitfield name="GPBRRP7" caption="GPBRx Read Protection" mask="0x800000" values="GPBR_MR__GPBRRP"/>
        </register>
        <register name="GPBR_FCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:GPBR_FCLR" initval="0x00000000" caption="GPBR Full Clear Register">
          <bitfield name="FCLR" caption="Full Clear Enable" mask="0x1" values="GPBR_FCLR__FCLR"/>
        </register>
        <register name="SYS_GPBR" offset="0x8" rw="RW" size="4" count="8" initval="0x00000000" caption="General Purpose Backup Register x">
          <bitfield name="GPBR_VALUE" caption="Value of SYS_GPBRx" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="GPBR_MR__GPBRWP">
        <value name="0" caption="The corresponding GPBR register (32-bit part-select) can be written." value="0"/>
        <value name="1" caption="The corresponding GPBR register (32-bit part-select) is write-protected." value="1"/>
      </value-group>
      <value-group name="GPBR_MR__GPBRRP">
        <value name="0" caption="The content of the corresponding GPBR register (32-bit part-select) can be read." value="0"/>
        <value name="1" caption="The corresponding GPBR register (32-bit part-select) always returns zero when read." value="1"/>
      </value-group>
      <value-group name="GPBR_FCLR__FCLR">
        <value name="0" caption="SYS_GPBR0 to SYS_GPBR3 are immediately cleared in case of fast wakeup pin tamper event." value="0"/>
        <value name="1" caption="All SYS_GPBRx are immediately cleared in case of fast wakeup pin tamper event." value="1"/>
      </value-group>
    </module>
    <module name="I2SMCC" id="44157" version="110" caption="Inter-IC Sound Multi Channel Controller">
      <register-group name="I2SMCC" caption="Inter-IC Sound Multi Channel Controller">
        <register name="I2SMCC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x1" values="I2SMCC_CR__RXEN"/>
          <bitfield name="RXDIS" caption="Receiver Disable" mask="0x2" values="I2SMCC_CR__RXDIS"/>
          <bitfield name="CKEN" caption="Clocks Enable" mask="0x4" values="I2SMCC_CR__CKEN"/>
          <bitfield name="CKDIS" caption="Clocks Disable" mask="0x8" values="I2SMCC_CR__CKDIS"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10" values="I2SMCC_CR__TXEN"/>
          <bitfield name="TXDIS" caption="Transmitter Disable" mask="0x20" values="I2SMCC_CR__TXDIS"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x80" values="I2SMCC_CR__SWRST"/>
        </register>
        <register name="I2SMCC_MRA" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register A">
          <bitfield name="MODE" caption="Inter-IC Sound Multi Channel Controller Mode" mask="0x1" values="I2SMCC_MRA__MODE"/>
          <bitfield name="DATALENGTH" caption="Data Word Length" mask="0xE" values="I2SMCC_MRA__DATALENGTH"/>
          <bitfield name="ZERO" caption="Must always be written to 0." mask="0x30"/>
          <bitfield name="FORMAT" caption="Data Format" mask="0xC0" values="I2SMCC_MRA__FORMAT"/>
          <bitfield name="RXMONO" caption="Receive Mono" mask="0x100" values="I2SMCC_MRA__RXMONO"/>
          <bitfield name="RXLOOP" caption="Loop-back Test Mode" mask="0x200" values="I2SMCC_MRA__RXLOOP"/>
          <bitfield name="TXMONO" caption="Transmit Mono" mask="0x400" values="I2SMCC_MRA__TXMONO"/>
          <bitfield name="TXSAME" caption="Transmit Data when Underrun" mask="0x800" values="I2SMCC_MRA__TXSAME"/>
          <bitfield name="SRCCLK" caption="Source Clock Selection" mask="0x1000" values="I2SMCC_MRA__SRCCLK"/>
          <bitfield name="NBCHAN" caption="Number of TDM Channels-1" mask="0xE000"/>
          <bitfield name="IMCKDIV" caption="Selected Clock to I2SMCC Host Clock Ratio" mask="0x3F0000"/>
          <bitfield name="TDMFS" caption="TDM Frame Synchronization" mask="0xC00000" values="I2SMCC_MRA__TDMFS"/>
          <bitfield name="ISCKDIV" caption="Selected Clock to I2SMCC Serial Clock Ratio" mask="0x3F000000"/>
          <bitfield name="IMCKMODE" caption="Host Clock Mode" mask="0x40000000" values="I2SMCC_MRA__IMCKMODE"/>
          <bitfield name="IWS" caption="I2SMCC_WS Slot Length" mask="0x80000000" values="I2SMCC_MRA__IWS"/>
        </register>
        <register name="I2SMCC_MRB" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Mode Register B">
          <bitfield name="DMACHUNK" caption="DMA Chunk Size" mask="0x300" values="I2SMCC_MRB__DMACHUNK"/>
        </register>
        <register name="I2SMCC_SR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="RXEN" caption="Receiver Enabled" mask="0x1" values="I2SMCC_SR__RXEN"/>
          <bitfield name="TXEN" caption="Transmitter Enabled" mask="0x10" values="I2SMCC_SR__TXEN"/>
        </register>
        <register name="I2SMCC_IERA" offset="0x10" rw="W" size="4" atomic-op="set:I2SMCC_IMRA" caption="Interrupt Enable Register A">
          <bitfield name="TXLRDY0" caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="TXRRDY0" caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="TXLRDY1" caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="TXRRDY1" caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x8"/>
          <bitfield name="TXLRDY2" caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x10"/>
          <bitfield name="TXRRDY2" caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x20"/>
          <bitfield name="TXLRDY3" caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x40"/>
          <bitfield name="TXRRDY3" caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x80"/>
          <bitfield name="TXLUNF0" caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Underrun Interrupt Enable" mask="0x100"/>
          <bitfield name="TXRUNF0" caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x200"/>
          <bitfield name="TXLUNF1" caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Underrun Interrupt Enable" mask="0x400"/>
          <bitfield name="TXRUNF1" caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x800"/>
          <bitfield name="TXLUNF2" caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Underrun Interrupt Enable" mask="0x1000"/>
          <bitfield name="TXRUNF2" caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x2000"/>
          <bitfield name="TXLUNF3" caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Underrun Interrupt Enable" mask="0x4000"/>
          <bitfield name="TXRUNF3" caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x8000"/>
          <bitfield name="RXLRDY0" caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x10000"/>
          <bitfield name="RXRRDY0" caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x20000"/>
          <bitfield name="RXLRDY1" caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x40000"/>
          <bitfield name="RXRRDY1" caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x80000"/>
          <bitfield name="RXLRDY2" caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x100000"/>
          <bitfield name="RXRRDY2" caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x200000"/>
          <bitfield name="RXLRDY3" caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Enable" mask="0x400000"/>
          <bitfield name="RXRRDY3" caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x800000"/>
          <bitfield name="RXLOVF0" caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Overrun Interrupt Enable" mask="0x1000000"/>
          <bitfield name="RXROVF0" caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x2000000"/>
          <bitfield name="RXLOVF1" caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Overrun Interrupt Enable" mask="0x4000000"/>
          <bitfield name="RXROVF1" caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x8000000"/>
          <bitfield name="RXLOVF2" caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Overrun Interrupt Enable" mask="0x10000000"/>
          <bitfield name="RXROVF2" caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x20000000"/>
          <bitfield name="RXLOVF3" caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Overrun Interrupt Enable" mask="0x40000000"/>
          <bitfield name="RXROVF3" caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="I2SMCC_IDRA" offset="0x14" rw="W" size="4" atomic-op="clear:I2SMCC_IMRA" caption="Interrupt Disable Register A">
          <bitfield name="TXLRDY0" caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="TXRRDY0" caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x2"/>
          <bitfield name="TXLRDY1" caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x4"/>
          <bitfield name="TXRRDY1" caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x8"/>
          <bitfield name="TXLRDY2" caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x10"/>
          <bitfield name="TXRRDY2" caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x20"/>
          <bitfield name="TXLRDY3" caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x40"/>
          <bitfield name="TXRRDY3" caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x80"/>
          <bitfield name="TXLUNF0" caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Underrun Interrupt Disable" mask="0x100"/>
          <bitfield name="TXRUNF0" caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x200"/>
          <bitfield name="TXLUNF1" caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Underrun Interrupt Disable" mask="0x400"/>
          <bitfield name="TXRUNF1" caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x800"/>
          <bitfield name="TXLUNF2" caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Underrun Interrupt Disable" mask="0x1000"/>
          <bitfield name="TXRUNF2" caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x2000"/>
          <bitfield name="TXLUNF3" caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Underrun Interrupt Disable" mask="0x4000"/>
          <bitfield name="TXRUNF3" caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x8000"/>
          <bitfield name="RXLRDY0" caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x10000"/>
          <bitfield name="RXRRDY0" caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x20000"/>
          <bitfield name="RXLRDY1" caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x40000"/>
          <bitfield name="RXRRDY1" caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x80000"/>
          <bitfield name="RXLRDY2" caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x100000"/>
          <bitfield name="RXRRDY2" caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x200000"/>
          <bitfield name="RXLRDY3" caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Disable" mask="0x400000"/>
          <bitfield name="RXRRDY3" caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x800000"/>
          <bitfield name="RXLOVF0" caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Overrun Interrupt Disable" mask="0x1000000"/>
          <bitfield name="RXROVF0" caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x2000000"/>
          <bitfield name="RXLOVF1" caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Overrun Interrupt Disable" mask="0x4000000"/>
          <bitfield name="RXROVF1" caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x8000000"/>
          <bitfield name="RXLOVF2" caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Overrun Interrupt Disable" mask="0x10000000"/>
          <bitfield name="RXROVF2" caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x20000000"/>
          <bitfield name="RXLOVF3" caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Overrun Interrupt Disable" mask="0x40000000"/>
          <bitfield name="RXROVF3" caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="I2SMCC_IMRA" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register A">
          <bitfield name="TXLRDY0" caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="TXRRDY0" caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x2"/>
          <bitfield name="TXLRDY1" caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x4"/>
          <bitfield name="TXRRDY1" caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x8"/>
          <bitfield name="TXLRDY2" caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x10"/>
          <bitfield name="TXRRDY2" caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x20"/>
          <bitfield name="TXLRDY3" caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x40"/>
          <bitfield name="TXRRDY3" caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x80"/>
          <bitfield name="TXLUNF0" caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Underrun Interrupt Mask" mask="0x100"/>
          <bitfield name="TXRUNF0" caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x200"/>
          <bitfield name="TXLUNF1" caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Underrun Interrupt Mask" mask="0x400"/>
          <bitfield name="TXRUNF1" caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x800"/>
          <bitfield name="TXLUNF2" caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Underrun Interrupt Mask" mask="0x1000"/>
          <bitfield name="TXRUNF2" caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x2000"/>
          <bitfield name="TXLUNF3" caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Underrun Interrupt Mask" mask="0x4000"/>
          <bitfield name="TXRUNF3" caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x8000"/>
          <bitfield name="RXLRDY0" caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x10000"/>
          <bitfield name="RXRRDY0" caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x20000"/>
          <bitfield name="RXLRDY1" caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x40000"/>
          <bitfield name="RXRRDY1" caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x80000"/>
          <bitfield name="RXLRDY2" caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x100000"/>
          <bitfield name="RXRRDY2" caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x200000"/>
          <bitfield name="RXLRDY3" caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Ready Interrupt Mask" mask="0x400000"/>
          <bitfield name="RXRRDY3" caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x800000"/>
          <bitfield name="RXLOVF0" caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Overrun Interrupt Mask" mask="0x1000000"/>
          <bitfield name="RXROVF0" caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x2000000"/>
          <bitfield name="RXLOVF1" caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Overrun Interrupt Mask" mask="0x4000000"/>
          <bitfield name="RXROVF1" caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x8000000"/>
          <bitfield name="RXLOVF2" caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Overrun Interrupt Mask" mask="0x10000000"/>
          <bitfield name="RXROVF2" caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x20000000"/>
          <bitfield name="RXLOVF3" caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Overrun Interrupt Mask" mask="0x40000000"/>
          <bitfield name="RXROVF3" caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="I2SMCC_ISRA" offset="0x1C" rw="R" size="4" initval="0x00000003" caption="Interrupt Status Register A">
          <bitfield name="TXLRDY0" caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x1" values="I2SMCC_ISRA__TXLRDY"/>
          <bitfield name="TXRRDY0" caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x2" values="I2SMCC_ISRA__TXRRDY"/>
          <bitfield name="TXLRDY1" caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x4" values="I2SMCC_ISRA__TXLRDY"/>
          <bitfield name="TXRRDY1" caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x8" values="I2SMCC_ISRA__TXRRDY"/>
          <bitfield name="TXLRDY2" caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x10" values="I2SMCC_ISRA__TXLRDY"/>
          <bitfield name="TXRRDY2" caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x20" values="I2SMCC_ISRA__TXRRDY"/>
          <bitfield name="TXLRDY3" caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x40" values="I2SMCC_ISRA__TXLRDY"/>
          <bitfield name="TXRRDY3" caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR)" mask="0x80" values="I2SMCC_ISRA__TXRRDY"/>
          <bitfield name="TXLUNF0" caption="I2S Transmit Left 0 (x=0 only) or TDM Channel 2x Underrun (Cleared on read)" mask="0x100" values="I2SMCC_ISRA__TXLUNF"/>
          <bitfield name="TXRUNF0" caption="I2S Transmit Right 0 (x=0 only) or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x200" values="I2SMCC_ISRA__TXRUNF"/>
          <bitfield name="TXLUNF1" caption="I2S Transmit Left 1 (x=0 only) or TDM Channel 2x Underrun (Cleared on read)" mask="0x400" values="I2SMCC_ISRA__TXLUNF"/>
          <bitfield name="TXRUNF1" caption="I2S Transmit Right 1 (x=0 only) or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x800" values="I2SMCC_ISRA__TXRUNF"/>
          <bitfield name="TXLUNF2" caption="I2S Transmit Left 2 (x=0 only) or TDM Channel 2x Underrun (Cleared on read)" mask="0x1000" values="I2SMCC_ISRA__TXLUNF"/>
          <bitfield name="TXRUNF2" caption="I2S Transmit Right 2 (x=0 only) or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x2000" values="I2SMCC_ISRA__TXRUNF"/>
          <bitfield name="TXLUNF3" caption="I2S Transmit Left 3 (x=0 only) or TDM Channel 2x Underrun (Cleared on read)" mask="0x4000" values="I2SMCC_ISRA__TXLUNF"/>
          <bitfield name="TXRUNF3" caption="I2S Transmit Right 3 (x=0 only) or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x8000" values="I2SMCC_ISRA__TXRUNF"/>
          <bitfield name="RXLRDY0" caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x10000" values="I2SMCC_ISRA__RXLRDY"/>
          <bitfield name="RXRRDY0" caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x20000" values="I2SMCC_ISRA__RXRRDY"/>
          <bitfield name="RXLRDY1" caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x40000" values="I2SMCC_ISRA__RXLRDY"/>
          <bitfield name="RXRRDY1" caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x80000" values="I2SMCC_ISRA__RXRRDY"/>
          <bitfield name="RXLRDY2" caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x100000" values="I2SMCC_ISRA__RXLRDY"/>
          <bitfield name="RXRRDY2" caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x200000" values="I2SMCC_ISRA__RXRRDY"/>
          <bitfield name="RXLRDY3" caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x400000" values="I2SMCC_ISRA__RXLRDY"/>
          <bitfield name="RXRRDY3" caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR)" mask="0x800000" values="I2SMCC_ISRA__RXRRDY"/>
          <bitfield name="RXLOVF0" caption="I2S Receive Left 0 (x=0 only) or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x1000000" values="I2SMCC_ISRA__RXLOVF"/>
          <bitfield name="RXROVF0" caption="I2S Receive Right 0 (x=0 only) or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x2000000" values="I2SMCC_ISRA__RXROVF"/>
          <bitfield name="RXLOVF1" caption="I2S Receive Left 1 (x=0 only) or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x4000000" values="I2SMCC_ISRA__RXLOVF"/>
          <bitfield name="RXROVF1" caption="I2S Receive Right 1 (x=0 only) or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x8000000" values="I2SMCC_ISRA__RXROVF"/>
          <bitfield name="RXLOVF2" caption="I2S Receive Left 2 (x=0 only) or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x10000000" values="I2SMCC_ISRA__RXLOVF"/>
          <bitfield name="RXROVF2" caption="I2S Receive Right 2 (x=0 only) or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x20000000" values="I2SMCC_ISRA__RXROVF"/>
          <bitfield name="RXLOVF3" caption="I2S Receive Left 3 (x=0 only) or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x40000000" values="I2SMCC_ISRA__RXLOVF"/>
          <bitfield name="RXROVF3" caption="I2S Receive Right 3 (x=0 only) or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x80000000" values="I2SMCC_ISRA__RXROVF"/>
        </register>
        <register name="I2SMCC_IERB" offset="0x20" rw="W" size="4" atomic-op="set:I2SMCC_IMRB" caption="Interrupt Enable Register B">
          <bitfield name="WERR" caption="Write Error Interrupt Enable" mask="0x1"/>
        </register>
        <register name="I2SMCC_IDRB" offset="0x24" rw="W" size="4" atomic-op="clear:I2SMCC_IMRB" caption="Interrupt Disable Register B">
          <bitfield name="WERR" caption="Write Error Interrupt Disable" mask="0x1"/>
        </register>
        <register name="I2SMCC_IMRB" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register B">
          <bitfield name="WERR" caption="Write Error Interrupt Enable" mask="0x1"/>
        </register>
        <register name="I2SMCC_ISRB" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register B">
          <bitfield name="WERR" caption="Write Error Flag (cleared on read)" mask="0x1" values="I2SMCC_ISRB__WERR"/>
        </register>
        <register name="I2SMCC_RHR" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Receiver Holding Register">
          <bitfield name="RHR" caption="Receiver Holding Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="I2SMCC_THR" offset="0x34" rw="W" size="4" caption="Transmitter Holding Register">
          <bitfield name="THR" caption="Transmitter Holding Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="I2SMCC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPCFEN" caption="Write Protection Configuration Enable" mask="0x1" values="I2SMCC_WPMR__WPCFEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="I2SMCC_WPMR__WPITEN"/>
          <bitfield name="WPCTEN" caption="Write Protection Control Enable" mask="0x4" values="I2SMCC_WPMR__WPCTEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="I2SMCC_WPMR__WPKEY"/>
        </register>
        <register name="I2SMCC_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="I2SMCC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFFFF00"/>
        </register>
      </register-group>
      <value-group name="I2SMCC_CR__RXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the I2SMCC receiver, if RXDIS is not '1'. Bit I2SMCC_SR.RXEN is set when the receiver is activated." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__RXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the I2SMCC receiver. Bit I2SMCC_SR.RXEN is cleared when the receiver is stopped." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__CKEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the I2SMCC clock generation, if CKDIS is not '1'." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__CKDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the I2SMCC clock generation." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__TXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the I2SMCC transmitter, if TXDIS is not '1'. Bit I2SMCC_SR.TXEN is set when the Transmitter is started." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__TXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the I2SMCC transmitter. Bit I2SMCC_SR.TXEN is cleared when the Transmitter is stopped." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets all the registers in the I2SMCC. The I2SMCC is disabled after the reset." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__MODE">
        <value name="SLAVE" caption="Client mode. I2SMCC_CK and I2SMCC_WS pin inputs used as bit clock and word select/frame synchronization." value="0x0"/>
        <value name="MASTER" caption="Host mode. Bit clock and word select/frame synchronization generated by I2SMCC from Peripheral Clock or GCLK if I2SMCC_MCK/WS/CK rates must be independent of system bus clock (See I2SMCC_MR.SRCCLK) and output to I2SMCC_CK and I2SMCC_WS pins. MCK is output as host clock on I2SMCC_MCK if I2SMCC_MRA.IMCKMODE is set." value="0x1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__DATALENGTH">
        <value name="32_BITS" caption="Data length is set to 32 bits." value="0"/>
        <value name="24_BITS" caption="Data length is set to 24 bits." value="1"/>
        <value name="20_BITS" caption="Data length is set to 20 bits." value="2"/>
        <value name="18_BITS" caption="Data length is set to 18 bits." value="3"/>
        <value name="16_BITS" caption="Data length is set to 16 bits." value="4"/>
        <value name="16_BITS_COMPACT" caption="Data length is set to 16-bit compact stereo. Left sample in bits [15:0] and right sample in bits [31:16] of same word." value="5"/>
        <value name="8_BITS" caption="Data length is set to 8 bits." value="6"/>
        <value name="8_BITS_COMPACT" caption="Data length is set to 8-bit compact stereo. Left sample in bits [7:0] and right sample in bits [15:8] of the same word." value="7"/>
      </value-group>
      <value-group name="I2SMCC_MRA__FORMAT">
        <value name="I2S" caption="I2S format, stereo with I2SMCC_WS low for left channel, and MSB of sample starting one I2SMCC_CK period after I2SMCC_WS edge." value="0"/>
        <value name="LJ" caption="Left-justified format, stereo with I2SMCC_WS high for left channel, and MSB of sample starting on I2SMCC_WS edge." value="1"/>
        <value name="TDM" caption="TDM format, with (NBCHAN + 1) channels, I2SMCC_WS high at beginning of first channel, and MSB of sample starting one I2SMCC_CK period after I2SMCC_WS edge." value="2"/>
        <value name="TDMLJ" caption="TDM format, left-justified, with (NBCHAN + 1) channels, I2SMCC_WS high at beginning of first channel, and MSB of sample starting on I2SMCC_WS edge." value="3"/>
      </value-group>
      <value-group name="I2SMCC_MRA__RXMONO">
        <value name="0" caption="Stereo." value="0"/>
        <value name="1" caption="Mono, with left audio samples duplicated to right audio channel by the I2SMCC." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__RXLOOP">
        <value name="0" caption="Normal mode." value="0"/>
        <value name="1" caption="I2SMCC_DOUT output of I2SMCC are internally connected to I2SMCC_DIN input." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__TXMONO">
        <value name="0" caption="Stereo." value="0"/>
        <value name="1" caption="Mono, with left audio samples duplicated to right audio channel by the I2SMCC." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__TXSAME">
        <value name="0" caption="'0' is transmitted when underrun." value="0"/>
        <value name="1" caption="Previous sample transmitted when underrun." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__SRCCLK">
        <value name="0" caption="The Peripheral clock is selected as source clock for I2SMCC_MCK/WS/CK pins." value="0"/>
        <value name="1" caption="The PMC.GCLKx clock is selected as source clock (I2SMCC_MCK/WS/CK rate can be independent of system bus clock)." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__TDMFS">
        <value name="SLOT" caption="I2SMCC_WS pulse is high for one time slot at beginning of frame." value="0"/>
        <value name="HALF" caption="I2SMCC_WS pulse is high for half the time slots at beginning of frame." value="1"/>
        <value name="BIT" caption="I2SMCC_WS pulse is high for one bit period at beginning of frame, i.e., one I2SMCC_CK period." value="2"/>
      </value-group>
      <value-group name="I2SMCC_MRA__IMCKMODE">
        <value name="0" caption="No host clock generated." value="0"/>
        <value name="1" caption="Host clock generated." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__IWS">
        <value name="0" caption="I2SMCC_WS slot is 32 bits long for DATALENGTH = 18/20/24 bits." value="0"/>
        <value name="1" caption="I2SMCC_WS slot is 24 bits long for DATALENGTH = 18/20/24 bits." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRB__DMACHUNK">
        <value name="1_WORD" caption="Each DMA transfer contains 1 word." value="0"/>
        <value name="2_WORDS" caption="Each DMA transfer contains 2 words." value="1"/>
        <value name="4_WORDS" caption="Each DMA transfer contains 4 words." value="2"/>
        <value name="8_WORDS" caption="Each DMA transfer contains 8 words." value="3"/>
      </value-group>
      <value-group name="I2SMCC_SR__RXEN">
        <value name="0" caption="Cleared when the receiver is disabled, following a RXDIS or SWRST request in I2SMCC_CR." value="0"/>
        <value name="1" caption="Set when the receiver is enabled, following a RXEN request in I2SMCC_CR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_SR__TXEN">
        <value name="0" caption="Cleared when the transmitter is disabled, following a I2SMCC_CR.TXDIS or I2SMCC_CR.SWRST request." value="0"/>
        <value name="1" caption="Set when the transmitter is enabled, following a I2SMCC_CR.TXEN request." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__TXLRDY">
        <value name="0" caption="Cleared when a predefined number of write accesses are performed in  I2SMCC_THR. The predefined number depends on the configuration of I2SMCC_MRA.WIRECFG / FORMAT and varies from 1 to 7." value="0"/>
        <value name="1" caption="Set when I2SMCC_THR is empty." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__TXRRDY">
        <value name="0" caption="Cleared when a predefined number of write accesses are performed in I2SMCC_THR. The predefined number depends on the configuration of I2SMCC_MRA.WIRECFG / FORMAT and varies from 1 to 8." value="0"/>
        <value name="1" caption="Set when I2SMCC_THR is empty." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__TXLUNF">
        <value name="0" caption="Cleared when I2SMCC_ISRA is read." value="0"/>
        <value name="1" caption="Set when an underrun error occurs in I2SMCC_THR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__TXRUNF">
        <value name="0" caption="Cleared when the I2SMCC_ISRA is read." value="0"/>
        <value name="1" caption="Set when an underrun error occurs in I2SMCC_THR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__RXLRDY">
        <value name="0" caption="Cleared when a predefined number of read accesses are performed in I2SMCC_RHR. The predefined number depends on the configuration of I2SMCC_MRA.WIRECFG / FORMAT and varies from 1 to 7." value="0"/>
        <value name="1" caption="Set when received data is available in I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__RXRRDY">
        <value name="0" caption="Cleared when a predefined number of read accesses are performed in I2SMCC_RHR. The predefined number depends on the configuration of I2SMCC_MRA.WIRECFG / FORMAT and varies from 1 to 8." value="0"/>
        <value name="1" caption="Set when received data is available in I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__RXLOVF">
        <value name="0" caption="Cleared when I2SMCC_ISRA is read." value="0"/>
        <value name="1" caption="Set when an overrun error occurs in I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__RXROVF">
        <value name="0" caption="Cleared when I2SMCC_ISRA is read." value="0"/>
        <value name="1" caption="Set when an overrun error occurs in I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRB__WERR">
        <value name="0" caption="Cleared when I2SMCC_ISRB is read." value="0"/>
        <value name="1" caption="Set when an error occurs in the I2SMCC_WPSR. Refer to I2SMCC_WPSR for details on the type of error." value="1"/>
      </value-group>
      <value-group name="I2SMCC_WPMR__WPCFEN">
        <value name="0" caption="Disables the write protection of the configuration if WPKEY matches to 0x493253 (I2S in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the configuration if WPKEY matches to 0x493253 (I2S in ASCII)." value="1"/>
      </value-group>
      <value-group name="I2SMCC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection of the interruption if WPKEY matches to 0x493253 (I2S in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the interruption if WPKEY matches to 0x493253 (I2S in ASCII)." value="1"/>
      </value-group>
      <value-group name="I2SMCC_WPMR__WPCTEN">
        <value name="0" caption="Disables the write protection of the control if WPKEY matches to 0x493253 (I2S in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the control if WPKEY matches to 0x493253 (I2S in ASCII)." value="1"/>
      </value-group>
      <value-group name="I2SMCC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0x493253"/>
      </value-group>
      <value-group name="I2SMCC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the I2SMCC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the I2SMCC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="ISC" id="11290" version="260" caption="Image Sensor Controller">
      <register-group name="ISC_HXS_TAP" size="0x08">
        <register name="ISC_HXS_TAP10PHI" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="HXS TAP10 Phase Register ">
          <bitfield name="TAP0" caption="Vertical Filter Tap 0 Coefficient" mask="0x1FFF"/>
          <bitfield name="TAP1" caption="Vertical Filter Tap 1 Coefficient" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_HXS_TAP32PHI" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="HXS TAP32 Phase Register ">
          <bitfield name="TAP2" caption="Vertical Filter Tap 2 Coefficient" mask="0x1FFF"/>
          <bitfield name="TAP3" caption="Vertical Filter Tap 3 Coefficient" mask="0x1FFF0000"/>
        </register>
      </register-group>
      <register-group name="ISC_VXS_TAP" size="0x08">
        <register name="ISC_VXS_TAP10PHI" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="VXS TAP10 Phase Register ">
          <bitfield name="TAP0" caption="Vertical Filter Tap 0 Coefficient" mask="0x1FFF"/>
          <bitfield name="TAP1" caption="Vertical Filter Tap 1 Coefficient" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_VXS_TAP32PHI" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="VXS TAP32 Phase Register ">
          <bitfield name="TAP2" caption="Vertical Filter Tap 2 Coefficient" mask="0x1FFF"/>
          <bitfield name="TAP3" caption="Vertical Filter Tap 3 Coefficient" mask="0x1FFF0000"/>
        </register>
      </register-group>
      <register-group name="ISC" caption="Image Sensor Controller">
        <register name="ISC_CTRLEN" offset="0x0" rw="W" size="4" atomic-op="set:ISC_CTRLSR" caption="Control Enable Register">
          <bitfield name="CAPTURE" caption="Single Shot or Multiple Frame Capture Input Stream Command" mask="0x1"/>
          <bitfield name="UPPRO" caption="Update Color Profile" mask="0x2"/>
          <bitfield name="HISREQ" caption="Histogram Update Request" mask="0x4"/>
          <bitfield name="HISCLR" caption="Histogram Table Clear" mask="0x8"/>
          <bitfield name="FUPPRO" caption="Force Update Color Profile" mask="0x200"/>
        </register>
        <register name="ISC_CTRLDIS" offset="0x4" rw="W" size="4" atomic-op="clear:ISC_CTRLSR" caption="Control Disable Register">
          <bitfield name="DISABLE" caption="End Capture At Next Vertical Synchronization Detection" mask="0x1"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100"/>
        </register>
        <register name="ISC_CTRLSR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Control Status Register">
          <bitfield name="CAPTURE" caption="Capture Pending" mask="0x1" values="ISC_CTRLSR__CAPTURE"/>
          <bitfield name="UPPRO" caption="Profile Update Pending" mask="0x2" values="ISC_CTRLSR__UPPRO"/>
          <bitfield name="HISREQ" caption="Histogram Request Pending" mask="0x4" values="ISC_CTRLSR__HISREQ"/>
          <bitfield name="FIELD" caption="Field Status (only relevant when the video stream is interlaced)" mask="0x10" values="ISC_CTRLSR__FIELD"/>
          <bitfield name="SIP" caption="Synchronization In Progress" mask="0x80000000" values="ISC_CTRLSR__SIP"/>
        </register>
        <register name="ISC_PFE_CFG0" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Parallel Front End Configuration 0 Register">
          <bitfield name="HPOL" caption="Horizontal Synchronization Polarity" mask="0x1" values="ISC_PFE_CFG0__HPOL"/>
          <bitfield name="VPOL" caption="Vertical Synchronization Polarity" mask="0x2" values="ISC_PFE_CFG0__VPOL"/>
          <bitfield name="PPOL" caption="Pixel Clock Polarity" mask="0x4" values="ISC_PFE_CFG0__PPOL"/>
          <bitfield name="FPOL" caption="Field Polarity" mask="0x8" values="ISC_PFE_CFG0__FPOL"/>
          <bitfield name="MODE" caption="Parallel Front End Mode" mask="0x70" values="ISC_PFE_CFG0__MODE"/>
          <bitfield name="CONT" caption="Continuous Acquisition" mask="0x80" values="ISC_PFE_CFG0__CONT"/>
          <bitfield name="GATED" caption="Gated input clock" mask="0x100" values="ISC_PFE_CFG0__GATED"/>
          <bitfield name="CCIR656" caption="CCIR656 input mode" mask="0x200" values="ISC_PFE_CFG0__CCIR656"/>
          <bitfield name="CCIR_CRC" caption="CCIR656 CRC Decoder" mask="0x400" values="ISC_PFE_CFG0__CCIR_CRC"/>
          <bitfield name="CCIR10_8N" caption="CCIR 10 bits or 8 bits" mask="0x800" values="ISC_PFE_CFG0__CCIR10_8N"/>
          <bitfield name="COLEN" caption="Column Cropping Enable" mask="0x1000" values="ISC_PFE_CFG0__COLEN"/>
          <bitfield name="ROWEN" caption="Row Cropping Enable" mask="0x2000" values="ISC_PFE_CFG0__ROWEN"/>
          <bitfield name="MIPI" caption="MIPI Interface Connection" mask="0x4000" values="ISC_PFE_CFG0__MIPI"/>
          <bitfield name="SKIPCNT" caption="Frame Skipping Counter" mask="0xFF0000"/>
          <bitfield name="CCIR_REP" caption="CCIR Replication" mask="0x8000000" values="ISC_PFE_CFG0__CCIR_REP"/>
          <bitfield name="BPS" caption="Bits Per Sample" mask="0x70000000" values="ISC_PFE_CFG0__BPS"/>
          <bitfield name="REP" caption="Up Multiply with Replication" mask="0x80000000" values="ISC_PFE_CFG0__REP"/>
        </register>
        <register name="ISC_PFE_CFG1" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Parallel Front End Configuration 1 Register">
          <bitfield name="COLMIN" caption="Column Minimum Limit" mask="0xFFFF"/>
          <bitfield name="COLMAX" caption="Column Maximum Limit" mask="0xFFFF0000"/>
        </register>
        <register name="ISC_PFE_CFG2" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Parallel Front End Configuration 2 Register">
          <bitfield name="ROWMIN" caption="Row Minimum Limit" mask="0xFFFF"/>
          <bitfield name="ROWMAX" caption="Row Maximum Limit" mask="0xFFFF0000"/>
        </register>
        <register name="ISC_CLKEN" offset="0x18" rw="W" size="4" atomic-op="set:ISC_CLKSR" caption="Clock Enable Register">
          <bitfield name="ICEN" caption="ISP Clock Enable" mask="0x1" values="ISC_CLKEN__ICEN"/>
          <bitfield name="MCEN" caption="Camera Sensor Clock Domain Enable" mask="0x2" values="ISC_CLKEN__MCEN"/>
        </register>
        <register name="ISC_CLKDIS" offset="0x1C" rw="W" size="4" atomic-op="clear:ISC_CLKSR" caption="Clock Disable Register">
          <bitfield name="ICDIS" caption="ISP Clock Disable" mask="0x1"/>
          <bitfield name="MCDIS" caption="Camera Sensor Clock Domain Disable" mask="0x2"/>
          <bitfield name="ICSWRST" caption="ISP Clock Software Reset" mask="0x100"/>
          <bitfield name="MCSWRST" caption="Camera Sensor Clock Domain Software Reset" mask="0x200"/>
        </register>
        <register name="ISC_CLKSR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Clock Status Register">
          <bitfield name="ICSR" caption="ISP Clock Status Register" mask="0x1" values="ISC_CLKSR__ICSR"/>
          <bitfield name="MCSR" caption="Camera Sensor Clock Status Register" mask="0x2" values="ISC_CLKSR__MCSR"/>
          <bitfield name="SIP" caption="Synchronization In Progress" mask="0x80000000" values="ISC_CLKSR__SIP"/>
        </register>
        <register name="ISC_CLKCFG" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Clock Configuration Register">
          <bitfield name="MCDIV" caption="Camera Sensor Reference Clock Divider" mask="0xFF0000"/>
        </register>
        <register name="ISC_INTEN" offset="0x28" rw="W" size="4" atomic-op="set:ISC_INTSR" caption="Interrupt Enable Register">
          <bitfield name="VD" caption="Vertical Synchronization Detection Interrupt Enable" mask="0x1"/>
          <bitfield name="HD" caption="Horizontal Synchronization Detection Interrupt Enable" mask="0x2"/>
          <bitfield name="SWRST" caption="Software Reset Completed Interrupt Enable" mask="0x10"/>
          <bitfield name="DIS" caption="Disable Completed Interrupt Enable" mask="0x20"/>
          <bitfield name="DDONE" caption="DMA Done Interrupt Enable" mask="0x100"/>
          <bitfield name="LDONE" caption="DMA List Done Interrupt Enable" mask="0x200"/>
          <bitfield name="HISDONE" caption="Histogram Completed Interrupt Enable" mask="0x1000"/>
          <bitfield name="HISCLR" caption="Histogram Clear Interrupt Enable" mask="0x2000"/>
          <bitfield name="WERR" caption="Write Channel Error Interrupt Enable" mask="0x10000"/>
          <bitfield name="RERR" caption="Read Channel Error Interrupt Enable" mask="0x100000"/>
          <bitfield name="VFPOV" caption="Vertical Front Porch Overflow Interrupt Enable" mask="0x1000000"/>
          <bitfield name="DAOV" caption="Data Overflow Interrupt Enable" mask="0x2000000"/>
          <bitfield name="VDTO" caption="Vertical Synchronization Timeout Interrupt Enable" mask="0x4000000"/>
          <bitfield name="HDTO" caption="Horizontal Synchronization Timeout Interrupt Enable" mask="0x8000000"/>
          <bitfield name="CCIRERR" caption="CCIR Decoder Error Interrupt Enable" mask="0x10000000"/>
          <bitfield name="GFOV" caption="Input FIFO Overflow Interrupt Enable" mask="0x20000000"/>
        </register>
        <register name="ISC_INTDIS" offset="0x2C" rw="W" size="4" atomic-op="clear:ISC_INTSR" caption="Interrupt Disable Register">
          <bitfield name="VD" caption="Vertical Synchronization Detection Interrupt Disable" mask="0x1"/>
          <bitfield name="HD" caption="Horizontal Synchronization Detection Interrupt Disable" mask="0x2"/>
          <bitfield name="SWRST" caption="Software Reset Completed Interrupt Disable" mask="0x10"/>
          <bitfield name="DIS" caption="Disable Completed Interrupt Disable" mask="0x20"/>
          <bitfield name="DDONE" caption="DMA Done Interrupt Disable" mask="0x100"/>
          <bitfield name="LDONE" caption="DMA List Done Interrupt Disable" mask="0x200"/>
          <bitfield name="HISDONE" caption="Histogram Completed Interrupt Disable" mask="0x1000"/>
          <bitfield name="HISCLR" caption="Histogram Clear Interrupt Disable" mask="0x2000"/>
          <bitfield name="WERR" caption="Write Channel Error Interrupt Disable" mask="0x10000"/>
          <bitfield name="RERR" caption="Read Channel Error Interrupt Disable" mask="0x100000"/>
          <bitfield name="VFPOV" caption="Vertical Front Porch Overflow Interrupt Disable" mask="0x1000000"/>
          <bitfield name="DAOV" caption="Data Overflow Interrupt Disable" mask="0x2000000"/>
          <bitfield name="VDTO" caption="Vertical Synchronization Timeout Interrupt Disable" mask="0x4000000"/>
          <bitfield name="HDTO" caption="Horizontal Synchronization Timeout Interrupt Disable" mask="0x8000000"/>
          <bitfield name="CCIRERR" caption="CCIR Decoder Error Interrupt Disable" mask="0x10000000"/>
          <bitfield name="GFOV" caption="FIFO Overflow Interrupt Disable" mask="0x20000000"/>
        </register>
        <register name="ISC_INTMASK" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="VD" caption="Vertical Synchronization Detection Interrupt Mask" mask="0x1"/>
          <bitfield name="HD" caption="Horizontal Synchronization Detection Interrupt Mask" mask="0x2"/>
          <bitfield name="SWRST" caption="Software Reset Completed Interrupt Mask" mask="0x10"/>
          <bitfield name="DIS" caption="Disable Completed Interrupt Mask" mask="0x20"/>
          <bitfield name="DDONE" caption="DMA Done Interrupt Mask" mask="0x100"/>
          <bitfield name="LDONE" caption="DMA List Done Interrupt Mask" mask="0x200"/>
          <bitfield name="HISDONE" caption="Histogram Completed Interrupt Mask" mask="0x1000"/>
          <bitfield name="HISCLR" caption="Histogram Clear Interrupt Mask" mask="0x2000"/>
          <bitfield name="WERR" caption="Write Channel Error Interrupt Mask" mask="0x10000"/>
          <bitfield name="RERR" caption="Read Channel Error Interrupt Mask" mask="0x100000"/>
          <bitfield name="VFPOV" caption="Vertical Front Porch Overflow Interrupt Mask" mask="0x1000000"/>
          <bitfield name="DAOV" caption="Data Overflow Interrupt Mask" mask="0x2000000"/>
          <bitfield name="VDTO" caption="Vertical Synchronization Timeout Interrupt Mask" mask="0x4000000"/>
          <bitfield name="HDTO" caption="Horizontal Synchronization Timeout Interrupt Mask" mask="0x8000000"/>
          <bitfield name="CCIRERR" caption="CCIR Decoder Error Interrupt Mask" mask="0x10000000"/>
          <bitfield name="GFOV" caption="FIFO Overflow Interrupt Mask" mask="0x20000000"/>
        </register>
        <register name="ISC_INTSR" offset="0x34" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="VD" caption="Vertical Synchronization Detected Interrupt (cleared on read)" mask="0x1" values="ISC_INTSR__VD"/>
          <bitfield name="HD" caption="Horizontal Synchronization Detected Interrupt (cleared on read)" mask="0x2" values="ISC_INTSR__HD"/>
          <bitfield name="SWRST" caption="Software Reset Completed Interrupt (cleared on read)" mask="0x10" values="ISC_INTSR__SWRST"/>
          <bitfield name="DIS" caption="Disable Completed Interrupt (cleared on read)" mask="0x20" values="ISC_INTSR__DIS"/>
          <bitfield name="DDONE" caption="DMA Done Interrupt (cleared on read)" mask="0x100" values="ISC_INTSR__DDONE"/>
          <bitfield name="LDONE" caption="DMA List Done Interrupt (cleared on read)" mask="0x200" values="ISC_INTSR__LDONE"/>
          <bitfield name="HISDONE" caption="Histogram Completed Interrupt (cleared on read)" mask="0x1000" values="ISC_INTSR__HISDONE"/>
          <bitfield name="HISCLR" caption="Histogram Clear Interrupt (cleared on read)" mask="0x2000" values="ISC_INTSR__HISCLR"/>
          <bitfield name="WERR" caption="Write Channel Error Interrupt (cleared on read)" mask="0x10000" values="ISC_INTSR__WERR"/>
          <bitfield name="WERRID" caption="Write Channel Error Identifier" mask="0x60000" values="ISC_INTSR__WERRID"/>
          <bitfield name="RERR" caption="Read Channel Error Interrupt (cleared on read)" mask="0x100000" values="ISC_INTSR__RERR"/>
          <bitfield name="VFPOV" caption="Vertical Front Porch Overflow Interrupt (cleared on read)" mask="0x1000000" values="ISC_INTSR__VFPOV"/>
          <bitfield name="DAOV" caption="Data Overflow Interrupt (cleared on read)" mask="0x2000000" values="ISC_INTSR__DAOV"/>
          <bitfield name="VDTO" caption="Vertical Synchronization Timeout Interrupt (cleared on read)" mask="0x4000000" values="ISC_INTSR__VDTO"/>
          <bitfield name="HDTO" caption="Horizontal Synchronization Timeout Interrupt (cleared on read)" mask="0x8000000" values="ISC_INTSR__HDTO"/>
          <bitfield name="CCIRERR" caption="CCIR Decoder Error Interrupt (cleared on read)" mask="0x10000000" values="ISC_INTSR__CCIRERR"/>
          <bitfield name="GFOV" caption="FIFO Overflow Interrupt (relevant if MIPI interface is not selected) (cleared on read)" mask="0x20000000" values="ISC_INTSR__GFOV"/>
        </register>
        <register name="ISC_DPC_CTRL" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Control Register">
          <bitfield name="DPCEN" caption="Defective Pixel Correction Enable" mask="0x1" values="ISC_DPC_CTRL__DPCEN"/>
          <bitfield name="GDCEN" caption="Green Disparity Correction Enable" mask="0x2" values="ISC_DPC_CTRL__GDCEN"/>
          <bitfield name="BLCEN" caption="Black Level Correction Enable" mask="0x4" values="ISC_DPC_CTRL__BLCEN"/>
        </register>
        <register name="ISC_DPC_CFG" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Configuration Register">
          <bitfield name="BAYCFG" caption="Color Filter Array Pattern" mask="0x3" values="ISC_DPC_CFG__BAYCFG"/>
          <bitfield name="EITPOL" caption="Edge Interpolation" mask="0x10" values="ISC_DPC_CFG__EITPOL"/>
          <bitfield name="TM_ENABLE" caption="Median Threshold Enable" mask="0x1000" values="ISC_DPC_CFG__TM_ENABLE"/>
          <bitfield name="TC_ENABLE" caption="Closest Pixels Threshold Enable" mask="0x2000" values="ISC_DPC_CFG__TC_ENABLE"/>
          <bitfield name="TA_ENABLE" caption="Average Threshold Enable" mask="0x4000" values="ISC_DPC_CFG__TA_ENABLE"/>
          <bitfield name="ND_MODE" caption="Noise Detection Mode" mask="0x10000" values="ISC_DPC_CFG__ND_MODE"/>
          <bitfield name="RE_MODE" caption="Replacement Algorithm" mask="0x20000" values="ISC_DPC_CFG__RE_MODE"/>
          <bitfield name="GDCCLP" caption="Green Disparity Clipping Value" mask="0x700000"/>
          <bitfield name="BLOFST" caption="Black Level Offset Value" mask="0xFF800000"/>
        </register>
        <register name="ISC_DPC_THRESHM" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Threshold M Register">
          <bitfield name="THRESHM" caption="Median Threshold" mask="0xFFF"/>
        </register>
        <register name="ISC_DPC_THRESHC" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Threshold C Register">
          <bitfield name="THRESHC" caption="Closest Pixel Threshold" mask="0xFFF"/>
        </register>
        <register name="ISC_DPC_THRESHA" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Threshold A Register">
          <bitfield name="THRESHA" caption="Average Threshold" mask="0xFFF"/>
        </register>
        <register name="ISC_DPC_SR" offset="0x54" rw="R" size="4" initval="0x00000000" caption="Defective Pixel Correction Status Register">
          <bitfield name="COUNTER" caption="Defective Pixel Counter (cleared on read)" mask="0xFFFFFF"/>
        </register>
        <register name="ISC_WB_CTRL" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="White Balance Control Register">
          <bitfield name="ENABLE" caption="White Balance Enable" mask="0x1" values="ISC_WB_CTRL__ENABLE"/>
        </register>
        <register name="ISC_WB_CFG" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="White Balance Configuration Register">
          <bitfield name="BAYCFG" caption="White Balance Bayer Configuration (Pixel Color Pattern)" mask="0x3" values="ISC_WB_CFG__BAYCFG"/>
        </register>
        <register name="ISC_WB_O_RGR" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="White Balance Offset for R, GR Register">
          <bitfield name="ROFST" caption="Offset Red Component (signed 13 bits 1:12:0)" mask="0x1FFF"/>
          <bitfield name="GROFST" caption="Offset Green Component for Red Row (signed 13 bits 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_WB_O_BGB" offset="0x64" rw="RW" size="4" initval="0x00000000" caption="White Balance Offset for B, GB Register">
          <bitfield name="BOFST" caption="Offset Blue Component (signed 13 bits, 1:12:0)" mask="0x1FFF"/>
          <bitfield name="GBOFST" caption="Offset Green Component for Blue Row (signed 13 bits, 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_WB_G_RGR" offset="0x68" rw="RW" size="4" initval="0x00000000" caption="White Balance Gain for R, GR Register">
          <bitfield name="RGAIN" caption="Red Component Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF"/>
          <bitfield name="GRGAIN" caption="Green Component (Red row) Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_WB_G_BGB" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="White Balance Gain for B, GB Register">
          <bitfield name="BGAIN" caption="Blue Component Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF"/>
          <bitfield name="GBGAIN" caption="Green Component (Blue Row) Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_CFA_CTRL" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="Color Filter Array Control Register">
          <bitfield name="ENABLE" caption="Color Filter Array Interpolation Enable" mask="0x1" values="ISC_CFA_CTRL__ENABLE"/>
        </register>
        <register name="ISC_CFA_CFG" offset="0x74" rw="RW" size="4" initval="0x00000000" caption="Color Filter Array Configuration Register">
          <bitfield name="BAYCFG" caption="Bayer Color Filter Array Pattern" mask="0x3" values="ISC_CFA_CFG__BAYCFG"/>
          <bitfield name="EITPOL" caption="Edge Interpolation" mask="0x10" values="ISC_CFA_CFG__EITPOL"/>
          <bitfield name="EAL" caption="Green Channel Edge Adaptive Level" mask="0xC00" values="ISC_CFA_CFG__EAL"/>
        </register>
        <register name="ISC_CC_CTRL" offset="0x78" rw="RW" size="4" initval="0x00000000" caption="Color Correction Control Register">
          <bitfield name="ENABLE" caption="Color Correction Enable" mask="0x1" values="ISC_CC_CTRL__ENABLE"/>
        </register>
        <register name="ISC_CC_RR_RG" offset="0x7C" rw="RW" size="4" initval="0x00000000" caption="Color Correction RR RG Register">
          <bitfield name="RRGAIN" caption="Red Gain for Red Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="RGGAIN" caption="Green Gain for Red Component (signed 12 bits, 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CC_RB_OR" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Color Correction RB OR Register">
          <bitfield name="RBGAIN" caption="Blue Gain for Red Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="ROFST" caption="Red Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_CC_GR_GG" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="Color Correction GR GG Register">
          <bitfield name="GRGAIN" caption="Red Gain for Green Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="GGGAIN" caption="Green Gain for Green Component (signed 12 bits, 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CC_GB_OG" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="Color Correction GB OG Register">
          <bitfield name="GBGAIN" caption="Blue Gain for Green Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="GOFST" caption="Green Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_CC_BR_BG" offset="0x8C" rw="RW" size="4" initval="0x00000000" caption="Color Correction BR BG Register">
          <bitfield name="BRGAIN" caption="Red Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="BGGAIN" caption="Green Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CC_BB_OB" offset="0x90" rw="RW" size="4" initval="0x00000000" caption="Color Correction BB OB Register">
          <bitfield name="BBGAIN" caption="Blue Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="BOFST" caption="Blue Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_GAM_CTRL" offset="0x94" rw="RW" size="4" initval="0x00000000" caption="Gamma Correction Control Register">
          <bitfield name="ENABLE" caption="Gamma Correction Enable" mask="0x1" values="ISC_GAM_CTRL__ENABLE"/>
          <bitfield name="BENABLE" caption="Gamma Correction Enable for B Channel" mask="0x2" values="ISC_GAM_CTRL__BENABLE"/>
          <bitfield name="GENABLE" caption="Gamma Correction Enable for G Channel" mask="0x4" values="ISC_GAM_CTRL__GENABLE"/>
          <bitfield name="RENABLE" caption="Gamma Correction Enable for R Channel" mask="0x8" values="ISC_GAM_CTRL__RENABLE"/>
          <bitfield name="BIPART" caption="Bipartite Table Configuration" mask="0x10" values="ISC_GAM_CTRL__BIPART"/>
        </register>
        <register name="ISC_GAM_BENTRY" offset="0x98" rw="RW" size="4" count="64" initval="0x00000000" caption="Gamma Correction Blue Entry x">
          <bitfield name="BSLOPE" caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x3FF"/>
          <bitfield name="BCONSTANT" caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x3FF0000"/>
        </register>
        <register name="ISC_GAM_GENTRY" offset="0x198" rw="RW" size="4" count="64" initval="0x00000000" caption="Gamma Correction Green Entry x">
          <bitfield name="GSLOPE" caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x3FF"/>
          <bitfield name="GCONSTANT" caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x3FF0000"/>
        </register>
        <register name="ISC_GAM_RENTRY" offset="0x298" rw="RW" size="4" count="64" initval="0x00000000" caption="Gamma Correction Red Entry x">
          <bitfield name="RSLOPE" caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x3FF"/>
          <bitfield name="RCONSTANT" caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x3FF0000"/>
        </register>
        <register name="ISC_VHXS_CTRL" offset="0x398" rw="RW" size="4" initval="0x00000000" caption="VHXS Control Register">
          <bitfield name="VXSEN" caption="Vertical Scaler Enable" mask="0x1" values="ISC_VHXS_CTRL__VXSEN"/>
          <bitfield name="HXSEN" caption="Horizontal Scaler Enable" mask="0x2" values="ISC_VHXS_CTRL__HXSEN"/>
        </register>
        <register name="ISC_VHXS_SS" offset="0x39C" rw="RW" size="4" initval="0x00000000" caption="VHXS Source Size Register">
          <bitfield name="XS" caption="Source Image Horizontal Size" mask="0xFFF"/>
          <bitfield name="YS" caption="Source Image Vertical Size" mask="0xFFF0000"/>
        </register>
        <register name="ISC_VHXS_DS" offset="0x3A0" rw="RW" size="4" initval="0x00000000" caption="VHXS Destination Size Register">
          <bitfield name="XD" caption="Destination Image Horizontal Size" mask="0xFFF"/>
          <bitfield name="YD" caption="Destination Image Horizontal Size" mask="0xFFF0000"/>
        </register>
        <register name="ISC_VXS_FACT" offset="0x3A4" rw="RW" size="4" initval="0x00000000" caption="VXS Scaling Factor Register">
          <bitfield name="VFACT" caption="Vertical Scaling Factor" mask="0xFFFFFF"/>
        </register>
        <register name="ISC_HXS_FACT" offset="0x3A8" rw="RW" size="4" initval="0x00000000" caption="HXS Scaling Factor Register">
          <bitfield name="HFACT" caption="Horizontal Scaling Factor" mask="0xFFFFFF"/>
        </register>
        <register name="ISC_VXS_CFG" offset="0x3AC" rw="RW" size="4" initval="0x80000000" caption="VXS Configuration Register">
          <bitfield name="FILTCFG" caption="Vertical Filter Initial Configuration" mask="0x3"/>
          <bitfield name="TAP2" caption="Bilinear Interpolation" mask="0x10" values="ISC_VXS_CFG__TAP2"/>
          <bitfield name="OFFSET" caption="Resampling Default Phase" mask="0xF00"/>
          <bitfield name="FLMIN" caption="Flush Latency Min" mask="0xF000000"/>
          <bitfield name="FLMAX" caption="Flush Latency Max" mask="0xF0000000"/>
        </register>
        <register name="ISC_HXS_CFG" offset="0x3B0" rw="RW" size="4" initval="0x00000000" caption="HXS Configuration Register">
          <bitfield name="FILTCFG" caption="Horizontal Filter Initial Configuration" mask="0x3"/>
          <bitfield name="TAP2" caption="Bilinear Interpolation" mask="0x10" values="ISC_HXS_CFG__TAP2"/>
          <bitfield name="OFFSET" caption="Resampling Default Phase" mask="0xF00"/>
          <bitfield name="FL" caption="Flush Latency" mask="0xF000000"/>
        </register>
        <register-group name="ISC_VXS_TAP" name-in-module="ISC_VXS_TAP" offset="0x3B4" size="0x08" count="16"/>
        <register-group name="ISC_HXS_TAP" name-in-module="ISC_HXS_TAP" offset="0x434" size="0x08" count="16"/>
        <register name="ISC_CSC_CTRL" offset="0x4B4" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion Control Register">
          <bitfield name="ENABLE" caption="RGB to YCbCr Color Space Conversion Enable" mask="0x1" values="ISC_CSC_CTRL__ENABLE"/>
        </register>
        <register name="ISC_CSC_YR_YG" offset="0x4B8" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion YR, YG Register">
          <bitfield name="YRGAIN" caption="Reg Gain for Luminance (signed 12 bits 1:3:8)" mask="0xFFF"/>
          <bitfield name="YGGAIN" caption="Green Gain for Luminance (signed 12 bits 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CSC_YB_OY" offset="0x4BC" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion YB, OY Register">
          <bitfield name="YBGAIN" caption="Blue Gain for Luminance Component (12 bits signed 1:3:8)" mask="0xFFF"/>
          <bitfield name="YOFST" caption="Luminance Offset (11 bits signed 1:10:0)" mask="0x7FF0000"/>
        </register>
        <register name="ISC_CSC_CBR_CBG" offset="0x4C0" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion CBR CBG Register">
          <bitfield name="CBRGAIN" caption="Red Gain for Blue Chrominance (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="CBGGAIN" caption="Green Gain for Blue Chrominance (signed 12 bits 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CSC_CBB_OCB" offset="0x4C4" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion CBB OCB Register">
          <bitfield name="CBBGAIN" caption="Blue Gain for Blue Chrominance (signed 12 bits 1:3:8)" mask="0xFFF"/>
          <bitfield name="CBOFST" caption="Blue Chrominance Offset (signed 11 bits 1:10:0)" mask="0x7FF0000"/>
        </register>
        <register name="ISC_CSC_CRR_CRG" offset="0x4C8" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion CRR CRG Register">
          <bitfield name="CRRGAIN" caption="Red Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0xFFF"/>
          <bitfield name="CRGGAIN" caption="Green Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CSC_CRB_OCR" offset="0x4CC" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion CRB OCR Register">
          <bitfield name="CRBGAIN" caption="Blue Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0xFFF"/>
          <bitfield name="CROFST" caption="Red Chrominance Offset (signed 11 bits 1:10:0)" mask="0x7FF0000"/>
        </register>
        <register name="ISC_CBHS_CTRL" offset="0x4D0" rw="RW" size="4" initval="0x00000000" caption="CBHS Control Register">
          <bitfield name="ENABLE" caption="Contrast, Brightness, Hue and Saturation Control Enable" mask="0x1" values="ISC_CBHS_CTRL__ENABLE"/>
        </register>
        <register name="ISC_CBHS_CFG" offset="0x4D4" rw="RW" size="4" initval="0x00000000" caption="CBHS Configuration Register">
          <bitfield name="CCIR" caption="CCIR656 Stream Enable" mask="0x1" values="ISC_CBHS_CFG__CCIR"/>
          <bitfield name="CCIRMODE" caption="CCIR656 Byte Ordering" mask="0x6" values="ISC_CBHS_CFG__CCIRMODE"/>
        </register>
        <register name="ISC_CBHS_BRIGHT" offset="0x4D8" rw="RW" size="4" initval="0x00000000" caption="CBHS Brightness Register">
          <bitfield name="BRIGHT" caption="Image Brightness Control (signed 11 bits 1:10:0)" mask="0x7FF"/>
        </register>
        <register name="ISC_CBHS_CONT" offset="0x4DC" rw="RW" size="4" initval="0x00000000" caption="CBHS Contrast Register">
          <bitfield name="CONTRAST" caption="Image Contrast (unsigned 12 bits 0:4:8)" mask="0xFFF"/>
        </register>
        <register name="ISC_CBHS_HUE" offset="0x4E0" rw="RW" size="4" initval="0x00000000" caption="CBHS Hue Register">
          <bitfield name="HUE" caption="Image Hue value (unsigned 9 bits 0:9:0)" mask="0x1FF"/>
        </register>
        <register name="ISC_CBHS_SAT" offset="0x4E4" rw="RW" size="4" initval="0x00000000" caption="CBHS Saturation Register">
          <bitfield name="SATURATION" caption="Image Saturation Value (unsigned 12 bits 0:8:4)" mask="0xFFF"/>
        </register>
        <register name="ISC_SUB422_CTRL" offset="0x4E8" rw="RW" size="4" initval="0x00000000" caption="Subsampling 4:4:4 to 4:2:2 Control Register">
          <bitfield name="ENABLE" caption="4:4:4 to 4:2:2 Chrominance Horizontal Subsampling Filter Enable" mask="0x1" values="ISC_SUB422_CTRL__ENABLE"/>
        </register>
        <register name="ISC_SUB422_CFG" offset="0x4EC" rw="RW" size="4" initval="0x00000000" caption="Subsampling 4:4:4 to 4:2:2 Configuration Register">
          <bitfield name="CCIR" caption="CCIR656 Input Stream" mask="0x1" values="ISC_SUB422_CFG__CCIR"/>
          <bitfield name="CCIRMODE" caption="CCIR656 Byte Ordering" mask="0x6" values="ISC_SUB422_CFG__CCIRMODE"/>
          <bitfield name="FILTER" caption="Low Pass Filter Selection" mask="0x30" values="ISC_SUB422_CFG__FILTER"/>
        </register>
        <register name="ISC_SUB420_CTRL" offset="0x4F0" rw="RW" size="4" initval="0x00000000" caption="Subsampling 4:2:2 to 4:2:0 Control Register">
          <bitfield name="ENABLE" caption="4:2:2 to 4:2:0 Vertical Subsampling Filter Enable (Center Aligned)" mask="0x1" values="ISC_SUB420_CTRL__ENABLE"/>
          <bitfield name="FILTER" caption="Interlaced or Progressive Chrominance Filter" mask="0x10" values="ISC_SUB420_CTRL__FILTER"/>
          <bitfield name="MIPI420" caption="MIPI YUV 420 8-bpp or 10-bpp Even Odd Splitter" mask="0x20" values="ISC_SUB420_CTRL__MIPI420"/>
        </register>
        <register name="ISC_RLP_CFG" offset="0x4F4" rw="RW" size="4" initval="0x00000000" caption="Rounding, Limiting and Packing Configuration Register">
          <bitfield name="MODE" caption="Rounding, Limiting and Packing Mode" mask="0xF" values="ISC_RLP_CFG__MODE"/>
          <bitfield name="REP" caption="Pixel Expansion with Replication Logic" mask="0x10" values="ISC_RLP_CFG__REP"/>
          <bitfield name="LSH" caption="Logical Left Shift for Pixel to 16-bit Container Mapping" mask="0x20" values="ISC_RLP_CFG__LSH"/>
          <bitfield name="YMODE" caption="YCbCr  Memory Mapping Configuration Mode" mask="0xC0" values="ISC_RLP_CFG__YMODE"/>
          <bitfield name="ALPHA" caption="Alpha Value for Alpha-enabled RGB Mode" mask="0xFF00"/>
        </register>
        <register name="ISC_HIS_CTRL" offset="0x4F8" rw="RW" size="4" initval="0x00000000" caption="Histogram Control Register">
          <bitfield name="ENABLE" caption="Histogram Sub Module Enable" mask="0x1" values="ISC_HIS_CTRL__ENABLE"/>
        </register>
        <register name="ISC_HIS_CFG" offset="0x4FC" rw="RW" size="4" initval="0x00000000" caption="Histogram Configuration Register">
          <bitfield name="MODE" caption="Histogram Operating Mode" mask="0x7" values="ISC_HIS_CFG__MODE"/>
          <bitfield name="BAYSEL" caption="Bayer Color Component Selection" mask="0x30" values="ISC_HIS_CFG__BAYSEL"/>
          <bitfield name="RAR" caption="Histogram Reset After Read" mask="0x100" values="ISC_HIS_CFG__RAR"/>
        </register>
        <register name="ISC_DCFG" offset="0x51C" rw="RW" size="4" initval="0x00000000" caption="DMA Configuration Register">
          <bitfield name="IMODE" caption="DMA Input Mode Selection" mask="0x7" values="ISC_DCFG__IMODE"/>
          <bitfield name="YMBSIZE" caption="DMA Memory Burst Size Y channel" mask="0x70" values="ISC_DCFG__YMBSIZE"/>
          <bitfield name="CMBSIZE" caption="DMA Memory Burst Size C channel" mask="0x700" values="ISC_DCFG__CMBSIZE"/>
          <bitfield name="ARQOS" caption="Read QoS Value" mask="0xF0000"/>
          <bitfield name="AWQOS" caption="Write QoS Value" mask="0xF00000"/>
        </register>
        <register name="ISC_DCTRL" offset="0x520" rw="RW" size="4" initval="0x00000000" caption="DMA Control Register">
          <bitfield name="DE" caption="Descriptor Enable" mask="0x1" values="ISC_DCTRL__DE"/>
          <bitfield name="DVIEW" caption="Descriptor View" mask="0x6" values="ISC_DCTRL__DVIEW"/>
          <bitfield name="IE" caption="Interrupt Enable" mask="0x10" values="ISC_DCTRL__IE"/>
          <bitfield name="WB" caption="Write Back Operation Enable" mask="0x20" values="ISC_DCTRL__WB"/>
          <bitfield name="FIELD" caption="Value of Captured Frame Field Signal" mask="0x40" values="ISC_DCTRL__FIELD"/>
          <bitfield name="DONE" caption="Descriptor Processing Status" mask="0x80" values="ISC_DCTRL__DONE"/>
        </register>
        <register name="ISC_DNDA" offset="0x524" rw="RW" size="4" initval="0x00000000" caption="DMA Descriptor Address Register">
          <bitfield name="NDA" caption="Next Descriptor Address Register" mask="0xFFFFFFFC"/>
        </register>
        <register name="ISC_DAD0" offset="0x528" rw="RW" size="4" initval="0x00000000" caption="DMA Address 0 Register">
          <bitfield name="AD0" caption="Channel 0 Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DST0" offset="0x52C" rw="RW" size="4" initval="0x00000000" caption="DMA Stride 0 Register">
          <bitfield name="ST0" caption="Channel 0 Stride" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DAD1" offset="0x530" rw="RW" size="4" initval="0x00000000" caption="DMA Address 1 Register">
          <bitfield name="AD1" caption="Channel 1 Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DST1" offset="0x534" rw="RW" size="4" initval="0x00000000" caption="DMA Stride 1 Register">
          <bitfield name="ST1" caption="Channel 1 Stride" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DAD2" offset="0x538" rw="RW" size="4" initval="0x00000000" caption="DMA Address 2 Register">
          <bitfield name="AD2" caption="Channel 2 Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DST2" offset="0x53C" rw="RW" size="4" initval="0x00000000" caption="DMA Stride 2 Register">
          <bitfield name="ST2" caption="Channel 2 Stride" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_WPMR" offset="0x540" rw="RW" size="4" initval="0x00000000" caption="Write protection Mode Register">
          <bitfield name="WPCFGEN" caption="Write Protection Configuration Registers Enable" mask="0x1" values="ISC_WPMR__WPCFGEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Registers Enable" mask="0x2" values="ISC_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Registers Enable" mask="0x4" values="ISC_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key Password" mask="0xFFFFFF00" values="ISC_WPMR__WPKEY"/>
        </register>
        <register name="ISC_WPSR" offset="0x544" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
        <register name="ISC_HIS_ENTRY" offset="0x55C" rw="R" size="4" count="512" initval="0x00000000" caption="Histogram Entry x">
          <bitfield name="COUNT" caption="Entry Counter" mask="0xFFFFF"/>
        </register>
      </register-group>
      <value-group name="ISC_CTRLSR__CAPTURE">
        <value name="0" caption="Capture mode is disabled." value="0"/>
        <value name="1" caption="Capture is pending." value="1"/>
      </value-group>
      <value-group name="ISC_CTRLSR__UPPRO">
        <value name="0" caption="There is no profile update pending request." value="0"/>
        <value name="1" caption="Indicates that the profile update request is still pending." value="1"/>
      </value-group>
      <value-group name="ISC_CTRLSR__HISREQ">
        <value name="0" caption="There is no histogram pending request." value="0"/>
        <value name="1" caption="Indicates that the histogram request is still pending." value="1"/>
      </value-group>
      <value-group name="ISC_CTRLSR__FIELD">
        <value name="0" caption="The current field/segment is a top field" value="0"/>
        <value name="1" caption="The current field/segment is a bottom field." value="1"/>
      </value-group>
      <value-group name="ISC_CTRLSR__SIP">
        <value name="0" caption="The double domain synchronization is terminated." value="0"/>
        <value name="1" caption="The double domain synchronization is in progress." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__HPOL">
        <value name="0" caption="HSYNC signal is active high, i.e. valid pixels are sampled when HSYNC is asserted." value="0"/>
        <value name="1" caption="HSYNC signal is active low, i.e. valid pixels are sampled when HSYNC is deasserted." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__VPOL">
        <value name="0" caption="VSYNC signal is active high, i.e. valid pixels are sampled when VSYNC is asserted." value="0"/>
        <value name="1" caption="VSYNC signal is active low, i.e. valid pixels are sampled when VSYNC is deasserted." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__PPOL">
        <value name="0" caption="The pixel stream is sampled on the rising edge of the pixel clock." value="0"/>
        <value name="1" caption="The pixel stream is sampled on the falling edge of the pixel clock." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__FPOL">
        <value name="0" caption="Top field is sampled when F value is 0; Bottom field is sampled when F value is 1." value="0"/>
        <value name="1" caption="Top field is sampled when F value is 1; Bottom field is sampled when F value is 0." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__MODE">
        <value name="PROGRESSIVE" caption="Video source is progressive." value="0"/>
        <value name="DF_TOP" caption="Video source is interlaced, two fields are captured starting with top field." value="1"/>
        <value name="DF_BOTTOM" caption="Video source is interlaced, two fields are captured starting with bottom field." value="2"/>
        <value name="DF_IMMEDIATE" caption="Video source is interlaced, two fields are captured immediately." value="3"/>
        <value name="SF_TOP" caption="Video source is interlaced, one field is captured starting with the top field." value="4"/>
        <value name="SF_BOTTOM" caption="Video source is interlaced, one field is captured starting with the bottom field." value="5"/>
        <value name="SF_IMMEDIATE" caption="Video source is interlaced, one field is captured starting immediately." value="6"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CONT">
        <value name="0" caption="Single Shot mode." value="0"/>
        <value name="1" caption="Video mode." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__GATED">
        <value name="0" caption="The external pixel clock is free running." value="0"/>
        <value name="1" caption="The external pixel clock is gated." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CCIR656">
        <value name="0" caption="HSYNC and VSYNC signals are used to synchronize the input stream." value="0"/>
        <value name="1" caption="Embedded synchronization is used." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CCIR_CRC">
        <value name="0" caption="Embedded CRC is discarded." value="0"/>
        <value name="1" caption="Embedded CRC is decoded." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CCIR10_8N">
        <value name="0" caption="8-bit mode." value="0"/>
        <value name="1" caption="10-bit mode." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__COLEN">
        <value name="0" caption="Column Cropping is disabled." value="0"/>
        <value name="1" caption="Column Cropping is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__ROWEN">
        <value name="0" caption="Row Cropping is disabled." value="0"/>
        <value name="1" caption="Row Cropping is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__MIPI">
        <value name="0" caption="Input Data are coming from the physical Parallel interface." value="0"/>
        <value name="1" caption="Input Data are coming from the physical MIPI interface." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CCIR_REP">
        <value name="0" caption="Unused bits are stuck at 0." value="0"/>
        <value name="1" caption="Unused bits are copied from MSB." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__BPS">
        <value name="TWELVE" caption="12-bit input" value="0"/>
        <value name="ELEVEN" caption="11-bit input" value="1"/>
        <value name="TEN" caption="10-bit input" value="2"/>
        <value name="NINE" caption="9-bit input" value="3"/>
        <value name="EIGHT" caption="8-bit input" value="4"/>
        <value name="FORTY" caption="40-bit input (used for MIPI formats up to forty bits per pixel)" value="5"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__REP">
        <value name="0" caption="Unused bits are stuck at 0." value="0"/>
        <value name="1" caption="Unused bits are copied from MSB." value="1"/>
      </value-group>
      <value-group name="ISC_CLKEN__ICEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the ISP clock." value="1"/>
      </value-group>
      <value-group name="ISC_CLKEN__MCEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the camera sensor clock." value="1"/>
      </value-group>
      <value-group name="ISC_CLKSR__ICSR">
        <value name="0" caption="The ISP clock is disabled." value="0"/>
        <value name="1" caption="The ISP clock is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CLKSR__MCSR">
        <value name="0" caption="The camera sensor clock is disabled." value="0"/>
        <value name="1" caption="The camera sensor clock is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CLKSR__SIP">
        <value name="0" caption="The double domain synchronization operation is over." value="0"/>
        <value name="1" caption="The double domain synchronization operation is in progress." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__VD">
        <value name="0" caption="No vertical synchronization detection since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A vertical synchronization has been detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__HD">
        <value name="0" caption="No horizontal synchronization detection since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A horizontal synchronization has been detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__SWRST">
        <value name="0" caption="No software reset completion since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The software reset has completed." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__DIS">
        <value name="0" caption="The disable has not occurred since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The disable has completed." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__DDONE">
        <value name="0" caption="No DMA Transfer Done interrupt has occurred since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The DMA Transfer Done interrupt has occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__LDONE">
        <value name="0" caption="No DMA List Done interrupt has occurred since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The DMA List Done interrupt has occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__HISDONE">
        <value name="0" caption="No Histogram Completed interrupt has been raised since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The Histogram Completed interrupt has occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__HISCLR">
        <value name="0" caption="No Histogram Clear interrupt has been raised since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The Histogram Clear interrupt has occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__WERR">
        <value name="0" caption="No write channel error since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A write channel error occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__WERRID">
        <value name="CH0" caption="An error occurred for Channel 0 (RAW/RGB/Y)" value="0"/>
        <value name="CH1" caption="An error occurred for Channel 1 (CbCr/Cb)" value="1"/>
        <value name="CH2" caption="An error occurred for Channel 2 (Cr)" value="2"/>
        <value name="WB" caption="Write back channel error" value="3"/>
      </value-group>
      <value-group name="ISC_INTSR__RERR">
        <value name="0" caption="No read channel error since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A read channel error occurred when the ISC read the descriptor." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__VFPOV">
        <value name="0" caption="No vertical front porch error occurred since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The vertical synchronization has been detected but the DMA channel is still busy." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__DAOV">
        <value name="0" caption="No data overflow error occurred since the last reset of the Interrupt Status register." value="0"/>
        <value name="1" caption="A data overflow occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__VDTO">
        <value name="0" caption="A vertical synchronization is detected since the last reset of the Interrupt Status register." value="0"/>
        <value name="1" caption="No vertical synchronization is detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__HDTO">
        <value name="0" caption="Horizontal synchronization is detected since the last reset of the Interrupt Status register." value="0"/>
        <value name="1" caption="No horizontal synchronization is detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__CCIRERR">
        <value name="0" caption="No CCIR CRC error detected since the last read of the Interrupt Status register" value="0"/>
        <value name="1" caption="A CCIR CRC error has been detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__GFOV">
        <value name="0" caption="No FIFO overflow detected since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A FIFO overflow has been detected." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CTRL__DPCEN">
        <value name="0" caption="Defective pixel correction is disabled." value="0"/>
        <value name="1" caption="Defective pixel correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CTRL__GDCEN">
        <value name="0" caption="Green disparity correction is disabled." value="0"/>
        <value name="1" caption="Green disparity correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CTRL__BLCEN">
        <value name="0" caption="Black level correction is disabled." value="0"/>
        <value name="1" caption="Black level correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__BAYCFG">
        <value name="GRGR" caption="Starting row configuration is G R G R (red row)" value="0"/>
        <value name="RGRG" caption="Starting row configuration is R G R G (red row)" value="1"/>
        <value name="GBGB" caption="Starting row configuration is G B G B (blue row)" value="2"/>
        <value name="BGBG" caption="Starting row configuration is B G B G (blue row)" value="3"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__EITPOL">
        <value name="0" caption="No edge interpolation is performed." value="0"/>
        <value name="1" caption="Edge interpolation is performed." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__TM_ENABLE">
        <value name="0" caption="Median detector is disabled." value="0"/>
        <value name="1" caption="Median detector is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__TC_ENABLE">
        <value name="0" caption="Closest Pixels detector is disabled." value="0"/>
        <value name="1" caption="Closest Pixels detector is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__TA_ENABLE">
        <value name="0" caption="Average detector is disabled." value="0"/>
        <value name="1" caption="Average detector is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__ND_MODE">
        <value name="0" caption="At least one detector flag is necessary to trigger the correction." value="0"/>
        <value name="1" caption="All detector flags are required to trigger the correction." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__RE_MODE">
        <value name="0" caption="Median pixel is used." value="0"/>
        <value name="1" caption="Average pixel is used." value="1"/>
      </value-group>
      <value-group name="ISC_WB_CTRL__ENABLE">
        <value name="0" caption="The white balance is disabled." value="0"/>
        <value name="1" caption="The white balance is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_WB_CFG__BAYCFG">
        <value name="GRGR" caption="Starting Row configuration is G R G R (Red Row)" value="0"/>
        <value name="RGRG" caption="Starting Row configuration is R G R G (Red Row)" value="1"/>
        <value name="GBGB" caption="Starting Row configuration is G B G B (Blue Row)" value="2"/>
        <value name="BGBG" caption="Starting Row configuration is B G B G (Blue Row)" value="3"/>
      </value-group>
      <value-group name="ISC_CFA_CTRL__ENABLE">
        <value name="0" caption="Color Filter Array Interpolation is disabled." value="0"/>
        <value name="1" caption="Color Filter Array Interpolation is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CFA_CFG__BAYCFG">
        <value name="GRGR" caption="Starting row configuration is G R G R (red row)" value="0"/>
        <value name="RGRG" caption="Starting row configuration is R G R G (red row" value="1"/>
        <value name="GBGB" caption="Starting row configuration is G B G B (blue row)" value="2"/>
        <value name="BGBG" caption="Starting row configuration is B G B G (blue row)" value="3"/>
      </value-group>
      <value-group name="ISC_CFA_CFG__EITPOL">
        <value name="0" caption="Edges are not interpolated." value="0"/>
        <value name="1" caption="Edge interpolation is performed." value="1"/>
      </value-group>
      <value-group name="ISC_CFA_CFG__EAL">
        <value name="GLINEAR" caption="Green plane is linearly interpolated." value="0"/>
        <value name="GMEAN" caption="Green plane is the mean value between the linearly interpolated plane and adaptive method plane." value="1"/>
        <value name="GADAPTIVE" caption="Green plane is interpolated with edge adaptive method." value="2"/>
      </value-group>
      <value-group name="ISC_CC_CTRL__ENABLE">
        <value name="0" caption="Color correction is disabled." value="0"/>
        <value name="1" caption="Color correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__ENABLE">
        <value name="0" caption="Gamma correction is disabled." value="0"/>
        <value name="1" caption="Gamma correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__BENABLE">
        <value name="0" caption="12-bit to 10-bit compression is performed skipping two bits." value="0"/>
        <value name="1" caption="Piecewise interpolation is used to perform 112-bit to 10-bit compression for the blue channel." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__GENABLE">
        <value name="0" caption="12-bit to 10-bit compression is performed skipping two bits." value="0"/>
        <value name="1" caption="Piecewise interpolation is used to perform 12-bit to 10-bit compression for the green channel." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__RENABLE">
        <value name="0" caption="12-bit to 10-bit compression is performed skipping two bits." value="0"/>
        <value name="1" caption="Piecewise interpolation is used to perform 12-bit to 10-bit compression for the red channel." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__BIPART">
        <value name="0" caption="Bipartite table is disabled. There are 64 points of interpolation from 0 to 4095." value="0"/>
        <value name="1" caption="Bipartite table is enabled. There are 32 points of interpolation (spacing is 8) from 0 to 255, then there are 30 points of interpolation from 256 to 4095." value="1"/>
      </value-group>
      <value-group name="ISC_VHXS_CTRL__VXSEN">
        <value name="0" caption="Vertical scaler is disabled." value="0"/>
        <value name="1" caption="Vertical scaler is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_VHXS_CTRL__HXSEN">
        <value name="0" caption="Horizontal scaler is disabled." value="0"/>
        <value name="1" caption="Horizontal scaler is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_VXS_CFG__TAP2">
        <value name="0" caption="Bicubic interpolation is used." value="0"/>
        <value name="1" caption="Bilinear interpolation is used." value="1"/>
      </value-group>
      <value-group name="ISC_HXS_CFG__TAP2">
        <value name="0" caption="Bicubic interpolation is used." value="0"/>
        <value name="1" caption="Bilinear interpolation is used." value="1"/>
      </value-group>
      <value-group name="ISC_CSC_CTRL__ENABLE">
        <value name="0" caption="Color space conversion is disabled." value="0"/>
        <value name="1" caption="Color space conversion is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CBHS_CTRL__ENABLE">
        <value name="0" caption="CBHS control is disabled." value="0"/>
        <value name="1" caption="CBHS control is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CBHS_CFG__CCIR">
        <value name="0" caption="Raw mode." value="0"/>
        <value name="1" caption="CCIR656 stream." value="1"/>
      </value-group>
      <value-group name="ISC_CBHS_CFG__CCIRMODE">
        <value name="CBY" caption="Byte ordering Cb0, Y0, Cr0, Y1" value="0"/>
        <value name="CRY" caption="Byte ordering Cr0, Y0, Cb0, Y1" value="1"/>
        <value name="YCB" caption="Byte ordering Y0, Cb0, Y1, Cr0" value="2"/>
        <value name="YCR" caption="Byte ordering Y0, Cr0, Y1, Cb0" value="3"/>
      </value-group>
      <value-group name="ISC_SUB422_CTRL__ENABLE">
        <value name="0" caption="Subsampler is disabled." value="0"/>
        <value name="1" caption="Subsampler is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_SUB422_CFG__CCIR">
        <value name="0" caption="Raw mode." value="0"/>
        <value name="1" caption="CCIR mode." value="1"/>
      </value-group>
      <value-group name="ISC_SUB422_CFG__CCIRMODE">
        <value name="CBY" caption="Byte ordering Cb0, Y0, Cr0, Y1" value="0"/>
        <value name="CRY" caption="Byte ordering Cr0, Y0, Cb0, Y1" value="1"/>
        <value name="YCB" caption="Byte ordering Y0, Cb0, Y1, Cr0" value="2"/>
        <value name="YCR" caption="Byte ordering Y0, Cr0, Y1, Cb0" value="3"/>
      </value-group>
      <value-group name="ISC_SUB422_CFG__FILTER">
        <value name="FILT0CO" caption="Cosited, {1}" value="0"/>
        <value name="FILT1CE" caption="Centered {1, 1}" value="1"/>
        <value name="FILT2CO" caption="Cosited {1,2,1}" value="2"/>
        <value name="FILT3CE" caption="Centered {1, 3, 3, 1}" value="3"/>
      </value-group>
      <value-group name="ISC_SUB420_CTRL__ENABLE">
        <value name="0" caption="Subsampler disabled." value="0"/>
        <value name="1" caption="Subsampler enabled." value="1"/>
      </value-group>
      <value-group name="ISC_SUB420_CTRL__FILTER">
        <value name="0" caption="Progressive filter {0.5, 0.5}." value="0"/>
        <value name="1" caption="Field-dependent filter, top field filter is {0.75, 0.25}, bottom field filter is {0.25, 0.75}." value="1"/>
      </value-group>
      <value-group name="ISC_SUB420_CTRL__MIPI420">
        <value name="0" caption="Normal mode." value="0"/>
        <value name="1" caption="When the MIPI interface is selected and the source format is YUV 420 RMS (recommended memory storage), the sub420 submodule routes data lanes depending on the parity of the line received (odd or even)." value="1"/>
      </value-group>
      <value-group name="ISC_RLP_CFG__MODE">
        <value name="DAT8" caption="8-bit data" value="0"/>
        <value name="DAT9" caption="9-bit data" value="1"/>
        <value name="DAT10" caption="10-bit data" value="2"/>
        <value name="DAT11" caption="11-bit data" value="3"/>
        <value name="DAT12" caption="12-bit data" value="4"/>
        <value name="DATY8" caption="8-bit luminance only" value="5"/>
        <value name="DATY10" caption="10-bit luminance only" value="6"/>
        <value name="ARGB444" caption="12-bit RGB+4-bit Alpha (MSB)" value="7"/>
        <value name="ARGB555" caption="15-bit RGB+1-bit Alpha (MSB)" value="8"/>
        <value name="RGB565" caption="16-bit RGB" value="9"/>
        <value name="ARGB32" caption="24-bits RGB mode+8-bit Alpha" value="10"/>
        <value name="YYCC" caption="YCbCr mode (full range, [0-255])" value="11"/>
        <value name="YYCC_LIMITED" caption="YCbCr mode (limited range)" value="12"/>
        <value name="YCYC" caption="Y(n+1)CbY(n)Cr 422 interleaved full range per component 8-bit [0-255]" value="13"/>
        <value name="YCYC_LIMITED" caption="Y(n+1)CbY(n)Cr 422 interleaved limited range per component 8-bit" value="14"/>
        <value name="BYPASS" caption="32-bit input is sampled and written to the rlp output port. Select this mode for MIPI RMS mode." value="15"/>
      </value-group>
      <value-group name="ISC_RLP_CFG__REP">
        <value name="0" caption="Replication is disabled." value="0"/>
        <value name="1" caption="Replication is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_RLP_CFG__LSH">
        <value name="0" caption="Logical left shift is disabled." value="0"/>
        <value name="1" caption="Pixel value is left-justified in a 16-bit container." value="1"/>
      </value-group>
      <value-group name="ISC_RLP_CFG__YMODE">
        <value name="RLP_YCBYCR" caption="Byte 0 is Cr, Byte 1 is Y(n), Byte 2 is Cb, Byte 3 is Y(n+1)" value="0"/>
        <value name="RLP_YCRYCB" caption="Byte 0 is Cb, Byte 1 is Y(n), Byte 2 is Cb, Byte 3 is Y(n+1)" value="1"/>
        <value name="RLP_CBYCRY" caption="Byte 0 is Y(n), Byte 1 is Cr, Byte 2 is Y(n+1), Byte 3 is Cb" value="2"/>
        <value name="RLP_CRYCBY" caption="Byte 0 is Y (n), Byte 1 is Cb, Byte 2 is Y(n+1), Byte 3 is Cr" value="3"/>
      </value-group>
      <value-group name="ISC_HIS_CTRL__ENABLE">
        <value name="0" caption="Histogram disabled." value="0"/>
        <value name="1" caption="Histogram enabled." value="1"/>
      </value-group>
      <value-group name="ISC_HIS_CFG__MODE">
        <value name="GR" caption="Gr sampling" value="0"/>
        <value name="R" caption="R sampling" value="1"/>
        <value name="GB" caption="Gb sampling" value="2"/>
        <value name="B" caption="B sampling" value="3"/>
        <value name="Y" caption="Luminance-only mode" value="4"/>
        <value name="RAW" caption="Raw sampling" value="5"/>
        <value name="YCCIR656" caption="Luminance only with CCIR656 10-bit or 8-bit mode" value="6"/>
      </value-group>
      <value-group name="ISC_HIS_CFG__BAYSEL">
        <value name="GRGR" caption="Starting row configuration is G R G R (red row)" value="0"/>
        <value name="RGRG" caption="Starting row configuration is R G R G (red row)" value="1"/>
        <value name="GBGB" caption="Starting row configuration is G B G B (blue row" value="2"/>
        <value name="BGBG" caption="Starting row configuration is B G B G (blue row)" value="3"/>
      </value-group>
      <value-group name="ISC_HIS_CFG__RAR">
        <value name="0" caption="Reset after read mode is disabled." value="0"/>
        <value name="1" caption="Reset after read mode is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DCFG__IMODE">
        <value name="PACKED8" caption="8 bits, single channel packed" value="0"/>
        <value name="PACKED16" caption="16 bits, single channel packed" value="1"/>
        <value name="PACKED32" caption="32 bits, single channel packed" value="2"/>
        <value name="YC422SP" caption="32 bits, dual channel" value="3"/>
        <value name="YC422P" caption="32 bits, triple channel" value="4"/>
        <value name="YC420SP" caption="32 bits, dual channel" value="5"/>
        <value name="YC420P" caption="32 bits, triple channel" value="6"/>
      </value-group>
      <value-group name="ISC_DCFG__YMBSIZE">
        <value name="SINGLE" caption="DMA single access" value="0"/>
        <value name="BEATS4" caption="4-beat burst access" value="1"/>
        <value name="BEATS8" caption="8-beat burst access" value="2"/>
        <value name="BEATS16" caption="16-beat burst access" value="3"/>
        <value name="BEATS32" caption="32-beat burst access" value="4"/>
      </value-group>
      <value-group name="ISC_DCFG__CMBSIZE">
        <value name="SINGLE" caption="DMA single access" value="0"/>
        <value name="BEATS4" caption="4-beat burst access" value="1"/>
        <value name="BEATS8" caption="8-beat burst access" value="2"/>
        <value name="BEATS16" caption="16-beat burst access" value="3"/>
        <value name="BEATS32" caption="32-beat burst access" value="4"/>
      </value-group>
      <value-group name="ISC_DCTRL__DE">
        <value name="0" caption="Descriptor disabled." value="0"/>
        <value name="1" caption="Descriptor enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DCTRL__DVIEW">
        <value name="PACKED" caption="Address {0} Stride {0} are updated" value="0"/>
        <value name="SEMIPLANAR" caption="Address {0,1} Stride {0,1} are updated" value="1"/>
        <value name="PLANAR" caption="Address {0,1,2} Stride {0,1,2} are updated" value="2"/>
      </value-group>
      <value-group name="ISC_DCTRL__IE">
        <value name="0" caption="DMA Done interrupt is generated." value="0"/>
        <value name="1" caption="DMA Done interrupt is not set." value="1"/>
      </value-group>
      <value-group name="ISC_DCTRL__WB">
        <value name="0" caption="Write Back operation is skipped." value="0"/>
        <value name="1" caption="Write Back operation is performed." value="1"/>
      </value-group>
      <value-group name="ISC_DCTRL__FIELD">
        <value name="0" caption="Field value is 0." value="0"/>
        <value name="1" caption="Field value is 1." value="1"/>
      </value-group>
      <value-group name="ISC_DCTRL__DONE">
        <value name="0" caption="Descriptor not processed yet." value="0"/>
        <value name="1" caption="Descriptor processed." value="1"/>
      </value-group>
      <value-group name="ISC_WPMR__WPCFGEN">
        <value name="0" caption="Disables the write protection of configuration registers if WPKEY corresponds to 0x584953 (&quot;XIS&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of configuration registers if WPKEY corresponds to 0x584953 (&quot;XIS&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ISC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection of interrupt enable/disable registers if WPKEY corresponds to 0x584953 (&quot;XIS&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of interrupt enable/disable registers if WPKEY corresponds to 0x584953 (&quot;XIS&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ISC_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection of control registers if WPKEY corresponds to 0x584953 (&quot;XIS&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of control enable/disable registers if WPKEY corresponds to 0x584953 (&quot;XIS&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ISC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPCFGEN,WPITEN,WPCREN bits.  Always reads as 0." value="0x584953"/>
      </value-group>
    </module>
    <module name="MATRIX" id="44156" version="550" caption="AHB Bus Matrix">
      <register-group name="MATRIX_PR" size="0x8">
        <register name="MATRIX_PRAS" offset="0x0" rw="RW" size="4" initval="0x00007722" caption="Priority Register A for Slave x">
          <bitfield name="M0PR" caption="Master 0 Priority" mask="0x3"/>
          <bitfield name="LQOSEN0" caption="Latency Quality of Service Enable for Master 0" mask="0x4" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M1PR" caption="Master 1 Priority" mask="0x30"/>
          <bitfield name="LQOSEN1" caption="Latency Quality of Service Enable for Master 1" mask="0x40" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M2PR" caption="Master 2 Priority" mask="0x300"/>
          <bitfield name="LQOSEN2" caption="Latency Quality of Service Enable for Master 2" mask="0x400" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M3PR" caption="Master 3 Priority" mask="0x3000"/>
          <bitfield name="LQOSEN3" caption="Latency Quality of Service Enable for Master 3" mask="0x4000" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M4PR" caption="Master 4 Priority" mask="0x30000"/>
          <bitfield name="LQOSEN4" caption="Latency Quality of Service Enable for Master 4" mask="0x40000" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M5PR" caption="Master 5 Priority" mask="0x300000"/>
          <bitfield name="LQOSEN5" caption="Latency Quality of Service Enable for Master 5" mask="0x400000" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M6PR" caption="Master 6 Priority" mask="0x3000000"/>
          <bitfield name="LQOSEN6" caption="Latency Quality of Service Enable for Master 6" mask="0x4000000" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M7PR" caption="Master 7 Priority" mask="0x30000000"/>
          <bitfield name="LQOSEN7" caption="Latency Quality of Service Enable for Master 7" mask="0x40000000" values="MATRIX_PRAS__LQOSEN"/>
        </register>
        <register name="MATRIX_PRBS" offset="0x4" rw="RW" size="4" initval="0x07000000" caption="Priority Register B for Slave x">
          <bitfield name="M8PR" caption="Master 8 Priority" mask="0x3"/>
          <bitfield name="LQOSEN8" caption="Latency Quality of Service Enable for Master 8" mask="0x4" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M9PR" caption="Master 9 Priority" mask="0x30"/>
          <bitfield name="LQOSEN9" caption="Latency Quality of Service Enable for Master 9" mask="0x40" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M10PR" caption="Master 10 Priority" mask="0x300"/>
          <bitfield name="LQOSEN10" caption="Latency Quality of Service Enable for Master 10" mask="0x400" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M11PR" caption="Master 11 Priority" mask="0x3000"/>
          <bitfield name="LQOSEN11" caption="Latency Quality of Service Enable for Master 11" mask="0x4000" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M12PR" caption="Master 12 Priority" mask="0x30000"/>
          <bitfield name="LQOSEN12" caption="Latency Quality of Service Enable for Master 12" mask="0x40000" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M13PR" caption="Master 13 Priority" mask="0x300000"/>
          <bitfield name="LQOSEN13" caption="Latency Quality of Service Enable for Master 13" mask="0x400000" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M14PR" caption="Master 14 Priority" mask="0x3000000"/>
          <bitfield name="LQOSEN14" caption="Latency Quality of Service Enable for Master 14" mask="0x4000000" values="MATRIX_PRBS__LQOSEN"/>
        </register>
      </register-group>
      <register-group name="MATRIX" caption="AHB Bus Matrix">
        <register name="MATRIX_MCFG" offset="0x0" rw="RW" size="4" count="15" initval="0x00000004" caption="Master Configuration Register x">
          <bitfield name="ULBT" caption="Undefined Length Burst Type" mask="0x7" values="MATRIX_MCFG__ULBT"/>
        </register>
        <register name="MATRIX_SCFG" offset="0x40" rw="RW" size="4" count="13" initval="0x000001FF" caption="Slave Configuration Register x">
          <bitfield name="SLOT_CYCLE" caption="Maximum Bus Grant Duration for Masters" mask="0x1FF"/>
          <bitfield name="DEFMSTR_TYPE" caption="Default Master Type" mask="0x30000" values="MATRIX_SCFG__DEFMSTR_TYPE"/>
          <bitfield name="FIXED_DEFMSTR" caption="Fixed Default Master" mask="0x3C0000"/>
        </register>
        <register-group name="MATRIX_PR" name-in-module="MATRIX_PR" offset="0x0080" size="0x8" count="13"/>
        <register name="MATRIX_MRCR" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Master Remap Control Register">
          <bitfield name="RCB0" caption="Remap Command Bit for Master 0" mask="0x1" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB1" caption="Remap Command Bit for Master 1" mask="0x2" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB2" caption="Remap Command Bit for Master 2" mask="0x4" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB3" caption="Remap Command Bit for Master 3" mask="0x8" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB4" caption="Remap Command Bit for Master 4" mask="0x10" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB5" caption="Remap Command Bit for Master 5" mask="0x20" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB6" caption="Remap Command Bit for Master 6" mask="0x40" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB7" caption="Remap Command Bit for Master 7" mask="0x80" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB8" caption="Remap Command Bit for Master 8" mask="0x100" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB9" caption="Remap Command Bit for Master 9" mask="0x200" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB10" caption="Remap Command Bit for Master 10" mask="0x400" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB11" caption="Remap Command Bit for Master 11" mask="0x800" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB12" caption="Remap Command Bit for Master 12" mask="0x1000" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB13" caption="Remap Command Bit for Master 13" mask="0x2000" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB14" caption="Remap Command Bit for Master 14" mask="0x4000" values="MATRIX_MRCR__RCB"/>
        </register>
        <register name="MATRIX_MEIER" offset="0x150" rw="W" size="4" atomic-op="set:MATRIX_MEIMR" caption="Master Error Interrupt Enable Register">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000" values="MATRIX_MEIER__MERR"/>
        </register>
        <register name="MATRIX_MEIDR" offset="0x154" rw="W" size="4" atomic-op="clear:MATRIX_MEIMR" caption="Master Error Interrupt Disable Register">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000" values="MATRIX_MEIDR__MERR"/>
        </register>
        <register name="MATRIX_MEIMR" offset="0x158" rw="R" size="4" initval="0x00000000" caption="Master Error Interrupt Mask Register">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000" values="MATRIX_MEIMR__MERR"/>
        </register>
        <register name="MATRIX_MESR" offset="0x15C" rw="R" size="4" initval="0x00000000" caption="Master Error Status Register">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000" values="MATRIX_MESR__MERR"/>
        </register>
        <register name="MATRIX_MEAR" offset="0x160" rw="R" size="4" count="15" initval="0x00000000" caption="Master x Error Address Register">
          <bitfield name="ERRADD" caption="Master Error Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="MATRIX_WPMR" offset="0x1E4" rw="RW" size="4" initval="0x00000000" caption="Write Protect Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="MATRIX_WPMR__WPEN"/>
          <bitfield name="CFGFRZ" caption="Configuration Freeze" mask="0x80" values="MATRIX_WPMR__CFGFRZ"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register name="MATRIX_WPSR" offset="0x1E8" rw="R" size="4" initval="0x00000000" caption="Write Protect Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="MATRIX_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="MATRIX_PRAS__LQOSEN">
        <value name="0" caption="Disables propagation of Latency Quality of Service from the Master x to the Slave and apply MxPR priority for all access from Master x to the Slave." value="0"/>
        <value name="1" caption="Enables the propagation of Latency Quality of Service from the Master x to the Slave if supported by the Master x." value="1"/>
      </value-group>
      <value-group name="MATRIX_PRBS__LQOSEN">
        <value name="0" caption="Disables propagation of Latency Quality of Service from the Master x to the Slave and apply MxPR priority for all access from Master x to the Slave." value="0"/>
        <value name="1" caption="Enables the propagation of Latency Quality of Service from the Master x to the Slave if supported by the Master x." value="1"/>
      </value-group>
      <value-group name="MATRIX_MCFG__ULBT">
        <value name="UNLIMITED" caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next system bus 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts. This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." value="0"/>
        <value name="SINGLE" caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." value="1"/>
        <value name="4_BEAT" caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." value="2"/>
        <value name="8_BEAT" caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." value="3"/>
        <value name="16_BEAT" caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." value="4"/>
        <value name="32_BEAT" caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." value="5"/>
        <value name="64_BEAT" caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." value="6"/>
        <value name="128_BEAT" caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.  Unless duly needed, the ULBT should be left at its default 0 value for power saving." value="7"/>
      </value-group>
      <value-group name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value name="NONE" caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters. This results in a one clock cycle latency for the first access of a burst transfer or for a single access." value="0"/>
        <value name="LAST" caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it. This results in not having one clock cycle latency when the last master tries to access the slave again." value="1"/>
        <value name="FIXED" caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field. This results in not having one clock cycle latency when the fixed master tries to access the slave again." value="2"/>
      </value-group>
      <value-group name="MATRIX_MRCR__RCB">
        <value name="0" caption="Disables remapped address decoding for the selected Master." value="0"/>
        <value name="1" caption="Enables remapped address decoding for the selected Master." value="1"/>
      </value-group>
      <value-group name="MATRIX_MEIER__MERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables Master x Access Error interrupt source." value="1"/>
      </value-group>
      <value-group name="MATRIX_MEIDR__MERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables Master x Access Error interrupt source." value="1"/>
      </value-group>
      <value-group name="MATRIX_MEIMR__MERR">
        <value name="0" caption="Master x Access Error does not trigger any interrupt." value="0"/>
        <value name="1" caption="Master x Access Error triggers the MATRIX interrupt line." value="1"/>
      </value-group>
      <value-group name="MATRIX_MESR__MERR">
        <value name="0" caption="No Master Access Error has occurred since the last read of the MATRIX_MESR." value="0"/>
        <value name="1" caption="At least one Master Access Error has occurred since the last read of the MATRIX_MESR." value="1"/>
      </value-group>
      <value-group name="MATRIX_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x4D4154 (&quot;MAT&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x4D4154 (&quot;MAT&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="MATRIX_WPMR__CFGFRZ">
        <value name="0" caption="The MATRIX configuration is not frozen." value="0"/>
        <value name="1" caption="Freezes the MATRIX configuration until hardware reset. The registers that can be protected by the WPEN bit and the Write Protection Mode Register are no longer modifiable." value="1"/>
      </value-group>
      <value-group name="MATRIX_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN and CFGFRZ bits. Always reads as 0." value="0x4D4154"/>
      </value-group>
      <value-group name="MATRIX_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last write of the MATRIX_WPMR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last write of the MATRIX_WPMR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="MPDDRC" id="11043" version="328" caption="AHB Multiport DDR-SDRAM Controller">
      <register-group name="MPDDRC" caption="AHB Multiport DDR-SDRAM Controller">
        <register name="MPDDRC_MR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="MODE" caption="MPDDRC Command Mode" mask="0x7" values="MPDDRC_MR__MODE"/>
        </register>
        <register name="MPDDRC_RTR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Refresh Timer Register">
          <bitfield name="COUNT" caption="MPDDRC Refresh Timer Count" mask="0xFFF"/>
        </register>
        <register name="MPDDRC_CR" offset="0x8" rw="RW" size="4" initval="0x00207024" caption="Configuration Register">
          <bitfield name="NC" caption="Number of Column Bits" mask="0x3" values="MPDDRC_CR__NC"/>
          <bitfield name="NR" caption="Number of Row Bits" mask="0xC" values="MPDDRC_CR__NR"/>
          <bitfield name="CAS" caption="CAS Latency" mask="0x70" values="MPDDRC_CR__CAS"/>
          <bitfield name="DLL" caption="Reset DLL" mask="0x80" values="MPDDRC_CR__DLL"/>
          <bitfield name="DIC_DS" caption="Output Driver Impedance Control (Drive Strength)" mask="0x100" values="MPDDRC_CR__DIC_DS"/>
          <bitfield name="DIS_DLL" caption="Disable DLL" mask="0x200" values="MPDDRC_CR__DIS_DLL"/>
          <bitfield name="OCD" caption="Off-chip Driver" mask="0x7000" values="MPDDRC_CR__OCD"/>
          <bitfield name="SUP_DDR3" caption="Supply DDR3-SDRAM or DDR3L-SDRAM" mask="0x8000" values="MPDDRC_CR__SUP_DDR3"/>
          <bitfield name="DQMS" caption="Mask Data is Shared" mask="0x10000" values="MPDDRC_CR__DQMS"/>
          <bitfield name="LC_LPDDR1" caption="Low-cost Low-power DDR1" mask="0x80000" values="MPDDRC_CR__LC_LPDDR1"/>
          <bitfield name="NB" caption="Number of Banks" mask="0x100000" values="MPDDRC_CR__NB"/>
          <bitfield name="NDQS" caption="Not DQS." mask="0x200000" values="MPDDRC_CR__NDQS"/>
          <bitfield name="DECOD" caption="Type of Decoding" mask="0x400000" values="MPDDRC_CR__DECOD"/>
          <bitfield name="UNAL" caption="This bit must always be written to 1" mask="0x800000"/>
          <bitfield name="CAS_WR" caption="CAS Write Latency" mask="0x1C000000" values="MPDDRC_CR__CAS_WR"/>
        </register>
        <register name="MPDDRC_TPR0" offset="0xC" rw="RW" size="4" initval="0x20227225" caption="Timing Parameter 0 Register">
          <bitfield name="TRAS" caption="Active to Precharge Delay" mask="0xF"/>
          <bitfield name="TRCD" caption="Row to Column Delay" mask="0xF0"/>
          <bitfield name="TWR" caption="Write Recovery Delay" mask="0xF00"/>
          <bitfield name="TRC" caption="Row Cycle Delay" mask="0xF000"/>
          <bitfield name="TRP" caption="Row Precharge Delay" mask="0xF0000"/>
          <bitfield name="TRRD" caption="Active BankA to Active BankB" mask="0xF00000"/>
          <bitfield name="TWTR" caption="Internal Write to Read Delay" mask="0x7000000"/>
          <bitfield name="TMRD" caption="Load Mode Register Command to Activate or Refresh Command" mask="0xF0000000"/>
        </register>
        <register name="MPDDRC_TPR1" offset="0x10" rw="RW" size="4" initval="0x03C80808" caption="Timing Parameter 1 Register">
          <bitfield name="TRFC" caption="Row Refresh Cycle" mask="0x7F"/>
          <bitfield name="TXSNR" caption="Exit Self-refresh Delay to Non-Read Command" mask="0xFF00"/>
          <bitfield name="TXSRD" caption="Exit Self-refresh Delay to Read Command" mask="0xFF0000"/>
          <bitfield name="TXP" caption="Exit Powerdown Delay to First Command" mask="0xF000000"/>
        </register>
        <register name="MPDDRC_TPR2" offset="0x14" rw="RW" size="4" initval="0x00042062" caption="Timing Parameter 2 Register">
          <bitfield name="TXARD" caption="Exit Active Power Down Delay to Read Command in Mode &quot;Fast Exit&quot;" mask="0xF"/>
          <bitfield name="TXARDS" caption="Exit Active Power Down Delay to Read Command in Mode &quot;Slow Exit&quot;" mask="0xF0"/>
          <bitfield name="TRPA" caption="Row Precharge All Delay" mask="0xF00"/>
          <bitfield name="TRTP" caption="Read to Precharge" mask="0x7000"/>
          <bitfield name="TFAW" caption="Four Active Windows" mask="0xF0000"/>
          <bitfield name="TMOD" caption="Mode Register Set Command Update Delay" mask="0xF00000"/>
        </register>
        <register name="MPDDRC_LPR" offset="0x1C" rw="RW" size="4" initval="0x00010000" caption="Low-Power Register">
          <bitfield name="LPCB" caption="Low-power Command Bit" mask="0x3" values="MPDDRC_LPR__LPCB"/>
          <bitfield name="CLK_FR" caption="Clock Frozen Command Bit" mask="0x4" values="MPDDRC_LPR__CLK_FR"/>
          <bitfield name="PASR" caption="Partial Array Self-refresh" mask="0x70"/>
          <bitfield name="DS" caption="Drive Strength" mask="0x700" values="MPDDRC_LPR__DS"/>
          <bitfield name="TIMEOUT" caption="Time Between Last Transfer and Low-Power Mode" mask="0x3000" values="MPDDRC_LPR__TIMEOUT"/>
          <bitfield name="SELFAUTO" caption="Self-refresh Exit Autorefresh" mask="0x4000" values="MPDDRC_LPR__SELFAUTO"/>
          <bitfield name="SRT" caption="High Temperature Self-refresh Rate" mask="0x8000" values="MPDDRC_LPR__SRT"/>
          <bitfield name="APDE" caption="Active Power Down Exit Time" mask="0x10000" values="MPDDRC_LPR__APDE"/>
          <bitfield name="ASR" caption="Auto Self-refresh" mask="0x20000" values="MPDDRC_LPR__ASR"/>
          <bitfield name="UPD_MR" caption="Update Load Mode Register and Extended Mode Register" mask="0x300000" values="MPDDRC_LPR__UPD_MR"/>
          <bitfield name="CHG_FRQ" caption="Change Clock Frequency During Self-refresh Mode" mask="0x1000000"/>
          <bitfield name="SELF_DONE" caption="Self-refresh is Done (read-only)" mask="0x2000000"/>
          <bitfield name="DISTOEN_DONE" caption="DLL Disabled to DLL Enabled is Done (read-only)" mask="0x4000000"/>
        </register>
        <register name="MPDDRC_MD" offset="0x20" rw="RW" size="4" initval="0x00000013" caption="Memory Device Register">
          <bitfield name="MD" caption="Memory Device" mask="0x7" values="MPDDRC_MD__MD"/>
          <bitfield name="DBW" caption="Data Bus Width" mask="0x10" values="MPDDRC_MD__DBW"/>
        </register>
        <register name="MPDDRC_DDR3_CAL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="DDR3 Calibration Register">
          <bitfield name="COUNT_CAL" caption="DDR3 Calibration Timer Count" mask="0xFFFF"/>
        </register>
        <register name="MPDDRC_DDR3_TIM_CAL" offset="0x30" rw="RW" size="4" initval="0x00000006" caption="DDR3 Timing Calibration Register">
          <bitfield name="ZQCS" caption="ZQ Calibration Short" mask="0xFF"/>
        </register>
        <register name="MPDDRC_IO_CALIBR" offset="0x34" rw="RW" size="4" initval="0x00870000" caption="I/O Calibration Register">
          <bitfield name="CK_F_RANGE" caption="DDRCK Maximum Clock Frequency Range Indicator" mask="0x1F"/>
          <bitfield name="EN_CALIB" caption="Enable Calibration" mask="0x20" values="MPDDRC_IO_CALIBR__EN_CALIB"/>
          <bitfield name="TZQIO" caption="IO Calibration" mask="0x7FC0"/>
          <bitfield name="CALCODEP" caption="Number of P-type Transistors (read-only)" mask="0xF0000"/>
          <bitfield name="CALCODEN" caption="Number of N-type Transistors (read-only)" mask="0xF00000"/>
        </register>
        <register name="MPDDRC_OCMS" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="OCMS Register">
          <bitfield name="SCR_EN" caption="Scrambling Enable" mask="0x1" values="MPDDRC_OCMS__SCR_EN"/>
          <bitfield name="TAMPCLR" caption="Tamper Clear Enable" mask="0x10" values="MPDDRC_OCMS__TAMPCLR"/>
        </register>
        <register name="MPDDRC_OCMS_KEY1" offset="0x3C" rw="W" size="4" caption="OCMS KEY1 Register">
          <bitfield name="KEY1" caption="Off-chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_OCMS_KEY2" offset="0x40" rw="W" size="4" caption="OCMS KEY2 Register">
          <bitfield name="KEY2" caption="Off-chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_CONF_ARBITER" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Configuration Arbiter Register">
          <bitfield name="ARB" caption="Type of Arbitration" mask="0x3" values="MPDDRC_CONF_ARBITER__ARB"/>
          <bitfield name="KEEP_LAYER" caption="Layer (Port) Kept by Host" mask="0x4" values="MPDDRC_CONF_ARBITER__KEEP_LAYER"/>
          <bitfield name="BDW_MAX_CUR" caption="Bandwidth Max or Current" mask="0x8" values="MPDDRC_CONF_ARBITER__BDW_MAX_CUR"/>
          <bitfield name="RQ_WD_P0" caption="Request or Word from Port X" mask="0x100" values="MPDDRC_CONF_ARBITER__RQ_WD_P"/>
          <bitfield name="RQ_WD_P1" caption="Request or Word from Port X" mask="0x200" values="MPDDRC_CONF_ARBITER__RQ_WD_P"/>
          <bitfield name="RQ_WD_P2" caption="Request or Word from Port X" mask="0x400" values="MPDDRC_CONF_ARBITER__RQ_WD_P"/>
          <bitfield name="RQ_WD_P3" caption="Request or Word from Port X" mask="0x800" values="MPDDRC_CONF_ARBITER__RQ_WD_P"/>
          <bitfield name="RQ_WD_P4" caption="Request or Word from Port X" mask="0x1000" values="MPDDRC_CONF_ARBITER__RQ_WD_P"/>
          <bitfield name="RQ_WD_P5" caption="Request or Word from Port X" mask="0x2000" values="MPDDRC_CONF_ARBITER__RQ_WD_P"/>
          <bitfield name="RQ_WD_P6" caption="Request or Word from Port X" mask="0x4000" values="MPDDRC_CONF_ARBITER__RQ_WD_P"/>
          <bitfield name="MA_PR_P0" caption="Host or Software Provide Information" mask="0x10000" values="MPDDRC_CONF_ARBITER__MA_PR_P"/>
          <bitfield name="MA_PR_P1" caption="Host or Software Provide Information" mask="0x20000" values="MPDDRC_CONF_ARBITER__MA_PR_P"/>
          <bitfield name="MA_PR_P2" caption="Host or Software Provide Information" mask="0x40000" values="MPDDRC_CONF_ARBITER__MA_PR_P"/>
          <bitfield name="MA_PR_P3" caption="Host or Software Provide Information" mask="0x80000" values="MPDDRC_CONF_ARBITER__MA_PR_P"/>
          <bitfield name="MA_PR_P4" caption="Host or Software Provide Information" mask="0x100000" values="MPDDRC_CONF_ARBITER__MA_PR_P"/>
          <bitfield name="MA_PR_P5" caption="Host or Software Provide Information" mask="0x200000" values="MPDDRC_CONF_ARBITER__MA_PR_P"/>
          <bitfield name="MA_PR_P6" caption="Host or Software Provide Information" mask="0x400000" values="MPDDRC_CONF_ARBITER__MA_PR_P"/>
          <bitfield name="BDW_BURST_P0" caption="Bandwidth Arbitration Mode on Port X" mask="0x1000000" values="MPDDRC_CONF_ARBITER__BDW_BURST_P"/>
          <bitfield name="BDW_BURST_P1" caption="Bandwidth Arbitration Mode on Port X" mask="0x2000000" values="MPDDRC_CONF_ARBITER__BDW_BURST_P"/>
          <bitfield name="BDW_BURST_P2" caption="Bandwidth Arbitration Mode on Port X" mask="0x4000000" values="MPDDRC_CONF_ARBITER__BDW_BURST_P"/>
          <bitfield name="BDW_BURST_P3" caption="Bandwidth Arbitration Mode on Port X" mask="0x8000000" values="MPDDRC_CONF_ARBITER__BDW_BURST_P"/>
          <bitfield name="BDW_BURST_P4" caption="Bandwidth Arbitration Mode on Port X" mask="0x10000000" values="MPDDRC_CONF_ARBITER__BDW_BURST_P"/>
          <bitfield name="BDW_BURST_P5" caption="Bandwidth Arbitration Mode on Port X" mask="0x20000000" values="MPDDRC_CONF_ARBITER__BDW_BURST_P"/>
          <bitfield name="BDW_BURST_P6" caption="Bandwidth Arbitration Mode on Port X" mask="0x40000000" values="MPDDRC_CONF_ARBITER__BDW_BURST_P"/>
        </register>
        <register name="MPDDRC_TIMEOUT" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Timeout Register">
          <bitfield name="TIMEOUT_P0" caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6" mask="0xF"/>
          <bitfield name="TIMEOUT_P1" caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6" mask="0xF0"/>
          <bitfield name="TIMEOUT_P2" caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6" mask="0xF00"/>
          <bitfield name="TIMEOUT_P3" caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6" mask="0xF000"/>
          <bitfield name="TIMEOUT_P4" caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6" mask="0xF0000"/>
          <bitfield name="TIMEOUT_P5" caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6" mask="0xF00000"/>
          <bitfield name="TIMEOUT_P6" caption="Timeout for Ports 0, 1, 2, 3, 4, 5, 6" mask="0xF000000"/>
        </register>
        <register name="MPDDRC_REQ_PORT_0123" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="Request Port 0-1-2-3 Register">
          <bitfield name="NRQ_NWD_BDW_P0" caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0xFF"/>
          <bitfield name="NRQ_NWD_BDW_P1" caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0xFF00"/>
          <bitfield name="NRQ_NWD_BDW_P2" caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0xFF0000"/>
          <bitfield name="NRQ_NWD_BDW_P3" caption="Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3" mask="0xFF000000"/>
        </register>
        <register name="MPDDRC_REQ_PORT_456" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Request Port 4-5-6 Register">
          <bitfield name="NRQ_NWD_BDW_P4" caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6" mask="0xFF"/>
          <bitfield name="NRQ_NWD_BDW_P5" caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6" mask="0xFF00"/>
          <bitfield name="NRQ_NWD_BDW_P6" caption="Number of Requests, Number of Words or Bandwidth allocation from port 4-5-6" mask="0xFF0000"/>
        </register>
        <register name="MPDDRC_BDW_PORT_0123" offset="0x54" rw="R" size="4" initval="0x00000000" caption="Current/Maximum Bandwidth Port 0-1-2-3 Register">
          <bitfield name="BDW_P0" caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x7F"/>
          <bitfield name="BDW_P1" caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x7F00"/>
          <bitfield name="BDW_P2" caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x7F0000"/>
          <bitfield name="BDW_P3" caption="Current/Maximum Bandwidth from Port 0-1-2-3" mask="0x7F000000"/>
        </register>
        <register name="MPDDRC_BDW_PORT_456" offset="0x58" rw="R" size="4" initval="0x00000000" caption="Current/Maximum Bandwidth Port 4-5-6 Register">
          <bitfield name="BDW_P4" caption="Current/Maximum Bandwidth from Port 4-5-6" mask="0x7F"/>
          <bitfield name="BDW_P5" caption="Current/Maximum Bandwidth from Port 4-5-6" mask="0x7F00"/>
          <bitfield name="BDW_P6" caption="Current/Maximum Bandwidth from Port 4-5-6" mask="0x7F0000"/>
        </register>
        <register name="MPDDRC_RD_DATA_PATH" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="Read Data Path Register">
          <bitfield name="SHIFT_SAMPLING" caption="Shift Sampling Point of Data" mask="0x3" values="MPDDRC_RD_DATA_PATH__SHIFT_SAMPLING"/>
        </register>
        <register name="MPDDRC_MCFGR" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="Monitor Configuration Register">
          <bitfield name="EN_MONI" caption="Enable Monitor" mask="0x1" values="MPDDRC_MCFGR__EN_MONI"/>
          <bitfield name="SOFT_RESET" caption="Soft Reset" mask="0x2" values="MPDDRC_MCFGR__SOFT_RESET"/>
          <bitfield name="RUN" caption="Control Monitor" mask="0x10" values="MPDDRC_MCFGR__RUN"/>
          <bitfield name="READ_WRITE" caption="Read/Write Access" mask="0x300" values="MPDDRC_MCFGR__READ_WRITE"/>
          <bitfield name="REFR_CALIB" caption="Refresh Calibration" mask="0x400" values="MPDDRC_MCFGR__REFR_CALIB"/>
          <bitfield name="INFO" caption="Information Type" mask="0x3800" values="MPDDRC_MCFGR__INFO"/>
        </register>
        <register name="MPDDRC_MADDR0" offset="0x64" rw="RW" size="4" initval="0x00000000" caption="Monitor Address High/Low Port 0 Register">
          <bitfield name="ADDR_LOW_PORT0" caption="Address Low on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield name="ADDR_HIGH_PORT0" caption="Address High on Port [x = 0..6]" mask="0xFFFF0000"/>
        </register>
        <register name="MPDDRC_MADDR1" offset="0x68" rw="RW" size="4" initval="0x00000000" caption="Monitor Address High/Low Port 1 Register">
          <bitfield name="ADDR_LOW_PORT1" caption="Address Low on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield name="ADDR_HIGH_PORT1" caption="Address High on Port [x = 0..6]" mask="0xFFFF0000"/>
        </register>
        <register name="MPDDRC_MADDR2" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="Monitor Address High/Low Port 2 Register">
          <bitfield name="ADDR_LOW_PORT2" caption="Address Low on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield name="ADDR_HIGH_PORT2" caption="Address High on Port [x = 0..6]" mask="0xFFFF0000"/>
        </register>
        <register name="MPDDRC_MADDR3" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="Monitor Address High/Low Port 3 Register">
          <bitfield name="ADDR_LOW_PORT3" caption="Address Low on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield name="ADDR_HIGH_PORT3" caption="Address High on Port [x = 0..6]" mask="0xFFFF0000"/>
        </register>
        <register name="MPDDRC_MADDR4" offset="0x74" rw="RW" size="4" initval="0x00000000" caption="Monitor Address High/Low Port 4 Register">
          <bitfield name="ADDR_LOW_PORT4" caption="Address Low on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield name="ADDR_HIGH_PORT4" caption="Address High on Port [x = 0..6]" mask="0xFFFF0000"/>
        </register>
        <register name="MPDDRC_MADDR5" offset="0x78" rw="RW" size="4" initval="0x00000000" caption="Monitor Address High/Low Port 5 Register">
          <bitfield name="ADDR_LOW_PORT5" caption="Address Low on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield name="ADDR_HIGH_PORT5" caption="Address High on Port [x = 0..6]" mask="0xFFFF0000"/>
        </register>
        <register name="MPDDRC_MADDR6" offset="0x7C" rw="RW" size="4" initval="0x00000000" caption="Monitor Address High/Low Port 6 Register">
          <bitfield name="ADDR_LOW_PORT6" caption="Address Low on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield name="ADDR_HIGH_PORT6" caption="Address High on Port [x = 0..6]" mask="0xFFFF0000"/>
        </register>
        <register name="MPDDRC_MINFO0" offset="0x84" rw="R" size="4" initval="0x00000000" caption="Monitor Information Port 0 Register">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_CYCLE_COUNT"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield modes="MAX_WAIT" name="MAX_PORT0_WAITING" caption="Address High on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P0_TOTAL_LATENCY_QOS0" caption="Total Latency on Port [x = 0..6] when value of qos is 0" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P0_TOTAL_LATENCY_QOS2" caption="Total Latency on Port [x = 0..6] when value of qos is 2" mask="0xFFFF"/>
          <bitfield modes="MAX_WAIT" name="BURST" caption="Type of Burst on Port [x = 0..6]" mask="0x70000" values="MPDDRC_MINFO0__BURST"/>
          <bitfield modes="MAX_WAIT" name="SIZE" caption="Transfer Size on Port [x = 0..6]" mask="0x700000" values="MPDDRC_MINFO0__SIZE"/>
          <bitfield modes="MAX_WAIT" name="READ_WRITE" caption="Read or Write Access on Port [x = 0..6]" mask="0x1000000" values="MPDDRC_MINFO0__READ_WRITE"/>
          <bitfield modes="MAX_WAIT" name="LQOS" caption="Value of Quality Of Service on Port [x = 0..6]" mask="0x6000000" values="MPDDRC_MINFO0__LQOS"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P0_TOTAL_LATENCY_QOS1" caption="Total Latency on Port [x = 0..6] when value of qos is 1" mask="0xFFFF0000"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P0_TOTAL_LATENCY_QOS3" caption="Total Latency on Port [x = 0..6] when value of qos is 3" mask="0xFFFF0000"/>
          <bitfield modes="NB_TRANSFERS" name="P0_NB_TRANSFERS" caption="Number of Transfers on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_LATENCY" name="P0_TOTAL_LATENCY" caption="Total Latency on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_CYCLE_COUNT" name="TOTAL_CYCLE_COUNT" caption="Total Cycle Count" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_MINFO1" offset="0x88" rw="R" size="4" initval="0x00000000" caption="Monitor Information Port 1 Register">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_CYCLE_COUNT"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield modes="MAX_WAIT" name="MAX_PORT1_WAITING" caption="Address High on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P1_TOTAL_LATENCY_QOS0" caption="Total Latency on Port [x = 0..6] when value of qos is 0" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P1_TOTAL_LATENCY_QOS2" caption="Total Latency on Port [x = 0..6] when value of qos is 2" mask="0xFFFF"/>
          <bitfield modes="MAX_WAIT" name="BURST" caption="Type of Burst on Port [x = 0..6]" mask="0x70000" values="MPDDRC_MINFO1__BURST"/>
          <bitfield modes="MAX_WAIT" name="SIZE" caption="Transfer Size on Port [x = 0..6]" mask="0x700000" values="MPDDRC_MINFO1__SIZE"/>
          <bitfield modes="MAX_WAIT" name="READ_WRITE" caption="Read or Write Access on Port [x = 0..6]" mask="0x1000000" values="MPDDRC_MINFO1__READ_WRITE"/>
          <bitfield modes="MAX_WAIT" name="LQOS" caption="Value of Quality Of Service on Port [x = 0..6]" mask="0x6000000" values="MPDDRC_MINFO1__LQOS"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P1_TOTAL_LATENCY_QOS1" caption="Total Latency on Port [x = 0..6] when value of qos is 1" mask="0xFFFF0000"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P1_TOTAL_LATENCY_QOS3" caption="Total Latency on Port [x = 0..6] when value of qos is 3" mask="0xFFFF0000"/>
          <bitfield modes="NB_TRANSFERS" name="P1_NB_TRANSFERS" caption="Number of Transfers on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_LATENCY" name="P1_TOTAL_LATENCY" caption="Total Latency on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_CYCLE_COUNT" name="TOTAL_CYCLE_COUNT" caption="Total Cycle Count" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_MINFO2" offset="0x8C" rw="R" size="4" initval="0x00000000" caption="Monitor Information Port 2 Register">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_CYCLE_COUNT"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield modes="MAX_WAIT" name="MAX_PORT2_WAITING" caption="Address High on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P2_TOTAL_LATENCY_QOS0" caption="Total Latency on Port [x = 0..6] when value of qos is 0" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P2_TOTAL_LATENCY_QOS2" caption="Total Latency on Port [x = 0..6] when value of qos is 2" mask="0xFFFF"/>
          <bitfield modes="MAX_WAIT" name="BURST" caption="Type of Burst on Port [x = 0..6]" mask="0x70000" values="MPDDRC_MINFO2__BURST"/>
          <bitfield modes="MAX_WAIT" name="SIZE" caption="Transfer Size on Port [x = 0..6]" mask="0x700000" values="MPDDRC_MINFO2__SIZE"/>
          <bitfield modes="MAX_WAIT" name="READ_WRITE" caption="Read or Write Access on Port [x = 0..6]" mask="0x1000000" values="MPDDRC_MINFO2__READ_WRITE"/>
          <bitfield modes="MAX_WAIT" name="LQOS" caption="Value of Quality Of Service on Port [x = 0..6]" mask="0x6000000" values="MPDDRC_MINFO2__LQOS"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P2_TOTAL_LATENCY_QOS1" caption="Total Latency on Port [x = 0..6] when value of qos is 1" mask="0xFFFF0000"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P2_TOTAL_LATENCY_QOS3" caption="Total Latency on Port [x = 0..6] when value of qos is 3" mask="0xFFFF0000"/>
          <bitfield modes="NB_TRANSFERS" name="P2_NB_TRANSFERS" caption="Number of Transfers on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_LATENCY" name="P2_TOTAL_LATENCY" caption="Total Latency on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_CYCLE_COUNT" name="TOTAL_CYCLE_COUNT" caption="Total Cycle Count" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_MINFO3" offset="0x90" rw="R" size="4" initval="0x00000000" caption="Monitor Information Port 3 Register">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_CYCLE_COUNT"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield modes="MAX_WAIT" name="MAX_PORT3_WAITING" caption="Address High on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P3_TOTAL_LATENCY_QOS0" caption="Total Latency on Port [x = 0..6] when value of qos is 0" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P3_TOTAL_LATENCY_QOS2" caption="Total Latency on Port [x = 0..6] when value of qos is 2" mask="0xFFFF"/>
          <bitfield modes="MAX_WAIT" name="BURST" caption="Type of Burst on Port [x = 0..6]" mask="0x70000" values="MPDDRC_MINFO3__BURST"/>
          <bitfield modes="MAX_WAIT" name="SIZE" caption="Transfer Size on Port [x = 0..6]" mask="0x700000" values="MPDDRC_MINFO3__SIZE"/>
          <bitfield modes="MAX_WAIT" name="READ_WRITE" caption="Read or Write Access on Port [x = 0..6]" mask="0x1000000" values="MPDDRC_MINFO3__READ_WRITE"/>
          <bitfield modes="MAX_WAIT" name="LQOS" caption="Value of Quality Of Service on Port [x = 0..6]" mask="0x6000000" values="MPDDRC_MINFO3__LQOS"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P3_TOTAL_LATENCY_QOS1" caption="Total Latency on Port [x = 0..6] when value of qos is 1" mask="0xFFFF0000"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P3_TOTAL_LATENCY_QOS3" caption="Total Latency on Port [x = 0..6] when value of qos is 3" mask="0xFFFF0000"/>
          <bitfield modes="NB_TRANSFERS" name="P3_NB_TRANSFERS" caption="Number of Transfers on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_LATENCY" name="P3_TOTAL_LATENCY" caption="Total Latency on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_CYCLE_COUNT" name="TOTAL_CYCLE_COUNT" caption="Total Cycle Count" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_MINFO4" offset="0x94" rw="R" size="4" initval="0x00000000" caption="Monitor Information Port 4 Register">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_CYCLE_COUNT"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield modes="MAX_WAIT" name="MAX_PORT4_WAITING" caption="Address High on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P4_TOTAL_LATENCY_QOS0" caption="Total Latency on Port [x = 0..6] when value of qos is 0" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P4_TOTAL_LATENCY_QOS2" caption="Total Latency on Port [x = 0..6] when value of qos is 2" mask="0xFFFF"/>
          <bitfield modes="MAX_WAIT" name="BURST" caption="Type of Burst on Port [x = 0..6]" mask="0x70000" values="MPDDRC_MINFO4__BURST"/>
          <bitfield modes="MAX_WAIT" name="SIZE" caption="Transfer Size on Port [x = 0..6]" mask="0x700000" values="MPDDRC_MINFO4__SIZE"/>
          <bitfield modes="MAX_WAIT" name="READ_WRITE" caption="Read or Write Access on Port [x = 0..6]" mask="0x1000000" values="MPDDRC_MINFO4__READ_WRITE"/>
          <bitfield modes="MAX_WAIT" name="LQOS" caption="Value of Quality Of Service on Port [x = 0..6]" mask="0x6000000" values="MPDDRC_MINFO4__LQOS"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P4_TOTAL_LATENCY_QOS1" caption="Total Latency on Port [x = 0..6] when value of qos is 1" mask="0xFFFF0000"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P4_TOTAL_LATENCY_QOS3" caption="Total Latency on Port [x = 0..6] when value of qos is 3" mask="0xFFFF0000"/>
          <bitfield modes="NB_TRANSFERS" name="P4_NB_TRANSFERS" caption="Number of Transfers on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_LATENCY" name="P4_TOTAL_LATENCY" caption="Total Latency on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_CYCLE_COUNT" name="TOTAL_CYCLE_COUNT" caption="Total Cycle Count" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_MINFO5" offset="0x98" rw="R" size="4" initval="0x00000000" caption="Monitor Information Port 5 Register">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_CYCLE_COUNT"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield modes="MAX_WAIT" name="MAX_PORT5_WAITING" caption="Address High on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P5_TOTAL_LATENCY_QOS0" caption="Total Latency on Port [x = 0..6] when value of qos is 0" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P5_TOTAL_LATENCY_QOS2" caption="Total Latency on Port [x = 0..6] when value of qos is 2" mask="0xFFFF"/>
          <bitfield modes="MAX_WAIT" name="BURST" caption="Type of Burst on Port [x = 0..6]" mask="0x70000" values="MPDDRC_MINFO5__BURST"/>
          <bitfield modes="MAX_WAIT" name="SIZE" caption="Transfer Size on Port [x = 0..6]" mask="0x700000" values="MPDDRC_MINFO5__SIZE"/>
          <bitfield modes="MAX_WAIT" name="READ_WRITE" caption="Read or Write Access on Port [x = 0..6]" mask="0x1000000" values="MPDDRC_MINFO5__READ_WRITE"/>
          <bitfield modes="MAX_WAIT" name="LQOS" caption="Value of Quality Of Service on Port [x = 0..6]" mask="0x6000000" values="MPDDRC_MINFO5__LQOS"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P5_TOTAL_LATENCY_QOS1" caption="Total Latency on Port [x = 0..6] when value of qos is 1" mask="0xFFFF0000"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P5_TOTAL_LATENCY_QOS3" caption="Total Latency on Port [x = 0..6] when value of qos is 3" mask="0xFFFF0000"/>
          <bitfield modes="NB_TRANSFERS" name="P5_NB_TRANSFERS" caption="Number of Transfers on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_LATENCY" name="P5_TOTAL_LATENCY" caption="Total Latency on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_CYCLE_COUNT" name="TOTAL_CYCLE_COUNT" caption="Total Cycle Count" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_MINFO6" offset="0x9C" rw="R" size="4" initval="0x00000000" caption="Monitor Information Port 6 Register">
          <mode name="MAX_WAIT"/>
          <mode name="NB_TRANSFERS"/>
          <mode name="TOTAL_CYCLE_COUNT"/>
          <mode name="TOTAL_LATENCY"/>
          <mode name="TOTAL_LATENCY_QOS01"/>
          <mode name="TOTAL_LATENCY_QOS23"/>
          <bitfield modes="MAX_WAIT" name="MAX_PORT6_WAITING" caption="Address High on Port [x = 0..6]" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P6_TOTAL_LATENCY_QOS0" caption="Total Latency on Port [x = 0..6] when value of qos is 0" mask="0xFFFF"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P6_TOTAL_LATENCY_QOS2" caption="Total Latency on Port [x = 0..6] when value of qos is 2" mask="0xFFFF"/>
          <bitfield modes="MAX_WAIT" name="BURST" caption="Type of Burst on Port [x = 0..6]" mask="0x70000" values="MPDDRC_MINFO6__BURST"/>
          <bitfield modes="MAX_WAIT" name="SIZE" caption="Transfer Size on Port [x = 0..6]" mask="0x700000" values="MPDDRC_MINFO6__SIZE"/>
          <bitfield modes="MAX_WAIT" name="READ_WRITE" caption="Read or Write Access on Port [x = 0..6]" mask="0x1000000" values="MPDDRC_MINFO6__READ_WRITE"/>
          <bitfield modes="MAX_WAIT" name="LQOS" caption="Value of Quality Of Service on Port [x = 0..6]" mask="0x6000000" values="MPDDRC_MINFO6__LQOS"/>
          <bitfield modes="TOTAL_LATENCY_QOS01" name="P6_TOTAL_LATENCY_QOS1" caption="Total Latency on Port [x = 0..6] when value of qos is 1" mask="0xFFFF0000"/>
          <bitfield modes="TOTAL_LATENCY_QOS23" name="P6_TOTAL_LATENCY_QOS3" caption="Total Latency on Port [x = 0..6] when value of qos is 3" mask="0xFFFF0000"/>
          <bitfield modes="NB_TRANSFERS" name="P6_NB_TRANSFERS" caption="Number of Transfers on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_LATENCY" name="P6_TOTAL_LATENCY" caption="Total Latency on Port [x = 0..6]" mask="0xFFFFFFFF"/>
          <bitfield modes="TOTAL_CYCLE_COUNT" name="TOTAL_CYCLE_COUNT" caption="Total Cycle Count" mask="0xFFFFFFFF"/>
        </register>
        <register name="MPDDRC_IER" offset="0xC0" rw="W" size="4" atomic-op="set:MPDDRC_IMR" caption="Interrupt Enable Register">
          <bitfield name="SEC" caption="Security and /or Safety Interrupt Enable" mask="0x1"/>
          <bitfield name="RD_ERR" caption="Read Error Interrupt Enable" mask="0x2"/>
        </register>
        <register name="MPDDRC_IDR" offset="0xC4" rw="W" size="4" atomic-op="clear:MPDDRC_IMR" caption="Interrupt Disable Register">
          <bitfield name="SEC" caption="Security and /or Safety Interrupt Disable" mask="0x1"/>
          <bitfield name="RD_ERR" caption="Read Error Interrupt Disable" mask="0x2"/>
        </register>
        <register name="MPDDRC_IMR" offset="0xC8" rw="R" size="4" caption="Interrupt Mask Register">
          <bitfield name="SEC" caption="Security and /or Safety Interrupt Mask" mask="0x1"/>
          <bitfield name="RD_ERR" caption="Read Error Interrupt Mask" mask="0x2"/>
        </register>
        <register name="MPDDRC_ISR" offset="0xCC" rw="R" size="4" caption="Interrupt Status Register">
          <bitfield name="SEC" caption="Security and /or Safety Event" mask="0x1" values="MPDDRC_ISR__SEC"/>
          <bitfield name="RD_ERR" caption="Read Error" mask="0x2" values="MPDDRC_ISR__RD_ERR"/>
        </register>
        <register name="MPDDRC_SAFETY" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="Safety Register">
          <bitfield name="ADDRESS" caption="Memory Device Address" mask="0xFFFFFFF"/>
          <bitfield name="EN" caption="Enable Periodic Check of Memory Device" mask="0x10000000" values="MPDDRC_SAFETY__EN"/>
        </register>
        <register name="MPDDRC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="MPDDRC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interruption Enable" mask="0x2" values="MPDDRC_WPMR__WPITEN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="MPDDRC_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="MPDDRC_WPMR__WPKEY"/>
        </register>
        <register name="MPDDRC_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Enable" mask="0x1" values="MPDDRC_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="MPDDRC_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="MPDDRC_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="MPDDRC_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0x3000000" values="MPDDRC_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="MPDDRC_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="MPDDRC_MR__MODE">
        <value name="NORMAL_CMD" caption="Normal Mode. Any access to the MPDDRC is decoded normally. To activate this mode, the command must be followed by a write to the DDR-SDRAM." value="0"/>
        <value name="NOP_CMD" caption="The MPDDRC issues a NOP command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." value="1"/>
        <value name="PRCGALL_CMD" caption="The MPDDRC issues the All Banks Precharge command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." value="2"/>
        <value name="LMR_CMD" caption="The MPDDRC issues a Load Mode Register command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." value="3"/>
        <value name="RFSH_CMD" caption="The MPDDRC issues an Autorefresh command when the DDR-SDRAM device is accessed regardless of the cycle. Previously, an All Banks Precharge command must be issued. To activate this mode, the command must be followed by a write to the DDR-SDRAM." value="4"/>
        <value name="EXT_LMR_CMD" caption="The MPDDRC issues an Extended Load Mode Register command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM. The write in the DDR-SDRAM must be done in the appropriate bank." value="5"/>
        <value name="DEEP_CALIB_MD" caption="Deep Power mode: Access to Deep Powerdown mode Calibration command: to calibrate RTT and RON values for the Process Voltage Temperature (PVT) (DDR3-SDRAM device)" value="6"/>
      </value-group>
      <value-group name="MPDDRC_CR__NC">
        <value name="DDR9_MDDR8_COL_BITS" caption="9 bits to define the column number, up to 512 columns, for DDR2/DDR3-SDRAM 8 bits to define the column number, up to 256 columns, for LPDDR1-SDRAM" value="0"/>
        <value name="DDR10_MDDR9_COL_BITS" caption="10 bits to define the column number, up to 1024 columns, for DDR2/DDR3-SDRAM 9 bits to define the column number, up to 512 columns, for LPDDR1-SDRAM" value="1"/>
        <value name="DDR11_MDDR10_COL_BITS" caption="11 bits to define the column number, up to 2048 columns, for DDR2/DDR3-SDRAM 10 bits to define the column number, up to 1024 columns, for LPDDR1-SDRAM" value="2"/>
        <value name="DDR12_MDDR11_COL_BITS" caption="12 bits to define the column number, up to 4096 columns, for DDR2/DDR3-SDRAM 11 bits to define the column number, up to 2048 columns, for LPDDR1-SDRAM" value="3"/>
      </value-group>
      <value-group name="MPDDRC_CR__NR">
        <value name="11_ROW_BITS" caption="11 bits to define the row number, up to 2048 rows" value="0"/>
        <value name="12_ROW_BITS" caption="12 bits to define the row number, up to 4096 rows" value="1"/>
        <value name="13_ROW_BITS" caption="13 bits to define the row number, up to 8192 rows" value="2"/>
        <value name="14_ROW_BITS" caption="14 bits to define the row number, up to 16384 rows" value="3"/>
      </value-group>
      <value-group name="MPDDRC_CR__CAS">
        <value name="DDR_CAS2" caption="LPDDR1 CAS Latency 2" value="2"/>
        <value name="DDR_CAS3" caption="DDR2/LPDDR1 CAS Latency 3" value="3"/>
        <value name="DDR_CAS4" caption="DDR2 CAS Latency 4" value="4"/>
        <value name="DDR_CAS5" caption="DDR2/DDR3 CAS Latency 5" value="5"/>
        <value name="DDR_CAS6" caption="DDR2/DDR3 CAS Latency 6" value="6"/>
      </value-group>
      <value-group name="MPDDRC_CR__DLL">
        <value name="RESET_DISABLED" caption="Disable DLL reset" value="0x0"/>
        <value name="RESET_ENABLED" caption="Enable DLL reset" value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_CR__DIC_DS">
        <value name="DDR2_NORMALSTRENGTH_DDR3_RZQ_6" caption="Normal drive strength (DDR2)- RZQ_6 (40 [NOM], DDR3)" value="0x0"/>
        <value name="DDR2_WEAKSTRENGTH_DDR3_RZQ_7" caption="Weak drive strength (DDR2)- RZQ_7 (34 [NOM], DDR3)" value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_CR__DIS_DLL">
        <value name="0" caption="Enable DLL." value="0"/>
        <value name="1" caption="Disable DLL." value="1"/>
      </value-group>
      <value-group name="MPDDRC_CR__OCD">
        <value name="DDR2_EXITCALIB" caption="Exit from OCD Calibration mode and maintain settings" value="0"/>
        <value name="DDR2_DEFAULT_CALIB" caption="OCD calibration default" value="7"/>
      </value-group>
      <value-group name="MPDDRC_CR__SUP_DDR3">
        <value name="0" caption="1.35V DDR3L-SDRAM is used." value="0"/>
        <value name="1" caption="1.5V DDR3-SDRAM is used." value="1"/>
      </value-group>
      <value-group name="MPDDRC_CR__DQMS">
        <value name="NOT_SHARED" caption="DQM is not shared with another controller" value="0x0"/>
        <value name="SHARED" caption="DQM is shared with another controller" value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_CR__LC_LPDDR1">
        <value name="NOT_2_BANKS" caption="Any type of memory devices except of low cost, low density Low Power DDR1." value="0x0"/>
        <value name="2_BANKS_LPDDR1" caption="Low-cost and low-density low-power DDR1. These devices have a density of 32 Mbits and are organized as two internal banks. To use this feature, the user has to define the type of memory and the data bus width (see Section 8.8 &quot;MPDDRC Memory Device Register&quot;). The 16-bit memory device is organized as 2 banks, 9 columns and 11 rows." value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_CR__NB">
        <value name="4_BANKS" caption="4-bank memory devices" value="0x0"/>
        <value name="8_BANKS" caption="8 banks. Only possible when using DDR2-SDRAMand DDR3-SDRAM devices." value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_CR__NDQS">
        <value name="ENABLED" caption="'Not DQS' is enabled." value="0x0"/>
        <value name="DISABLED" caption="'Not DQS' is disabled." value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_CR__DECOD">
        <value name="SEQUENTIAL" caption="Method for address mapping where banks alternate at each last DDR-SDRAM page of the current bank." value="0x0"/>
        <value name="INTERLEAVED" caption="Method for address mapping where banks alternate at each DDR-SDRAM end of page of the current bank." value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_CR__CAS_WR">
        <value name="DDR3_CAS5" caption="DDR3 CAS write latency 5, DLL must be enabled, DLL On mode" value="5"/>
        <value name="DDR3_CAS6" caption="DDR3 CAS write latency 6, DLL enabled or not, DLL On/Off mode" value="6"/>
      </value-group>
      <value-group name="MPDDRC_LPR__LPCB">
        <value name="NOLOWPOWER" caption="Low-power feature is inhibited. No Powerdown, Self-refresh and Deep power modes are issued to the DDR-SDRAM device." value="0"/>
        <value name="SELFREFRESH" caption="The MPDDRC issues a self-refresh command to the DDR-SDRAM device, the clock(s) is/are deactivated and the CKE signal is set low. The DDR-SDRAM device leaves the Self-refresh mode when accessed and reenters it after the access." value="1"/>
        <value name="POWERDOWN" caption="The MPDDRC issues a Powerdown command to the DDR-SDRAM device after each access, the CKE signal is set low. The DDR-SDRAM device leaves the Powerdown mode when accessed and reenters it after the access." value="2"/>
        <value name="DEEPPOWERDOWN" caption="The MPDDRC issues a Deep Powerdown command to the low-power DDR-SDRAM device." value="3"/>
      </value-group>
      <value-group name="MPDDRC_LPR__CLK_FR">
        <value name="DISABLED" caption="Clock(s) is/are not frozen." value="0x0"/>
        <value name="ENABLED" caption="Clock(s) is/are frozen." value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_LPR__DS">
        <value name="DS_FULL" caption="Full drive strength" value="0"/>
        <value name="DS_HALF" caption="Half drive strength" value="1"/>
        <value name="DS_QUARTER" caption="Quarter drive strength" value="2"/>
        <value name="DS_OCTANT" caption="Octant drive strength" value="3"/>
      </value-group>
      <value-group name="MPDDRC_LPR__TIMEOUT">
        <value name="NONE" caption="SDRAM Low-power mode is activated immediately after the end of the last transfer." value="0"/>
        <value name="DELAY_64_CLK" caption="SDRAM Low-power mode is activated 64 clock cycles after the end of the last transfer." value="1"/>
        <value name="DELAY_128_CLK" caption="SDRAM Low-power mode is activated 128 clock cycles after the end of the last transfer." value="2"/>
      </value-group>
      <value-group name="MPDDRC_LPR__SELFAUTO">
        <value name="0" caption="Upon exiting Self-refresh mode, active command is immediately performed after tXSNR. The autorefresh command is issued every 15.6 \xb5 s or less." value="0"/>
        <value name="1" caption="Upon exiting Self-refresh mode, autorefresh command is immediately performed after tXSNR." value="1"/>
      </value-group>
      <value-group name="MPDDRC_LPR__SRT">
        <value name="0" caption="1x refresh rate. Industrial and automative devices with temperatures that do not exceed 85\xfb C." value="0"/>
        <value name="1" caption="2x refresh rate. Provides a faster rate on industrial and automotive devices if temperature exceeds 85\xfb C." value="1"/>
      </value-group>
      <value-group name="MPDDRC_LPR__APDE">
        <value name="DDR2_FAST_EXIT" caption="Fast Exit from Power Down. DDR2-SDRAM and DDR3-SDRAM devices only." value="0x0"/>
        <value name="DDR2_SLOW_EXIT" caption="Slow Exit from Power Down. DDR2-SDRAM and DDR3-SDRAM devices only." value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_LPR__ASR">
        <value name="0" caption="Manual Self-refresh reference must be applied." value="0"/>
        <value name="1" caption="DRAM manages Self-refresh entry in either the normal or extended temperature range. In this mode, DRAM manages Self-refresh power consumption when operating conditions change - lower at low temperatures and higher at high temperatures." value="1"/>
      </value-group>
      <value-group name="MPDDRC_LPR__UPD_MR">
        <value name="NO_UPDATE" caption="Update of Load Mode and Extended Mode registers is disabled." value="0"/>
        <value name="UPDATE_SHAREDBUS" caption="MPDDRC shares an external bus. Automatic update is done during a refresh command and a pending read or write access in the SDRAM device." value="1"/>
        <value name="UPDATE_NOSHAREDBUS" caption="MPDDRC does not share an external bus. Automatic update is done before entering Self-refresh mode." value="2"/>
      </value-group>
      <value-group name="MPDDRC_MD__MD">
        <value name="LPDDR_SDRAM" caption="Low-power DDR1-SDRAM" value="3"/>
        <value name="DDR3_SDRAM" caption="DDR3-SDRAM" value="4"/>
        <value name="DDR2_SDRAM" caption="DDR2-SDRAM" value="6"/>
      </value-group>
      <value-group name="MPDDRC_MD__DBW">
        <value name="DBW_16_BITS" caption="Data bus width is 16 bits." value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_IO_CALIBR__EN_CALIB">
        <value name="DISABLE_CALIBRATION" caption="Calibration is disabled." value="0x0"/>
        <value name="ENABLE_CALIBRATION" caption="Calibration is enabled." value="0x1"/>
      </value-group>
      <value-group name="MPDDRC_OCMS__SCR_EN">
        <value name="0" caption="Disables &quot;Off-chip&quot; scrambling for SDRAM access." value="0"/>
        <value name="1" caption="Enables &quot;Off-chip&quot; scrambling for SDRAM access." value="1"/>
      </value-group>
      <value-group name="MPDDRC_OCMS__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on MPDDRC scrambling keys." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears MPDDRC scrambling keys." value="1"/>
      </value-group>
      <value-group name="MPDDRC_CONF_ARBITER__ARB">
        <value name="ROUND" caption="Round-Robin Policy" value="0"/>
        <value name="NB_REQUEST" caption="Request Policy" value="1"/>
        <value name="BANDWIDTH" caption="Bandwidth Policy" value="2"/>
        <value name="LQOS" caption="Quality of Service Policy" value="3"/>
      </value-group>
      <value-group name="MPDDRC_CONF_ARBITER__KEEP_LAYER">
        <value name="0" caption="No impact on arbitration scheme." value="0"/>
        <value name="1" caption="Some hosts, such as LCD or DMA, drive a signal named HNBREQ on the system bus to indicate the number of transfers to be performed. The host with the highest LQOS value and a HNBREQ value different from 0 continues to be granted, even during a last data phase with IDLE cycles. This function is effective if the type of arbitration is LQOS." value="1"/>
      </value-group>
      <value-group name="MPDDRC_CONF_ARBITER__BDW_MAX_CUR">
        <value name="0" caption="Current bandwidth is displayed." value="0"/>
        <value name="1" caption="Maximum of the bandwidth is displayed." value="1"/>
      </value-group>
      <value-group name="MPDDRC_CONF_ARBITER__RQ_WD_P">
        <value name="0" caption="Number of requests is selected." value="0"/>
        <value name="1" caption="Number of words is selected." value="1"/>
      </value-group>
      <value-group name="MPDDRC_CONF_ARBITER__MA_PR_P">
        <value name="0" caption="Number of requests or words is provided by the host, if the host supports this feature." value="0"/>
        <value name="1" caption="Number of requests or words is provided by software, see &quot;NRQ_NWD_BDW_Px: Number of Requests, Number of Words or Bandwidth Allocation from Port 0-1-2-3&quot;." value="1"/>
      </value-group>
      <value-group name="MPDDRC_CONF_ARBITER__BDW_BURST_P">
        <value name="0" caption="The arbitration is done when the bandwidth limit defined in MPDDRC_BDW_PORT_0123/456.BDW_Px is reached. If the bandwidth limit is reached during a burst access, the burst is completed." value="0"/>
        <value name="1" caption="The arbitration is done when the bandwidth limit defined in MPDDRC_BDW_PORT_0123/456.BDW_Px is reached. If the bandwidth limit is reached during a burst access, the burst is broken." value="1"/>
      </value-group>
      <value-group name="MPDDRC_RD_DATA_PATH__SHIFT_SAMPLING">
        <value name="NO_SHIFT" caption="Initial sampling point." value="0"/>
        <value name="SHIFT_ONE_CYCLE" caption="Sampling point is shifted by one cycle." value="1"/>
        <value name="SHIFT_TWO_CYCLES" caption="Sampling point is shifted by two cycles." value="2"/>
        <value name="SHIFT_THREE_CYCLES" caption="Sampling point is shifted by three cycles, unique for DDR2 and DDR3. Not applicable for LPDDR1devices" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MCFGR__EN_MONI">
        <value name="0" caption="Monitor is disabled." value="0"/>
        <value name="1" caption="Monitor is enabled." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MCFGR__SOFT_RESET">
        <value name="0" caption="Soft reset is not performed." value="0"/>
        <value name="1" caption="Soft reset is performed." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MCFGR__RUN">
        <value name="0" caption="Monitoring is halted. All counters are stopped." value="0"/>
        <value name="1" caption="Monitoring is launched." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MCFGR__READ_WRITE">
        <value name="TRIG_RD_WR" caption="Read and Write accesses are triggered." value="0"/>
        <value name="TRIG_WR" caption="Only Write accesses are triggered." value="1"/>
        <value name="TRIG_RD" caption="Only Read accesses are triggered." value="2"/>
      </value-group>
      <value-group name="MPDDRC_MCFGR__REFR_CALIB">
        <value name="0" caption="Monitoring does not depend on Autorefresh mode, Self-refresh mode, Powerdown mode, DLL nor calibration impact." value="0"/>
        <value name="1" caption="Monitoring depends on Autorefresh mode, Self-refresh mode, Powerdown mode, DLL and calibration impact./mi/m." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MCFGR__INFO">
        <value name="MAX_WAIT" caption="Information concerning the transfer with the longest waiting time" value="0"/>
        <value name="NB_TRANSFERS" caption="Number of transfers on the port" value="1"/>
        <value name="TOTAL_LATENCY" caption="Total latency on the port" value="2"/>
        <value name="MAX_WAIT_QOS01" caption="Information concerning the transfer with the longest waiting time, depending on QOS values (0 and 1)" value="4"/>
        <value name="MAX_WAIT_QOS23" caption="Information concerning the transfer with the longest waiting time, depending on QOS values (2 and 3)" value="5"/>
        <value name="TOTAL_CYCLE_COUNT" caption="Indicates the total number of cycles from beginning to end of monitoring." value="6"/>
      </value-group>
      <value-group name="MPDDRC_MINFO0__BURST">
        <value name="SINGLE" caption="Single transfer" value="0"/>
        <value name="INCR" caption="Incrementing burst of unspecified length" value="1"/>
        <value name="WRAP4" caption="4-beat wrapping burst" value="2"/>
        <value name="INCR4" caption="4-beat incrementing burst" value="3"/>
        <value name="WRAP8" caption="8-beat wrapping burst" value="4"/>
        <value name="INCR8" caption="8-beat incrementing burst" value="5"/>
        <value name="WRAP16" caption="16-beat wrapping burst" value="6"/>
        <value name="INCR16" caption="16-beat incrementing burst" value="7"/>
      </value-group>
      <value-group name="MPDDRC_MINFO0__SIZE">
        <value name="8BITS" caption="Byte transfer" value="0"/>
        <value name="16BITS" caption="Halfword transfer" value="1"/>
        <value name="32BITS" caption="Word transfer" value="2"/>
        <value name="64BITS" caption="Dword transfer" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO0__READ_WRITE">
        <value name="0" caption="Read transfer." value="0"/>
        <value name="1" caption="Write transfer." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MINFO0__LQOS">
        <value name="BACKGROUND" caption="Background transfers" value="0"/>
        <value name="BANDWIDTH" caption="Bandwidth sensitive" value="1"/>
        <value name="SENSITIVE_LAT" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL_LAT" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO1__BURST">
        <value name="SINGLE" caption="Single transfer" value="0"/>
        <value name="INCR" caption="Incrementing burst of unspecified length" value="1"/>
        <value name="WRAP4" caption="4-beat wrapping burst" value="2"/>
        <value name="INCR4" caption="4-beat incrementing burst" value="3"/>
        <value name="WRAP8" caption="8-beat wrapping burst" value="4"/>
        <value name="INCR8" caption="8-beat incrementing burst" value="5"/>
        <value name="WRAP16" caption="16-beat wrapping burst" value="6"/>
        <value name="INCR16" caption="16-beat incrementing burst" value="7"/>
      </value-group>
      <value-group name="MPDDRC_MINFO1__SIZE">
        <value name="8BITS" caption="Byte transfer" value="0"/>
        <value name="16BITS" caption="Halfword transfer" value="1"/>
        <value name="32BITS" caption="Word transfer" value="2"/>
        <value name="64BITS" caption="Dword transfer" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO1__READ_WRITE">
        <value name="0" caption="Read transfer." value="0"/>
        <value name="1" caption="Write transfer." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MINFO1__LQOS">
        <value name="BACKGROUND" caption="Background transfers" value="0"/>
        <value name="BANDWIDTH" caption="Bandwidth sensitive" value="1"/>
        <value name="SENSITIVE_LAT" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL_LAT" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO2__BURST">
        <value name="SINGLE" caption="Single transfer" value="0"/>
        <value name="INCR" caption="Incrementing burst of unspecified length" value="1"/>
        <value name="WRAP4" caption="4-beat wrapping burst" value="2"/>
        <value name="INCR4" caption="4-beat incrementing burst" value="3"/>
        <value name="WRAP8" caption="8-beat wrapping burst" value="4"/>
        <value name="INCR8" caption="8-beat incrementing burst" value="5"/>
        <value name="WRAP16" caption="16-beat wrapping burst" value="6"/>
        <value name="INCR16" caption="16-beat incrementing burst" value="7"/>
      </value-group>
      <value-group name="MPDDRC_MINFO2__SIZE">
        <value name="8BITS" caption="Byte transfer" value="0"/>
        <value name="16BITS" caption="Halfword transfer" value="1"/>
        <value name="32BITS" caption="Word transfer" value="2"/>
        <value name="64BITS" caption="Dword transfer" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO2__READ_WRITE">
        <value name="0" caption="Read transfer." value="0"/>
        <value name="1" caption="Write transfer." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MINFO2__LQOS">
        <value name="BACKGROUND" caption="Background transfers" value="0"/>
        <value name="BANDWIDTH" caption="Bandwidth sensitive" value="1"/>
        <value name="SENSITIVE_LAT" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL_LAT" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO3__BURST">
        <value name="SINGLE" caption="Single transfer" value="0"/>
        <value name="INCR" caption="Incrementing burst of unspecified length" value="1"/>
        <value name="WRAP4" caption="4-beat wrapping burst" value="2"/>
        <value name="INCR4" caption="4-beat incrementing burst" value="3"/>
        <value name="WRAP8" caption="8-beat wrapping burst" value="4"/>
        <value name="INCR8" caption="8-beat incrementing burst" value="5"/>
        <value name="WRAP16" caption="16-beat wrapping burst" value="6"/>
        <value name="INCR16" caption="16-beat incrementing burst" value="7"/>
      </value-group>
      <value-group name="MPDDRC_MINFO3__SIZE">
        <value name="8BITS" caption="Byte transfer" value="0"/>
        <value name="16BITS" caption="Halfword transfer" value="1"/>
        <value name="32BITS" caption="Word transfer" value="2"/>
        <value name="64BITS" caption="Dword transfer" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO3__READ_WRITE">
        <value name="0" caption="Read transfer." value="0"/>
        <value name="1" caption="Write transfer." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MINFO3__LQOS">
        <value name="BACKGROUND" caption="Background transfers" value="0"/>
        <value name="BANDWIDTH" caption="Bandwidth sensitive" value="1"/>
        <value name="SENSITIVE_LAT" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL_LAT" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO4__BURST">
        <value name="SINGLE" caption="Single transfer" value="0"/>
        <value name="INCR" caption="Incrementing burst of unspecified length" value="1"/>
        <value name="WRAP4" caption="4-beat wrapping burst" value="2"/>
        <value name="INCR4" caption="4-beat incrementing burst" value="3"/>
        <value name="WRAP8" caption="8-beat wrapping burst" value="4"/>
        <value name="INCR8" caption="8-beat incrementing burst" value="5"/>
        <value name="WRAP16" caption="16-beat wrapping burst" value="6"/>
        <value name="INCR16" caption="16-beat incrementing burst" value="7"/>
      </value-group>
      <value-group name="MPDDRC_MINFO4__SIZE">
        <value name="8BITS" caption="Byte transfer" value="0"/>
        <value name="16BITS" caption="Halfword transfer" value="1"/>
        <value name="32BITS" caption="Word transfer" value="2"/>
        <value name="64BITS" caption="Dword transfer" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO4__READ_WRITE">
        <value name="0" caption="Read transfer." value="0"/>
        <value name="1" caption="Write transfer." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MINFO4__LQOS">
        <value name="BACKGROUND" caption="Background transfers" value="0"/>
        <value name="BANDWIDTH" caption="Bandwidth sensitive" value="1"/>
        <value name="SENSITIVE_LAT" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL_LAT" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO5__BURST">
        <value name="SINGLE" caption="Single transfer" value="0"/>
        <value name="INCR" caption="Incrementing burst of unspecified length" value="1"/>
        <value name="WRAP4" caption="4-beat wrapping burst" value="2"/>
        <value name="INCR4" caption="4-beat incrementing burst" value="3"/>
        <value name="WRAP8" caption="8-beat wrapping burst" value="4"/>
        <value name="INCR8" caption="8-beat incrementing burst" value="5"/>
        <value name="WRAP16" caption="16-beat wrapping burst" value="6"/>
        <value name="INCR16" caption="16-beat incrementing burst" value="7"/>
      </value-group>
      <value-group name="MPDDRC_MINFO5__SIZE">
        <value name="8BITS" caption="Byte transfer" value="0"/>
        <value name="16BITS" caption="Halfword transfer" value="1"/>
        <value name="32BITS" caption="Word transfer" value="2"/>
        <value name="64BITS" caption="Dword transfer" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO5__READ_WRITE">
        <value name="0" caption="Read transfer." value="0"/>
        <value name="1" caption="Write transfer." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MINFO5__LQOS">
        <value name="BACKGROUND" caption="Background transfers" value="0"/>
        <value name="BANDWIDTH" caption="Bandwidth sensitive" value="1"/>
        <value name="SENSITIVE_LAT" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL_LAT" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO6__BURST">
        <value name="SINGLE" caption="Single transfer" value="0"/>
        <value name="INCR" caption="Incrementing burst of unspecified length" value="1"/>
        <value name="WRAP4" caption="4-beat wrapping burst" value="2"/>
        <value name="INCR4" caption="4-beat incrementing burst" value="3"/>
        <value name="WRAP8" caption="8-beat wrapping burst" value="4"/>
        <value name="INCR8" caption="8-beat incrementing burst" value="5"/>
        <value name="WRAP16" caption="16-beat wrapping burst" value="6"/>
        <value name="INCR16" caption="16-beat incrementing burst" value="7"/>
      </value-group>
      <value-group name="MPDDRC_MINFO6__SIZE">
        <value name="8BITS" caption="Byte transfer" value="0"/>
        <value name="16BITS" caption="Halfword transfer" value="1"/>
        <value name="32BITS" caption="Word transfer" value="2"/>
        <value name="64BITS" caption="Dword transfer" value="3"/>
      </value-group>
      <value-group name="MPDDRC_MINFO6__READ_WRITE">
        <value name="0" caption="Read transfer." value="0"/>
        <value name="1" caption="Write transfer." value="1"/>
      </value-group>
      <value-group name="MPDDRC_MINFO6__LQOS">
        <value name="BACKGROUND" caption="Background transfers" value="0"/>
        <value name="BANDWIDTH" caption="Bandwidth sensitive" value="1"/>
        <value name="SENSITIVE_LAT" caption="Latency sensitive" value="2"/>
        <value name="CRITICAL_LAT" caption="Latency critical" value="3"/>
      </value-group>
      <value-group name="MPDDRC_ISR__SEC">
        <value name="0" caption="There is no security report in MPDDRC_WPSR." value="0"/>
        <value name="1" caption="One security flag is set in MPDDRC_WPSR." value="1"/>
      </value-group>
      <value-group name="MPDDRC_ISR__RD_ERR">
        <value name="0" caption="There is no error during memory check." value="0"/>
        <value name="1" caption="There is one error during memory check." value="1"/>
      </value-group>
      <value-group name="MPDDRC_SAFETY__EN">
        <value name="0" caption="Memory check is disabled." value="0"/>
        <value name="1" caption="Memory check is enabled." value="1"/>
      </value-group>
      <value-group name="MPDDRC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x444452 (&quot;DDR&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x444452 (&quot;DDR&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="MPDDRC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x444452 (&quot;DDR&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x444452 (&quot;DDR&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="MPDDRC_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in MPDDRC_WPSR.WPVSRC and the last software control error type is reported in MPDDRC_WPSR.SWETYP. The MPDDRC_ISR.SEC flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in MPDDRC_WPSR.WPVSRC and only the first software control error type is reported in MPDDRC_WPSR.SWETYP. The MPDDRC_ISR.SEC flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="MPDDRC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN and WPITEN bits. Always reads as 0." value="0x444452"/>
      </value-group>
      <value-group name="MPDDRC_WPSR__WPVS">
        <value name="0" caption="No write protection violation occurred since the last read of this register (MPDDRC_WPSR)." value="0"/>
        <value name="1" caption="A write protection violation occurred since the last read of this register (MPDDRC_WPSR). If this violation is an unauthorized attempt to write a control register, the associated violation is reported into the WPVSRC field." value="1"/>
      </value-group>
      <value-group name="MPDDRC_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of MPDDRC_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of MPDDRC_WPSR. This flag can only be set in case of an abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="MPDDRC_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of MPDDRC_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of MPDDRC_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="MPDDRC_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of MPDDRC_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of MPDDRC_WPSR. The field SWE details the type of software error. The associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="MPDDRC_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (warning)." value="0"/>
        <value name="WRITE_RO" caption="MPDDRC is enabled and a write access has been performed on a read-only register (warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (warning)." value="2"/>
        <value name="W_AFTER_INIT" caption="Abnormal use of MPDDRC user interface when memory device is already configured and initialized, i.e., if MPDDRC_RTR.COUNT &gt; 0 (error)." value="3"/>
      </value-group>
      <value-group name="MPDDRC_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality is performed." value="0"/>
        <value name="ERROR" caption="An access is performed into some registers after memory device initialization sequence." value="1"/>
      </value-group>
    </module>
    <module name="OTPC" id="44105" version="202" caption="OTP Memory Controller">
      <register-group name="OTPC" caption="OTP Memory Controller">
        <register name="OTPC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="PGM" caption="Program Packet" mask="0x1" values="OTPC_CR__PGM"/>
          <bitfield name="CKSGEN" caption="Generate Checksum" mask="0x2" values="OTPC_CR__CKSGEN"/>
          <bitfield name="INVLD" caption="Invalidate Packet" mask="0x4" values="OTPC_CR__INVLD"/>
          <bitfield name="HIDE" caption="Hide Packet" mask="0x10" values="OTPC_CR__HIDE"/>
          <bitfield name="READ" caption="Read Packet" mask="0x40" values="OTPC_CR__READ"/>
          <bitfield name="FLUSH" caption="Flush Temporary Registers" mask="0x80" values="OTPC_CR__FLUSH"/>
          <bitfield name="KBSTART" caption="Key Bus Transfer Start" mask="0x100" values="OTPC_CR__KBSTART"/>
          <bitfield name="KBSTOP" caption="Key Bus Transfer Stop" mask="0x200" values="OTPC_CR__KBSTOP"/>
          <bitfield name="REPAIR" caption="Live Repair" mask="0x1000" values="OTPC_CR__REPAIR"/>
          <bitfield name="REFRESH" caption="Refresh the Area" mask="0x8000" values="OTPC_CR__REFRESH"/>
          <bitfield name="KEY" caption="Programming Key" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="UHCRRDIS" caption="User Hardware Configuration Register Read Disable" mask="0x1" values="OTPC_MR__UHCRRDIS"/>
          <bitfield name="NPCKT" caption="New Packet" mask="0x10" values="OTPC_MR__NPCKT"/>
          <bitfield name="EMUL" caption="Emulation Enable" mask="0x80" values="OTPC_MR__EMUL"/>
          <bitfield name="RDDIS" caption="Read Disable" mask="0x100" values="OTPC_MR__RDDIS"/>
          <bitfield name="WRDIS" caption="Write Disable" mask="0x200" values="OTPC_MR__WRDIS"/>
          <bitfield name="KBDST" caption="Key Bus Destination" mask="0x1000" values="OTPC_MR__KBDST"/>
          <bitfield name="LOCK" caption="Lock Register" mask="0x8000" values="OTPC_MR__LOCK"/>
          <bitfield name="ADDR" caption="Address" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_AR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Address Register">
          <bitfield name="DADDR" caption="Data Address" mask="0xFF"/>
          <bitfield name="INCRT" caption="Increment Type" mask="0x10000" values="OTPC_AR__INCRT"/>
        </register>
        <register name="OTPC_SR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="PGM" caption="Programming On-Going" mask="0x1" values="OTPC_SR__PGM"/>
          <bitfield name="LOCK" caption="Lock On-Going" mask="0x2" values="OTPC_SR__LOCK"/>
          <bitfield name="INVLD" caption="Invalidation On-Going" mask="0x4" values="OTPC_SR__INVLD"/>
          <bitfield name="EMUL" caption="Emulation Enabled" mask="0x8" values="OTPC_SR__EMUL"/>
          <bitfield name="MKBB" caption="Master Key Bus Busy" mask="0x10" values="OTPC_SR__MKBB"/>
          <bitfield name="SKBB" caption="Slave Key Bus Busy" mask="0x20" values="OTPC_SR__SKBB"/>
          <bitfield name="READ" caption="Read On-Going" mask="0x40" values="OTPC_SR__READ"/>
          <bitfield name="FLUSH" caption="Flush On-Going" mask="0x80" values="OTPC_SR__FLUSH"/>
          <bitfield name="HIDE" caption="Hiding On-Going" mask="0x100" values="OTPC_SR__HIDE"/>
          <bitfield name="ONEF" caption="One Found" mask="0x200" values="OTPC_SR__ONEF"/>
          <bitfield name="MNT" caption="Maintenance On-Going" mask="0x8000" values="OTPC_SR__MNT"/>
        </register>
        <register name="OTPC_IER" offset="0x10" rw="W" size="4" atomic-op="set:OTPC_IMR" caption="Interrupt Enable Register">
          <bitfield name="EOP" caption="End Of Programming Interrupt Enable" mask="0x1"/>
          <bitfield name="EOL" caption="End Of Locking Interrupt Enable" mask="0x2"/>
          <bitfield name="EOI" caption="End Of Invalidation Interrupt Enable" mask="0x4"/>
          <bitfield name="EOKT" caption="End Of Key Transfer Interrupt Enable" mask="0x8"/>
          <bitfield name="PGERR" caption="Programming Error Interrupt Enable" mask="0x10"/>
          <bitfield name="LKERR" caption="Locking Error Interrupt Enable" mask="0x20"/>
          <bitfield name="IVERR" caption="Invalidation Error Interrupt Enable" mask="0x40"/>
          <bitfield name="WERR" caption="Write Error Interrupt Enable" mask="0x80"/>
          <bitfield name="EOR" caption="End Of Read Interrupt Enable" mask="0x100"/>
          <bitfield name="EOF" caption="End Of Flush Interrupt Enable" mask="0x200"/>
          <bitfield name="EOH" caption="End Of Hide Interrupt Enable" mask="0x400"/>
          <bitfield name="EORF" caption="End Of Refresh Interrupt Enable" mask="0x800"/>
          <bitfield name="CKERR" caption="Checksum Check Error Interrupt Enable" mask="0x1000"/>
          <bitfield name="COERR" caption="Corruption Error Interrupt Enable" mask="0x2000"/>
          <bitfield name="HDERR" caption="Hide Error Interrupt Enable" mask="0x4000"/>
          <bitfield name="KBERR" caption="Key Bus Error Interrupt Enable" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x10000000"/>
        </register>
        <register name="OTPC_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:OTPC_IMR" caption="Interrupt Disable Register">
          <bitfield name="EOP" caption="End Of Programming Interrupt Disable" mask="0x1"/>
          <bitfield name="EOL" caption="End Of Locking Interrupt Disable" mask="0x2"/>
          <bitfield name="EOI" caption="End Of Invalidation Interrupt Disable" mask="0x4"/>
          <bitfield name="EOKT" caption="End Of Key Transfer Interrupt Disable" mask="0x8"/>
          <bitfield name="PGERR" caption="Programming Error Interrupt Disable" mask="0x10"/>
          <bitfield name="LKERR" caption="Locking Error Interrupt Disable" mask="0x20"/>
          <bitfield name="IVERR" caption="Invalidation Error Interrupt Disable" mask="0x40"/>
          <bitfield name="WERR" caption="Write Error Interrupt Disable" mask="0x80"/>
          <bitfield name="EOR" caption="End Of Read Interrupt Disable" mask="0x100"/>
          <bitfield name="EOF" caption="End Of Flush Interrupt Disable" mask="0x200"/>
          <bitfield name="EOH" caption="End Of Hide Interrupt Disable" mask="0x400"/>
          <bitfield name="EORF" caption="End Of Refresh Interrupt Disable" mask="0x800"/>
          <bitfield name="CKERR" caption="Checksum Check Error Interrupt Disable" mask="0x1000"/>
          <bitfield name="COERR" caption="Corruption Error Interrupt Disable" mask="0x2000"/>
          <bitfield name="HDERR" caption="Hide Error Interrupt Disable" mask="0x4000"/>
          <bitfield name="KBERR" caption="Key Bus Error Interrupt Disable" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x10000000"/>
        </register>
        <register name="OTPC_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="EOP" caption="End Of Programming Interrupt Mask" mask="0x1"/>
          <bitfield name="EOL" caption="End Of Locking Interrupt Mask" mask="0x2"/>
          <bitfield name="EOI" caption="End Of Invalidation Interrupt Mask" mask="0x4"/>
          <bitfield name="EOKT" caption="End Of Key Transfer Interrupt Mask" mask="0x8"/>
          <bitfield name="PGERR" caption="Programming Error Interrupt Mask" mask="0x10"/>
          <bitfield name="LKERR" caption="Locking Error Interrupt Mask" mask="0x20"/>
          <bitfield name="IVERR" caption="Invalidation Error Interrupt Mask" mask="0x40"/>
          <bitfield name="WERR" caption="Write Error Interrupt Mask" mask="0x80"/>
          <bitfield name="EOR" caption="End Of Read Interrupt Mask" mask="0x100"/>
          <bitfield name="EOF" caption="End Of Flush Interrupt Mask" mask="0x200"/>
          <bitfield name="EOH" caption="End Of Hide Interrupt Mask" mask="0x400"/>
          <bitfield name="EORF" caption="End Of Refresh Interrupt Mask" mask="0x800"/>
          <bitfield name="CKERR" caption="Checksum Check Error Interrupt Mask" mask="0x1000"/>
          <bitfield name="COERR" caption="Corruption Error Interrupt Mask" mask="0x2000"/>
          <bitfield name="HDERR" caption="Hide Error Interrupt Mask" mask="0x4000"/>
          <bitfield name="KBERR" caption="Key Bus Error Interrupt Mask" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x10000000"/>
        </register>
        <register name="OTPC_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="EOP" caption="End Of Programming (cleared on read)" mask="0x1" values="OTPC_ISR__EOP"/>
          <bitfield name="EOL" caption="End Of Locking (cleared on read)" mask="0x2" values="OTPC_ISR__EOL"/>
          <bitfield name="EOI" caption="End Of Invalidation (cleared on read)" mask="0x4" values="OTPC_ISR__EOI"/>
          <bitfield name="EOKT" caption="End Of Key Transfer (cleared on read)" mask="0x8" values="OTPC_ISR__EOKT"/>
          <bitfield name="PGERR" caption="Programming Error (cleared on read)" mask="0x10" values="OTPC_ISR__PGERR"/>
          <bitfield name="LKERR" caption="Locking Error (cleared on read)" mask="0x20" values="OTPC_ISR__LKERR"/>
          <bitfield name="IVERR" caption="Invalidation Error (cleared on read)" mask="0x40" values="OTPC_ISR__IVERR"/>
          <bitfield name="WERR" caption="Write Error (cleared on read)" mask="0x80" values="OTPC_ISR__WERR"/>
          <bitfield name="EOR" caption="End Of Read (cleared on read)" mask="0x100" values="OTPC_ISR__EOR"/>
          <bitfield name="EOF" caption="End Of Flush (cleared on read)" mask="0x200" values="OTPC_ISR__EOF"/>
          <bitfield name="EOH" caption="End Of Hide (cleared on read)" mask="0x400" values="OTPC_ISR__EOH"/>
          <bitfield name="EORF" caption="End Of Refresh (cleared on read)" mask="0x800" values="OTPC_ISR__EORF"/>
          <bitfield name="CKERR" caption="Checksum Check Error (cleared on read)" mask="0x1000" values="OTPC_ISR__CKERR"/>
          <bitfield name="COERR" caption="Corruption Error (cleared on read)" mask="0x2000" values="OTPC_ISR__COERR"/>
          <bitfield name="HDERR" caption="Hide Error (cleared on read)" mask="0x4000" values="OTPC_ISR__HDERR"/>
          <bitfield name="KBERR" caption="Key Bus Error (cleared on read)" mask="0x10000" values="OTPC_ISR__KBERR"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x10000000" values="OTPC_ISR__SECE"/>
        </register>
        <register name="OTPC_HR" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Header Register">
          <bitfield name="PACKET" caption="Packet Type" mask="0x7" values="OTPC_HR__PACKET"/>
          <bitfield name="LOCK" caption="Lock Status" mask="0x8" values="OTPC_HR__LOCK"/>
          <bitfield name="INVLD" caption="Invalid Status" mask="0x30"/>
          <bitfield name="ONE" caption="One" mask="0x80"/>
          <bitfield name="SIZE" caption="Packet Size" mask="0xFF00"/>
          <bitfield name="CHECKSUM" caption="Packet Checksum" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_DR" offset="0x24" rw="RW" size="4" atomic-op="clear:OTPC_SR" initval="0x00000000" caption="Data Register">
          <bitfield name="DATA" caption="Packet Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_BAR" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Boot Addresses Register">
          <bitfield name="BCADDR" caption="Boot Configuration Address" mask="0xFFFF"/>
          <bitfield name="SBCADDR" caption="Secure Boot Configuration Address" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_CAR" offset="0x34" rw="R" size="4" initval="0x00000000" caption="Custom Address Register">
          <bitfield name="CADDR" caption="Custom Address" mask="0xFFFF"/>
        </register>
        <register name="OTPC_LRMR" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Live Repair Mode Register">
          <bitfield name="FREQ" caption="Automatic Live Repair Frequency" mask="0x3" values="OTPC_LRMR__FREQ"/>
          <bitfield name="EN" caption="Automatic Live Repair Enable" mask="0x10" values="OTPC_LRMR__EN"/>
          <bitfield name="KEY" caption="Programming Key" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_UHC0R" offset="0x50" rw="R" size="4" initval="0x00000000" caption="User Hardware Configuration 0 Register">
          <bitfield name="JTAGDIS" caption="JTAG Disable" mask="0xFF" values="OTPC_UHC0R__JTAGDIS"/>
        </register>
        <register name="OTPC_UHC1R" offset="0x54" rw="R" size="4" initval="0x00000000" caption="User Hardware Configuration 1 Register">
          <bitfield name="URDDIS" caption="User Read Disable" mask="0x1" values="OTPC_UHC1R__URDDIS"/>
          <bitfield name="UPGDIS" caption="User programming Disable" mask="0x2" values="OTPC_UHC1R__UPGDIS"/>
          <bitfield name="UHCINVDIS" caption="User Hardware Configuration Packet Invalidation Disable" mask="0x4" values="OTPC_UHC1R__UHCINVDIS"/>
          <bitfield name="UHCLKDIS" caption="User Hardware Configuration Packet Lock Disable" mask="0x8" values="OTPC_UHC1R__UHCLKDIS"/>
          <bitfield name="UHCPGDIS" caption="User Hardware Configuration Packet Program Disable" mask="0x10" values="OTPC_UHC1R__UHCPGDIS"/>
          <bitfield name="BCINVDIS" caption="Boot Configuration Packet Invalidation Disable" mask="0x20" values="OTPC_UHC1R__BCINVDIS"/>
          <bitfield name="BCLKDIS" caption="Boot Configuration Packet Lock Disable" mask="0x40" values="OTPC_UHC1R__BCLKDIS"/>
          <bitfield name="BCPGDIS" caption="Boot Configuration Packet Program Disable" mask="0x80" values="OTPC_UHC1R__BCPGDIS"/>
          <bitfield name="SBCINVDIS" caption="Secure Boot Configuration Packet Invalidation Disable" mask="0x100" values="OTPC_UHC1R__SBCINVDIS"/>
          <bitfield name="SBCLKDIS" caption="Secure Boot Configuration Packet Lock Disable" mask="0x200" values="OTPC_UHC1R__SBCLKDIS"/>
          <bitfield name="SBCPGDIS" caption="Secure Boot Configuration Packet Program Disable" mask="0x400" values="OTPC_UHC1R__SBCPGDIS"/>
          <bitfield name="CINVDIS" caption="Custom Packet Invalidation Disable" mask="0x4000" values="OTPC_UHC1R__CINVDIS"/>
          <bitfield name="CLKDIS" caption="Custom Packet Lock Disable" mask="0x8000" values="OTPC_UHC1R__CLKDIS"/>
          <bitfield name="CPGDIS" caption="Custom Packet Program Disable" mask="0x10000" values="OTPC_UHC1R__CPGDIS"/>
          <bitfield name="URFDIS" caption="User Refresh Disable" mask="0x20000" values="OTPC_UHC1R__URFDIS"/>
        </register>
        <register name="OTPC_UID0R" offset="0x60" rw="R" size="4" caption="Product UID 0 Register">
          <bitfield name="UID" caption="Unique Product ID" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_UID1R" offset="0x64" rw="R" size="4" caption="Product UID 1 Register">
          <bitfield name="UID" caption="Unique Product ID" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_UID2R" offset="0x68" rw="R" size="4" caption="Product UID 2 Register">
          <bitfield name="UID" caption="Unique Product ID" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_UID3R" offset="0x6C" rw="R" size="4" caption="Product UID 3 Register">
          <bitfield name="UID" caption="Unique Product ID" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPCFEN" caption="Write Protection Configuration Enable" mask="0x1" values="OTPC_WPMR__WPCFEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="OTPC_WPMR__WPITEN"/>
          <bitfield name="WPCTEN" caption="Write Protection Control Enable" mask="0x4" values="OTPC_WPMR__WPCTEN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="OTPC_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="OTPC_WPMR__WPKEY"/>
        </register>
        <register name="OTPC_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="OTPC_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="OTPC_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="OTPC_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="OTPC_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type" mask="0xF000000" values="OTPC_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class" mask="0x80000000" values="OTPC_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="OTPC_CR__PGM">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The selected packet is written." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__CKSGEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Generates and programs the selected packet checksum. This action also locks the packet." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__INVLD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Invalidates the selected packet." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__HIDE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The selected packet is not readable anymore until the next reset." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__READ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a read sequence of the selected packet." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__FLUSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a flush of the temporary registers used to store the payload of the packet." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__KBSTART">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a transfer through the Master Key bus." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__KBSTOP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Stops an on-going transfer on the Master Key bus." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__REPAIR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts the OTP live repair." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__REFRESH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a refresh of the area." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__UHCRRDIS">
        <value name="0" caption="The User Hardware Configuration register can be read through the User Interface." value="0"/>
        <value name="1" caption="The User Hardware Configuration register cannot be read through the User Interface." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__NPCKT">
        <value name="0" caption="Updates the packet defined at the ADDR address." value="0"/>
        <value name="1" caption="Creates a new packet." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__EMUL">
        <value name="0" caption="The Emulation mode of the User area is disabled, all accesses are computed in the OTP memory." value="0"/>
        <value name="1" caption="The Emulation mode of the User area is enabled, all accesses are computed in the Emulation memory." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__RDDIS">
        <value name="0" caption="The read capability of the OTPC_HR and OTPC_DR registers are enabled." value="0"/>
        <value name="1" caption="The read capability of the OTPC_HR and OTPC_DR registers are disabled. In case of read, the returned value is 0." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__WRDIS">
        <value name="0" caption="The write capability of the OTPC_DR register is enabled." value="0"/>
        <value name="1" caption="The write capability of the OTPC_DR register is disabled." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__KBDST">
        <value name="TDES" caption="The TDES is the destination of the key transfer." value="0x0"/>
        <value name="AES" caption="The AES is the destination of the key transfer." value="0x1"/>
      </value-group>
      <value-group name="OTPC_MR__LOCK">
        <value name="0" caption="The OTPC_MR register is unlocked; write access changes its value." value="0"/>
        <value name="1" caption="The OTPC_MR register is locked; write access does not change its value." value="1"/>
      </value-group>
      <value-group name="OTPC_AR__INCRT">
        <value name="AFTER_READ" caption="Increment DADDR after a read of OTPC_DR." value="0x0"/>
        <value name="AFTER_WRITE" caption="Increment DADDR after a write of OTPC_DR." value="0x1"/>
      </value-group>
      <value-group name="OTPC_SR__PGM">
        <value name="0" caption="No packet programming is on-going." value="0"/>
        <value name="1" caption="A packet programming is running." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__LOCK">
        <value name="0" caption="No packet locking is on-going." value="0"/>
        <value name="1" caption="A packet locking is running." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__INVLD">
        <value name="0" caption="No packet invalidation is on-going." value="0"/>
        <value name="1" caption="A packet invalidation is running." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__EMUL">
        <value name="0" caption="The User area Emulation mode is disabled." value="0"/>
        <value name="1" caption="The User area Emulation mode is enabled." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__MKBB">
        <value name="0" caption="The Master Key bus is not busy." value="0"/>
        <value name="1" caption="The Master Key bus is busy." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__SKBB">
        <value name="0" caption="The Slave Key bus is not busy." value="0"/>
        <value name="1" caption="The Slave Key bus is busy." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__READ">
        <value name="0" caption="No packet read is on-going." value="0"/>
        <value name="1" caption="A packet read is running." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__FLUSH">
        <value name="0" caption="The temporary registers are not flushed." value="0"/>
        <value name="1" caption="The temporary registers are being flushed." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__HIDE">
        <value name="0" caption="No packet hiding is on-going." value="0"/>
        <value name="1" caption="A packet hiding is on-going." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__ONEF">
        <value name="0" caption="No bit at '1' found during the last packet read." value="0"/>
        <value name="1" caption="At least one '1' has been found during the last packet read." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__MNT">
        <value name="0" caption="The OTP live repair is not running." value="0"/>
        <value name="1" caption="The OTP live repair is running, OTP maintenance is running." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOP">
        <value name="0" caption="No programming sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one programming sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOL">
        <value name="0" caption="No locking sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one locking sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOI">
        <value name="0" caption="No invalidation sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one invalidation sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOKT">
        <value name="0" caption="No key transfer completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one key transfer has been completed on the Master Key bus since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__PGERR">
        <value name="0" caption="No programming failure occurred during last programming sequence since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A programming failure occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__LKERR">
        <value name="0" caption="No locking failure occurred during last locking sequence since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A locking failure occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__IVERR">
        <value name="0" caption="No invalidation failure occurred during last invalidation sequence since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A invalidation failure occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__WERR">
        <value name="0" caption="No write error occurred since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A write error occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOR">
        <value name="0" caption="No reading sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one reading sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOF">
        <value name="0" caption="No flush of the temporary registers since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one flush hof the temporary registers has been completed since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOH">
        <value name="0" caption="No hiding sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one hiding sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EORF">
        <value name="0" caption="No refresh sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one refresh sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__CKERR">
        <value name="0" caption="No checksum check failure occurred during last reading sequence since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A checksum check failure occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__COERR">
        <value name="0" caption="No corruption occurred during the last start-up since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A corruption occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__HDERR">
        <value name="0" caption="No hiding error occurred since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A hiding error occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__KBERR">
        <value name="0" caption="No error happened on the Key bus since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="An error happened on the Key bus since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__SECE">
        <value name="0" caption="No security or safety event occurred since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="One or more safety or security event occurred since the last read of OTPC_ISR. For details on the event, refer to OTPC_WPSR." value="1"/>
      </value-group>
      <value-group name="OTPC_HR__PACKET">
        <value name="REGULAR" caption="Regular packet accessible through the User Interface" value="1"/>
        <value name="KEY" caption="Key packet accessible only through the Key Buses" value="2"/>
        <value name="BOOT_CONFIGURATION" caption="Boot Configuration packet" value="3"/>
        <value name="SECURE_BOOT_CONFIGURATION" caption="Secure Boot Configuration packet" value="4"/>
        <value name="HARDWARE_CONFIGURATION" caption="Hardware Configuration packet" value="5"/>
        <value name="CUSTOM" caption="Custom packet" value="6"/>
      </value-group>
      <value-group name="OTPC_HR__LOCK">
        <value name="0" caption="The packet is not locked." value="0"/>
        <value name="1" caption="The packet is locked." value="1"/>
      </value-group>
      <value-group name="OTPC_LRMR__FREQ">
        <value name="ONE_DAY" caption="The live repair is started every day" value="0"/>
        <value name="FOUR_DAYS" caption="The live repair is started every 4 days" value="1"/>
        <value name="EIGHT_DAYS" caption="The live repair is started every 8 days" value="2"/>
        <value name="SIXTEEN_DAYS" caption="The live repair is started every 16 days" value="3"/>
      </value-group>
      <value-group name="OTPC_LRMR__EN">
        <value name="0" caption="The automatic start of OTP live repair is disabled." value="0"/>
        <value name="1" caption="The automatic start of OTP live repair is enabled." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC0R__JTAGDIS">
        <value name="0" caption="The JTAG is enabled." value="0"/>
      </value-group>
      <value-group name="OTPC_UHC1R__URDDIS">
        <value name="0" caption="The OTPC_CR.READ bit is fully functional." value="0"/>
        <value name="1" caption="The OTPC_CR.READ bit is not functional." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__UPGDIS">
        <value name="0" caption="The OTPC_CR.PGM bit is fully functional." value="0"/>
        <value name="1" caption="The OTPC_CR.PGM bit is not functional." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__UHCINVDIS">
        <value name="0" caption="The invalidation of the User Hardware Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the User Hardware Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__UHCLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the User Hardware Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the User Hardware Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__UHCPGDIS">
        <value name="0" caption="The programming of User Hardware Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of User Hardware Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__BCINVDIS">
        <value name="0" caption="The invalidation of the Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__BCLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__BCPGDIS">
        <value name="0" caption="The programming of Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SBCINVDIS">
        <value name="0" caption="The invalidation of the Secure Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the Secure Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SBCLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the Secure Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the Secure Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SBCPGDIS">
        <value name="0" caption="The programming of Secure Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of Secure Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__CINVDIS">
        <value name="0" caption="The invalidation of the Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__CLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__CPGDIS">
        <value name="0" caption="The programming of Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__URFDIS">
        <value name="0" caption="The OTPC_CR.REFRESH bit is fully functional." value="0"/>
        <value name="1" caption="The OTPC_CR.REFRESH bit is only functional in Emulation mode." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__WPCFEN">
        <value name="0" caption="Disables the write protection of the configuration if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the configuration if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection of the interruption configuration if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the interruption configuration if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__WPCTEN">
        <value name="0" caption="Disables the write protection of the control if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the control if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in OTPC_WPSR.WPVSRC and the last software control error type is reported in OTPC_WPSR.SWETYP; The OTPC_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in OTPC_WPSR.WPVSRC and only the first software control error type is reported in OTPC_WPSR.SWETYP. The OTPC_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0x4F5450"/>
      </value-group>
      <value-group name="OTPC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of OTPC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of OTPC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into WPVSRC." value="1"/>
      </value-group>
      <value-group name="OTPC_WPSR__CGD">
        <value name="0" caption="No clock glitch has occurred since the last read of OTPC_WPSR." value="0"/>
        <value name="1" caption="A clock glitch has occurred since the last read of OTPC_WPSR. This flag can be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="OTPC_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of OTPC_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of OTPC_WPSR. This flag can be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="OTPC_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of OTPC_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of OTPC_WPSR. The field SWETYP details the type of software error encountered." value="1"/>
      </value-group>
      <value-group name="OTPC_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (warning)." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a read-only register (warning)." value="1"/>
        <value name="CONF_CHG" caption="A change has been made into the configuration (error)." value="2"/>
        <value name="KEY_ERROR" caption="A write has been computed in OTPC_CR or OTPC_WPMR register with a wrong value in the related KEY field (error)." value="3"/>
      </value-group>
      <value-group name="OTPC_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not have any impact." value="0x0"/>
        <value name="ERROR" caption="An abnormal access that may have an impact." value="0x1"/>
      </value-group>
    </module>
    <module name="PIO" id="11004" version="304" caption="Parallel Input/Output Controller">
      <register-group name="PIO" caption="Parallel Input/Output Controller">
        <register name="PIO_PER" offset="0x0" rw="W" size="4" caption="PIO Enable Register">
          <bitfield name="P0" caption="PIO Enable" mask="0x1" values="PIO_PER__P"/>
          <bitfield name="P1" caption="PIO Enable" mask="0x2" values="PIO_PER__P"/>
          <bitfield name="P2" caption="PIO Enable" mask="0x4" values="PIO_PER__P"/>
          <bitfield name="P3" caption="PIO Enable" mask="0x8" values="PIO_PER__P"/>
          <bitfield name="P4" caption="PIO Enable" mask="0x10" values="PIO_PER__P"/>
          <bitfield name="P5" caption="PIO Enable" mask="0x20" values="PIO_PER__P"/>
          <bitfield name="P6" caption="PIO Enable" mask="0x40" values="PIO_PER__P"/>
          <bitfield name="P7" caption="PIO Enable" mask="0x80" values="PIO_PER__P"/>
          <bitfield name="P8" caption="PIO Enable" mask="0x100" values="PIO_PER__P"/>
          <bitfield name="P9" caption="PIO Enable" mask="0x200" values="PIO_PER__P"/>
          <bitfield name="P10" caption="PIO Enable" mask="0x400" values="PIO_PER__P"/>
          <bitfield name="P11" caption="PIO Enable" mask="0x800" values="PIO_PER__P"/>
          <bitfield name="P12" caption="PIO Enable" mask="0x1000" values="PIO_PER__P"/>
          <bitfield name="P13" caption="PIO Enable" mask="0x2000" values="PIO_PER__P"/>
          <bitfield name="P14" caption="PIO Enable" mask="0x4000" values="PIO_PER__P"/>
          <bitfield name="P15" caption="PIO Enable" mask="0x8000" values="PIO_PER__P"/>
          <bitfield name="P16" caption="PIO Enable" mask="0x10000" values="PIO_PER__P"/>
          <bitfield name="P17" caption="PIO Enable" mask="0x20000" values="PIO_PER__P"/>
          <bitfield name="P18" caption="PIO Enable" mask="0x40000" values="PIO_PER__P"/>
          <bitfield name="P19" caption="PIO Enable" mask="0x80000" values="PIO_PER__P"/>
          <bitfield name="P20" caption="PIO Enable" mask="0x100000" values="PIO_PER__P"/>
          <bitfield name="P21" caption="PIO Enable" mask="0x200000" values="PIO_PER__P"/>
          <bitfield name="P22" caption="PIO Enable" mask="0x400000" values="PIO_PER__P"/>
          <bitfield name="P23" caption="PIO Enable" mask="0x800000" values="PIO_PER__P"/>
          <bitfield name="P24" caption="PIO Enable" mask="0x1000000" values="PIO_PER__P"/>
          <bitfield name="P25" caption="PIO Enable" mask="0x2000000" values="PIO_PER__P"/>
          <bitfield name="P26" caption="PIO Enable" mask="0x4000000" values="PIO_PER__P"/>
          <bitfield name="P27" caption="PIO Enable" mask="0x8000000" values="PIO_PER__P"/>
          <bitfield name="P28" caption="PIO Enable" mask="0x10000000" values="PIO_PER__P"/>
          <bitfield name="P29" caption="PIO Enable" mask="0x20000000" values="PIO_PER__P"/>
          <bitfield name="P30" caption="PIO Enable" mask="0x40000000" values="PIO_PER__P"/>
          <bitfield name="P31" caption="PIO Enable" mask="0x80000000" values="PIO_PER__P"/>
        </register>
        <register name="PIO_PDR" offset="0x4" rw="W" size="4" atomic-op="clear:PIO_PSR" caption="PIO Disable Register">
          <bitfield name="P0" caption="PIO Disable" mask="0x1" values="PIO_PDR__P"/>
          <bitfield name="P1" caption="PIO Disable" mask="0x2" values="PIO_PDR__P"/>
          <bitfield name="P2" caption="PIO Disable" mask="0x4" values="PIO_PDR__P"/>
          <bitfield name="P3" caption="PIO Disable" mask="0x8" values="PIO_PDR__P"/>
          <bitfield name="P4" caption="PIO Disable" mask="0x10" values="PIO_PDR__P"/>
          <bitfield name="P5" caption="PIO Disable" mask="0x20" values="PIO_PDR__P"/>
          <bitfield name="P6" caption="PIO Disable" mask="0x40" values="PIO_PDR__P"/>
          <bitfield name="P7" caption="PIO Disable" mask="0x80" values="PIO_PDR__P"/>
          <bitfield name="P8" caption="PIO Disable" mask="0x100" values="PIO_PDR__P"/>
          <bitfield name="P9" caption="PIO Disable" mask="0x200" values="PIO_PDR__P"/>
          <bitfield name="P10" caption="PIO Disable" mask="0x400" values="PIO_PDR__P"/>
          <bitfield name="P11" caption="PIO Disable" mask="0x800" values="PIO_PDR__P"/>
          <bitfield name="P12" caption="PIO Disable" mask="0x1000" values="PIO_PDR__P"/>
          <bitfield name="P13" caption="PIO Disable" mask="0x2000" values="PIO_PDR__P"/>
          <bitfield name="P14" caption="PIO Disable" mask="0x4000" values="PIO_PDR__P"/>
          <bitfield name="P15" caption="PIO Disable" mask="0x8000" values="PIO_PDR__P"/>
          <bitfield name="P16" caption="PIO Disable" mask="0x10000" values="PIO_PDR__P"/>
          <bitfield name="P17" caption="PIO Disable" mask="0x20000" values="PIO_PDR__P"/>
          <bitfield name="P18" caption="PIO Disable" mask="0x40000" values="PIO_PDR__P"/>
          <bitfield name="P19" caption="PIO Disable" mask="0x80000" values="PIO_PDR__P"/>
          <bitfield name="P20" caption="PIO Disable" mask="0x100000" values="PIO_PDR__P"/>
          <bitfield name="P21" caption="PIO Disable" mask="0x200000" values="PIO_PDR__P"/>
          <bitfield name="P22" caption="PIO Disable" mask="0x400000" values="PIO_PDR__P"/>
          <bitfield name="P23" caption="PIO Disable" mask="0x800000" values="PIO_PDR__P"/>
          <bitfield name="P24" caption="PIO Disable" mask="0x1000000" values="PIO_PDR__P"/>
          <bitfield name="P25" caption="PIO Disable" mask="0x2000000" values="PIO_PDR__P"/>
          <bitfield name="P26" caption="PIO Disable" mask="0x4000000" values="PIO_PDR__P"/>
          <bitfield name="P27" caption="PIO Disable" mask="0x8000000" values="PIO_PDR__P"/>
          <bitfield name="P28" caption="PIO Disable" mask="0x10000000" values="PIO_PDR__P"/>
          <bitfield name="P29" caption="PIO Disable" mask="0x20000000" values="PIO_PDR__P"/>
          <bitfield name="P30" caption="PIO Disable" mask="0x40000000" values="PIO_PDR__P"/>
          <bitfield name="P31" caption="PIO Disable" mask="0x80000000" values="PIO_PDR__P"/>
        </register>
        <register name="PIO_PSR" offset="0x8" rw="R" size="4" caption="PIO Status Register">
          <bitfield name="P0" caption="PIO Status" mask="0x1" values="PIO_PSR__P"/>
          <bitfield name="P1" caption="PIO Status" mask="0x2" values="PIO_PSR__P"/>
          <bitfield name="P2" caption="PIO Status" mask="0x4" values="PIO_PSR__P"/>
          <bitfield name="P3" caption="PIO Status" mask="0x8" values="PIO_PSR__P"/>
          <bitfield name="P4" caption="PIO Status" mask="0x10" values="PIO_PSR__P"/>
          <bitfield name="P5" caption="PIO Status" mask="0x20" values="PIO_PSR__P"/>
          <bitfield name="P6" caption="PIO Status" mask="0x40" values="PIO_PSR__P"/>
          <bitfield name="P7" caption="PIO Status" mask="0x80" values="PIO_PSR__P"/>
          <bitfield name="P8" caption="PIO Status" mask="0x100" values="PIO_PSR__P"/>
          <bitfield name="P9" caption="PIO Status" mask="0x200" values="PIO_PSR__P"/>
          <bitfield name="P10" caption="PIO Status" mask="0x400" values="PIO_PSR__P"/>
          <bitfield name="P11" caption="PIO Status" mask="0x800" values="PIO_PSR__P"/>
          <bitfield name="P12" caption="PIO Status" mask="0x1000" values="PIO_PSR__P"/>
          <bitfield name="P13" caption="PIO Status" mask="0x2000" values="PIO_PSR__P"/>
          <bitfield name="P14" caption="PIO Status" mask="0x4000" values="PIO_PSR__P"/>
          <bitfield name="P15" caption="PIO Status" mask="0x8000" values="PIO_PSR__P"/>
          <bitfield name="P16" caption="PIO Status" mask="0x10000" values="PIO_PSR__P"/>
          <bitfield name="P17" caption="PIO Status" mask="0x20000" values="PIO_PSR__P"/>
          <bitfield name="P18" caption="PIO Status" mask="0x40000" values="PIO_PSR__P"/>
          <bitfield name="P19" caption="PIO Status" mask="0x80000" values="PIO_PSR__P"/>
          <bitfield name="P20" caption="PIO Status" mask="0x100000" values="PIO_PSR__P"/>
          <bitfield name="P21" caption="PIO Status" mask="0x200000" values="PIO_PSR__P"/>
          <bitfield name="P22" caption="PIO Status" mask="0x400000" values="PIO_PSR__P"/>
          <bitfield name="P23" caption="PIO Status" mask="0x800000" values="PIO_PSR__P"/>
          <bitfield name="P24" caption="PIO Status" mask="0x1000000" values="PIO_PSR__P"/>
          <bitfield name="P25" caption="PIO Status" mask="0x2000000" values="PIO_PSR__P"/>
          <bitfield name="P26" caption="PIO Status" mask="0x4000000" values="PIO_PSR__P"/>
          <bitfield name="P27" caption="PIO Status" mask="0x8000000" values="PIO_PSR__P"/>
          <bitfield name="P28" caption="PIO Status" mask="0x10000000" values="PIO_PSR__P"/>
          <bitfield name="P29" caption="PIO Status" mask="0x20000000" values="PIO_PSR__P"/>
          <bitfield name="P30" caption="PIO Status" mask="0x40000000" values="PIO_PSR__P"/>
          <bitfield name="P31" caption="PIO Status" mask="0x80000000" values="PIO_PSR__P"/>
        </register>
        <register name="PIO_OER" offset="0x10" rw="W" size="4" caption="Output Enable Register">
          <bitfield name="P0" caption="Output Enable" mask="0x1" values="PIO_OER__P"/>
          <bitfield name="P1" caption="Output Enable" mask="0x2" values="PIO_OER__P"/>
          <bitfield name="P2" caption="Output Enable" mask="0x4" values="PIO_OER__P"/>
          <bitfield name="P3" caption="Output Enable" mask="0x8" values="PIO_OER__P"/>
          <bitfield name="P4" caption="Output Enable" mask="0x10" values="PIO_OER__P"/>
          <bitfield name="P5" caption="Output Enable" mask="0x20" values="PIO_OER__P"/>
          <bitfield name="P6" caption="Output Enable" mask="0x40" values="PIO_OER__P"/>
          <bitfield name="P7" caption="Output Enable" mask="0x80" values="PIO_OER__P"/>
          <bitfield name="P8" caption="Output Enable" mask="0x100" values="PIO_OER__P"/>
          <bitfield name="P9" caption="Output Enable" mask="0x200" values="PIO_OER__P"/>
          <bitfield name="P10" caption="Output Enable" mask="0x400" values="PIO_OER__P"/>
          <bitfield name="P11" caption="Output Enable" mask="0x800" values="PIO_OER__P"/>
          <bitfield name="P12" caption="Output Enable" mask="0x1000" values="PIO_OER__P"/>
          <bitfield name="P13" caption="Output Enable" mask="0x2000" values="PIO_OER__P"/>
          <bitfield name="P14" caption="Output Enable" mask="0x4000" values="PIO_OER__P"/>
          <bitfield name="P15" caption="Output Enable" mask="0x8000" values="PIO_OER__P"/>
          <bitfield name="P16" caption="Output Enable" mask="0x10000" values="PIO_OER__P"/>
          <bitfield name="P17" caption="Output Enable" mask="0x20000" values="PIO_OER__P"/>
          <bitfield name="P18" caption="Output Enable" mask="0x40000" values="PIO_OER__P"/>
          <bitfield name="P19" caption="Output Enable" mask="0x80000" values="PIO_OER__P"/>
          <bitfield name="P20" caption="Output Enable" mask="0x100000" values="PIO_OER__P"/>
          <bitfield name="P21" caption="Output Enable" mask="0x200000" values="PIO_OER__P"/>
          <bitfield name="P22" caption="Output Enable" mask="0x400000" values="PIO_OER__P"/>
          <bitfield name="P23" caption="Output Enable" mask="0x800000" values="PIO_OER__P"/>
          <bitfield name="P24" caption="Output Enable" mask="0x1000000" values="PIO_OER__P"/>
          <bitfield name="P25" caption="Output Enable" mask="0x2000000" values="PIO_OER__P"/>
          <bitfield name="P26" caption="Output Enable" mask="0x4000000" values="PIO_OER__P"/>
          <bitfield name="P27" caption="Output Enable" mask="0x8000000" values="PIO_OER__P"/>
          <bitfield name="P28" caption="Output Enable" mask="0x10000000" values="PIO_OER__P"/>
          <bitfield name="P29" caption="Output Enable" mask="0x20000000" values="PIO_OER__P"/>
          <bitfield name="P30" caption="Output Enable" mask="0x40000000" values="PIO_OER__P"/>
          <bitfield name="P31" caption="Output Enable" mask="0x80000000" values="PIO_OER__P"/>
        </register>
        <register name="PIO_ODR" offset="0x14" rw="W" size="4" atomic-op="clear:PIO_OSR" caption="Output Disable Register">
          <bitfield name="P0" caption="Output Disable" mask="0x1" values="PIO_ODR__P"/>
          <bitfield name="P1" caption="Output Disable" mask="0x2" values="PIO_ODR__P"/>
          <bitfield name="P2" caption="Output Disable" mask="0x4" values="PIO_ODR__P"/>
          <bitfield name="P3" caption="Output Disable" mask="0x8" values="PIO_ODR__P"/>
          <bitfield name="P4" caption="Output Disable" mask="0x10" values="PIO_ODR__P"/>
          <bitfield name="P5" caption="Output Disable" mask="0x20" values="PIO_ODR__P"/>
          <bitfield name="P6" caption="Output Disable" mask="0x40" values="PIO_ODR__P"/>
          <bitfield name="P7" caption="Output Disable" mask="0x80" values="PIO_ODR__P"/>
          <bitfield name="P8" caption="Output Disable" mask="0x100" values="PIO_ODR__P"/>
          <bitfield name="P9" caption="Output Disable" mask="0x200" values="PIO_ODR__P"/>
          <bitfield name="P10" caption="Output Disable" mask="0x400" values="PIO_ODR__P"/>
          <bitfield name="P11" caption="Output Disable" mask="0x800" values="PIO_ODR__P"/>
          <bitfield name="P12" caption="Output Disable" mask="0x1000" values="PIO_ODR__P"/>
          <bitfield name="P13" caption="Output Disable" mask="0x2000" values="PIO_ODR__P"/>
          <bitfield name="P14" caption="Output Disable" mask="0x4000" values="PIO_ODR__P"/>
          <bitfield name="P15" caption="Output Disable" mask="0x8000" values="PIO_ODR__P"/>
          <bitfield name="P16" caption="Output Disable" mask="0x10000" values="PIO_ODR__P"/>
          <bitfield name="P17" caption="Output Disable" mask="0x20000" values="PIO_ODR__P"/>
          <bitfield name="P18" caption="Output Disable" mask="0x40000" values="PIO_ODR__P"/>
          <bitfield name="P19" caption="Output Disable" mask="0x80000" values="PIO_ODR__P"/>
          <bitfield name="P20" caption="Output Disable" mask="0x100000" values="PIO_ODR__P"/>
          <bitfield name="P21" caption="Output Disable" mask="0x200000" values="PIO_ODR__P"/>
          <bitfield name="P22" caption="Output Disable" mask="0x400000" values="PIO_ODR__P"/>
          <bitfield name="P23" caption="Output Disable" mask="0x800000" values="PIO_ODR__P"/>
          <bitfield name="P24" caption="Output Disable" mask="0x1000000" values="PIO_ODR__P"/>
          <bitfield name="P25" caption="Output Disable" mask="0x2000000" values="PIO_ODR__P"/>
          <bitfield name="P26" caption="Output Disable" mask="0x4000000" values="PIO_ODR__P"/>
          <bitfield name="P27" caption="Output Disable" mask="0x8000000" values="PIO_ODR__P"/>
          <bitfield name="P28" caption="Output Disable" mask="0x10000000" values="PIO_ODR__P"/>
          <bitfield name="P29" caption="Output Disable" mask="0x20000000" values="PIO_ODR__P"/>
          <bitfield name="P30" caption="Output Disable" mask="0x40000000" values="PIO_ODR__P"/>
          <bitfield name="P31" caption="Output Disable" mask="0x80000000" values="PIO_ODR__P"/>
        </register>
        <register name="PIO_OSR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Output Status Register">
          <bitfield name="P0" caption="Output Status" mask="0x1" values="PIO_OSR__P"/>
          <bitfield name="P1" caption="Output Status" mask="0x2" values="PIO_OSR__P"/>
          <bitfield name="P2" caption="Output Status" mask="0x4" values="PIO_OSR__P"/>
          <bitfield name="P3" caption="Output Status" mask="0x8" values="PIO_OSR__P"/>
          <bitfield name="P4" caption="Output Status" mask="0x10" values="PIO_OSR__P"/>
          <bitfield name="P5" caption="Output Status" mask="0x20" values="PIO_OSR__P"/>
          <bitfield name="P6" caption="Output Status" mask="0x40" values="PIO_OSR__P"/>
          <bitfield name="P7" caption="Output Status" mask="0x80" values="PIO_OSR__P"/>
          <bitfield name="P8" caption="Output Status" mask="0x100" values="PIO_OSR__P"/>
          <bitfield name="P9" caption="Output Status" mask="0x200" values="PIO_OSR__P"/>
          <bitfield name="P10" caption="Output Status" mask="0x400" values="PIO_OSR__P"/>
          <bitfield name="P11" caption="Output Status" mask="0x800" values="PIO_OSR__P"/>
          <bitfield name="P12" caption="Output Status" mask="0x1000" values="PIO_OSR__P"/>
          <bitfield name="P13" caption="Output Status" mask="0x2000" values="PIO_OSR__P"/>
          <bitfield name="P14" caption="Output Status" mask="0x4000" values="PIO_OSR__P"/>
          <bitfield name="P15" caption="Output Status" mask="0x8000" values="PIO_OSR__P"/>
          <bitfield name="P16" caption="Output Status" mask="0x10000" values="PIO_OSR__P"/>
          <bitfield name="P17" caption="Output Status" mask="0x20000" values="PIO_OSR__P"/>
          <bitfield name="P18" caption="Output Status" mask="0x40000" values="PIO_OSR__P"/>
          <bitfield name="P19" caption="Output Status" mask="0x80000" values="PIO_OSR__P"/>
          <bitfield name="P20" caption="Output Status" mask="0x100000" values="PIO_OSR__P"/>
          <bitfield name="P21" caption="Output Status" mask="0x200000" values="PIO_OSR__P"/>
          <bitfield name="P22" caption="Output Status" mask="0x400000" values="PIO_OSR__P"/>
          <bitfield name="P23" caption="Output Status" mask="0x800000" values="PIO_OSR__P"/>
          <bitfield name="P24" caption="Output Status" mask="0x1000000" values="PIO_OSR__P"/>
          <bitfield name="P25" caption="Output Status" mask="0x2000000" values="PIO_OSR__P"/>
          <bitfield name="P26" caption="Output Status" mask="0x4000000" values="PIO_OSR__P"/>
          <bitfield name="P27" caption="Output Status" mask="0x8000000" values="PIO_OSR__P"/>
          <bitfield name="P28" caption="Output Status" mask="0x10000000" values="PIO_OSR__P"/>
          <bitfield name="P29" caption="Output Status" mask="0x20000000" values="PIO_OSR__P"/>
          <bitfield name="P30" caption="Output Status" mask="0x40000000" values="PIO_OSR__P"/>
          <bitfield name="P31" caption="Output Status" mask="0x80000000" values="PIO_OSR__P"/>
        </register>
        <register name="PIO_IFER" offset="0x20" rw="W" size="4" caption="Glitch Input Filter Enable Register">
          <bitfield name="P0" caption="Input Filter Enable" mask="0x1" values="PIO_IFER__P"/>
          <bitfield name="P1" caption="Input Filter Enable" mask="0x2" values="PIO_IFER__P"/>
          <bitfield name="P2" caption="Input Filter Enable" mask="0x4" values="PIO_IFER__P"/>
          <bitfield name="P3" caption="Input Filter Enable" mask="0x8" values="PIO_IFER__P"/>
          <bitfield name="P4" caption="Input Filter Enable" mask="0x10" values="PIO_IFER__P"/>
          <bitfield name="P5" caption="Input Filter Enable" mask="0x20" values="PIO_IFER__P"/>
          <bitfield name="P6" caption="Input Filter Enable" mask="0x40" values="PIO_IFER__P"/>
          <bitfield name="P7" caption="Input Filter Enable" mask="0x80" values="PIO_IFER__P"/>
          <bitfield name="P8" caption="Input Filter Enable" mask="0x100" values="PIO_IFER__P"/>
          <bitfield name="P9" caption="Input Filter Enable" mask="0x200" values="PIO_IFER__P"/>
          <bitfield name="P10" caption="Input Filter Enable" mask="0x400" values="PIO_IFER__P"/>
          <bitfield name="P11" caption="Input Filter Enable" mask="0x800" values="PIO_IFER__P"/>
          <bitfield name="P12" caption="Input Filter Enable" mask="0x1000" values="PIO_IFER__P"/>
          <bitfield name="P13" caption="Input Filter Enable" mask="0x2000" values="PIO_IFER__P"/>
          <bitfield name="P14" caption="Input Filter Enable" mask="0x4000" values="PIO_IFER__P"/>
          <bitfield name="P15" caption="Input Filter Enable" mask="0x8000" values="PIO_IFER__P"/>
          <bitfield name="P16" caption="Input Filter Enable" mask="0x10000" values="PIO_IFER__P"/>
          <bitfield name="P17" caption="Input Filter Enable" mask="0x20000" values="PIO_IFER__P"/>
          <bitfield name="P18" caption="Input Filter Enable" mask="0x40000" values="PIO_IFER__P"/>
          <bitfield name="P19" caption="Input Filter Enable" mask="0x80000" values="PIO_IFER__P"/>
          <bitfield name="P20" caption="Input Filter Enable" mask="0x100000" values="PIO_IFER__P"/>
          <bitfield name="P21" caption="Input Filter Enable" mask="0x200000" values="PIO_IFER__P"/>
          <bitfield name="P22" caption="Input Filter Enable" mask="0x400000" values="PIO_IFER__P"/>
          <bitfield name="P23" caption="Input Filter Enable" mask="0x800000" values="PIO_IFER__P"/>
          <bitfield name="P24" caption="Input Filter Enable" mask="0x1000000" values="PIO_IFER__P"/>
          <bitfield name="P25" caption="Input Filter Enable" mask="0x2000000" values="PIO_IFER__P"/>
          <bitfield name="P26" caption="Input Filter Enable" mask="0x4000000" values="PIO_IFER__P"/>
          <bitfield name="P27" caption="Input Filter Enable" mask="0x8000000" values="PIO_IFER__P"/>
          <bitfield name="P28" caption="Input Filter Enable" mask="0x10000000" values="PIO_IFER__P"/>
          <bitfield name="P29" caption="Input Filter Enable" mask="0x20000000" values="PIO_IFER__P"/>
          <bitfield name="P30" caption="Input Filter Enable" mask="0x40000000" values="PIO_IFER__P"/>
          <bitfield name="P31" caption="Input Filter Enable" mask="0x80000000" values="PIO_IFER__P"/>
        </register>
        <register name="PIO_IFDR" offset="0x24" rw="W" size="4" atomic-op="clear:PIO_IFSR" caption="Glitch Input Filter Disable Register">
          <bitfield name="P0" caption="Input Filter Disable" mask="0x1" values="PIO_IFDR__P"/>
          <bitfield name="P1" caption="Input Filter Disable" mask="0x2" values="PIO_IFDR__P"/>
          <bitfield name="P2" caption="Input Filter Disable" mask="0x4" values="PIO_IFDR__P"/>
          <bitfield name="P3" caption="Input Filter Disable" mask="0x8" values="PIO_IFDR__P"/>
          <bitfield name="P4" caption="Input Filter Disable" mask="0x10" values="PIO_IFDR__P"/>
          <bitfield name="P5" caption="Input Filter Disable" mask="0x20" values="PIO_IFDR__P"/>
          <bitfield name="P6" caption="Input Filter Disable" mask="0x40" values="PIO_IFDR__P"/>
          <bitfield name="P7" caption="Input Filter Disable" mask="0x80" values="PIO_IFDR__P"/>
          <bitfield name="P8" caption="Input Filter Disable" mask="0x100" values="PIO_IFDR__P"/>
          <bitfield name="P9" caption="Input Filter Disable" mask="0x200" values="PIO_IFDR__P"/>
          <bitfield name="P10" caption="Input Filter Disable" mask="0x400" values="PIO_IFDR__P"/>
          <bitfield name="P11" caption="Input Filter Disable" mask="0x800" values="PIO_IFDR__P"/>
          <bitfield name="P12" caption="Input Filter Disable" mask="0x1000" values="PIO_IFDR__P"/>
          <bitfield name="P13" caption="Input Filter Disable" mask="0x2000" values="PIO_IFDR__P"/>
          <bitfield name="P14" caption="Input Filter Disable" mask="0x4000" values="PIO_IFDR__P"/>
          <bitfield name="P15" caption="Input Filter Disable" mask="0x8000" values="PIO_IFDR__P"/>
          <bitfield name="P16" caption="Input Filter Disable" mask="0x10000" values="PIO_IFDR__P"/>
          <bitfield name="P17" caption="Input Filter Disable" mask="0x20000" values="PIO_IFDR__P"/>
          <bitfield name="P18" caption="Input Filter Disable" mask="0x40000" values="PIO_IFDR__P"/>
          <bitfield name="P19" caption="Input Filter Disable" mask="0x80000" values="PIO_IFDR__P"/>
          <bitfield name="P20" caption="Input Filter Disable" mask="0x100000" values="PIO_IFDR__P"/>
          <bitfield name="P21" caption="Input Filter Disable" mask="0x200000" values="PIO_IFDR__P"/>
          <bitfield name="P22" caption="Input Filter Disable" mask="0x400000" values="PIO_IFDR__P"/>
          <bitfield name="P23" caption="Input Filter Disable" mask="0x800000" values="PIO_IFDR__P"/>
          <bitfield name="P24" caption="Input Filter Disable" mask="0x1000000" values="PIO_IFDR__P"/>
          <bitfield name="P25" caption="Input Filter Disable" mask="0x2000000" values="PIO_IFDR__P"/>
          <bitfield name="P26" caption="Input Filter Disable" mask="0x4000000" values="PIO_IFDR__P"/>
          <bitfield name="P27" caption="Input Filter Disable" mask="0x8000000" values="PIO_IFDR__P"/>
          <bitfield name="P28" caption="Input Filter Disable" mask="0x10000000" values="PIO_IFDR__P"/>
          <bitfield name="P29" caption="Input Filter Disable" mask="0x20000000" values="PIO_IFDR__P"/>
          <bitfield name="P30" caption="Input Filter Disable" mask="0x40000000" values="PIO_IFDR__P"/>
          <bitfield name="P31" caption="Input Filter Disable" mask="0x80000000" values="PIO_IFDR__P"/>
        </register>
        <register name="PIO_IFSR" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Glitch Input Filter Status Register">
          <bitfield name="P0" caption="Input Filter Status" mask="0x1" values="PIO_IFSR__P"/>
          <bitfield name="P1" caption="Input Filter Status" mask="0x2" values="PIO_IFSR__P"/>
          <bitfield name="P2" caption="Input Filter Status" mask="0x4" values="PIO_IFSR__P"/>
          <bitfield name="P3" caption="Input Filter Status" mask="0x8" values="PIO_IFSR__P"/>
          <bitfield name="P4" caption="Input Filter Status" mask="0x10" values="PIO_IFSR__P"/>
          <bitfield name="P5" caption="Input Filter Status" mask="0x20" values="PIO_IFSR__P"/>
          <bitfield name="P6" caption="Input Filter Status" mask="0x40" values="PIO_IFSR__P"/>
          <bitfield name="P7" caption="Input Filter Status" mask="0x80" values="PIO_IFSR__P"/>
          <bitfield name="P8" caption="Input Filter Status" mask="0x100" values="PIO_IFSR__P"/>
          <bitfield name="P9" caption="Input Filter Status" mask="0x200" values="PIO_IFSR__P"/>
          <bitfield name="P10" caption="Input Filter Status" mask="0x400" values="PIO_IFSR__P"/>
          <bitfield name="P11" caption="Input Filter Status" mask="0x800" values="PIO_IFSR__P"/>
          <bitfield name="P12" caption="Input Filter Status" mask="0x1000" values="PIO_IFSR__P"/>
          <bitfield name="P13" caption="Input Filter Status" mask="0x2000" values="PIO_IFSR__P"/>
          <bitfield name="P14" caption="Input Filter Status" mask="0x4000" values="PIO_IFSR__P"/>
          <bitfield name="P15" caption="Input Filter Status" mask="0x8000" values="PIO_IFSR__P"/>
          <bitfield name="P16" caption="Input Filter Status" mask="0x10000" values="PIO_IFSR__P"/>
          <bitfield name="P17" caption="Input Filter Status" mask="0x20000" values="PIO_IFSR__P"/>
          <bitfield name="P18" caption="Input Filter Status" mask="0x40000" values="PIO_IFSR__P"/>
          <bitfield name="P19" caption="Input Filter Status" mask="0x80000" values="PIO_IFSR__P"/>
          <bitfield name="P20" caption="Input Filter Status" mask="0x100000" values="PIO_IFSR__P"/>
          <bitfield name="P21" caption="Input Filter Status" mask="0x200000" values="PIO_IFSR__P"/>
          <bitfield name="P22" caption="Input Filter Status" mask="0x400000" values="PIO_IFSR__P"/>
          <bitfield name="P23" caption="Input Filter Status" mask="0x800000" values="PIO_IFSR__P"/>
          <bitfield name="P24" caption="Input Filter Status" mask="0x1000000" values="PIO_IFSR__P"/>
          <bitfield name="P25" caption="Input Filter Status" mask="0x2000000" values="PIO_IFSR__P"/>
          <bitfield name="P26" caption="Input Filter Status" mask="0x4000000" values="PIO_IFSR__P"/>
          <bitfield name="P27" caption="Input Filter Status" mask="0x8000000" values="PIO_IFSR__P"/>
          <bitfield name="P28" caption="Input Filter Status" mask="0x10000000" values="PIO_IFSR__P"/>
          <bitfield name="P29" caption="Input Filter Status" mask="0x20000000" values="PIO_IFSR__P"/>
          <bitfield name="P30" caption="Input Filter Status" mask="0x40000000" values="PIO_IFSR__P"/>
          <bitfield name="P31" caption="Input Filter Status" mask="0x80000000" values="PIO_IFSR__P"/>
        </register>
        <register name="PIO_SODR" offset="0x30" rw="W" size="4" caption="Set Output Data Register">
          <bitfield name="P0" caption="Set Output Data" mask="0x1" values="PIO_SODR__P"/>
          <bitfield name="P1" caption="Set Output Data" mask="0x2" values="PIO_SODR__P"/>
          <bitfield name="P2" caption="Set Output Data" mask="0x4" values="PIO_SODR__P"/>
          <bitfield name="P3" caption="Set Output Data" mask="0x8" values="PIO_SODR__P"/>
          <bitfield name="P4" caption="Set Output Data" mask="0x10" values="PIO_SODR__P"/>
          <bitfield name="P5" caption="Set Output Data" mask="0x20" values="PIO_SODR__P"/>
          <bitfield name="P6" caption="Set Output Data" mask="0x40" values="PIO_SODR__P"/>
          <bitfield name="P7" caption="Set Output Data" mask="0x80" values="PIO_SODR__P"/>
          <bitfield name="P8" caption="Set Output Data" mask="0x100" values="PIO_SODR__P"/>
          <bitfield name="P9" caption="Set Output Data" mask="0x200" values="PIO_SODR__P"/>
          <bitfield name="P10" caption="Set Output Data" mask="0x400" values="PIO_SODR__P"/>
          <bitfield name="P11" caption="Set Output Data" mask="0x800" values="PIO_SODR__P"/>
          <bitfield name="P12" caption="Set Output Data" mask="0x1000" values="PIO_SODR__P"/>
          <bitfield name="P13" caption="Set Output Data" mask="0x2000" values="PIO_SODR__P"/>
          <bitfield name="P14" caption="Set Output Data" mask="0x4000" values="PIO_SODR__P"/>
          <bitfield name="P15" caption="Set Output Data" mask="0x8000" values="PIO_SODR__P"/>
          <bitfield name="P16" caption="Set Output Data" mask="0x10000" values="PIO_SODR__P"/>
          <bitfield name="P17" caption="Set Output Data" mask="0x20000" values="PIO_SODR__P"/>
          <bitfield name="P18" caption="Set Output Data" mask="0x40000" values="PIO_SODR__P"/>
          <bitfield name="P19" caption="Set Output Data" mask="0x80000" values="PIO_SODR__P"/>
          <bitfield name="P20" caption="Set Output Data" mask="0x100000" values="PIO_SODR__P"/>
          <bitfield name="P21" caption="Set Output Data" mask="0x200000" values="PIO_SODR__P"/>
          <bitfield name="P22" caption="Set Output Data" mask="0x400000" values="PIO_SODR__P"/>
          <bitfield name="P23" caption="Set Output Data" mask="0x800000" values="PIO_SODR__P"/>
          <bitfield name="P24" caption="Set Output Data" mask="0x1000000" values="PIO_SODR__P"/>
          <bitfield name="P25" caption="Set Output Data" mask="0x2000000" values="PIO_SODR__P"/>
          <bitfield name="P26" caption="Set Output Data" mask="0x4000000" values="PIO_SODR__P"/>
          <bitfield name="P27" caption="Set Output Data" mask="0x8000000" values="PIO_SODR__P"/>
          <bitfield name="P28" caption="Set Output Data" mask="0x10000000" values="PIO_SODR__P"/>
          <bitfield name="P29" caption="Set Output Data" mask="0x20000000" values="PIO_SODR__P"/>
          <bitfield name="P30" caption="Set Output Data" mask="0x40000000" values="PIO_SODR__P"/>
          <bitfield name="P31" caption="Set Output Data" mask="0x80000000" values="PIO_SODR__P"/>
        </register>
        <register name="PIO_CODR" offset="0x34" rw="W" size="4" caption="Clear Output Data Register">
          <bitfield name="P0" caption="Clear Output Data" mask="0x1" values="PIO_CODR__P"/>
          <bitfield name="P1" caption="Clear Output Data" mask="0x2" values="PIO_CODR__P"/>
          <bitfield name="P2" caption="Clear Output Data" mask="0x4" values="PIO_CODR__P"/>
          <bitfield name="P3" caption="Clear Output Data" mask="0x8" values="PIO_CODR__P"/>
          <bitfield name="P4" caption="Clear Output Data" mask="0x10" values="PIO_CODR__P"/>
          <bitfield name="P5" caption="Clear Output Data" mask="0x20" values="PIO_CODR__P"/>
          <bitfield name="P6" caption="Clear Output Data" mask="0x40" values="PIO_CODR__P"/>
          <bitfield name="P7" caption="Clear Output Data" mask="0x80" values="PIO_CODR__P"/>
          <bitfield name="P8" caption="Clear Output Data" mask="0x100" values="PIO_CODR__P"/>
          <bitfield name="P9" caption="Clear Output Data" mask="0x200" values="PIO_CODR__P"/>
          <bitfield name="P10" caption="Clear Output Data" mask="0x400" values="PIO_CODR__P"/>
          <bitfield name="P11" caption="Clear Output Data" mask="0x800" values="PIO_CODR__P"/>
          <bitfield name="P12" caption="Clear Output Data" mask="0x1000" values="PIO_CODR__P"/>
          <bitfield name="P13" caption="Clear Output Data" mask="0x2000" values="PIO_CODR__P"/>
          <bitfield name="P14" caption="Clear Output Data" mask="0x4000" values="PIO_CODR__P"/>
          <bitfield name="P15" caption="Clear Output Data" mask="0x8000" values="PIO_CODR__P"/>
          <bitfield name="P16" caption="Clear Output Data" mask="0x10000" values="PIO_CODR__P"/>
          <bitfield name="P17" caption="Clear Output Data" mask="0x20000" values="PIO_CODR__P"/>
          <bitfield name="P18" caption="Clear Output Data" mask="0x40000" values="PIO_CODR__P"/>
          <bitfield name="P19" caption="Clear Output Data" mask="0x80000" values="PIO_CODR__P"/>
          <bitfield name="P20" caption="Clear Output Data" mask="0x100000" values="PIO_CODR__P"/>
          <bitfield name="P21" caption="Clear Output Data" mask="0x200000" values="PIO_CODR__P"/>
          <bitfield name="P22" caption="Clear Output Data" mask="0x400000" values="PIO_CODR__P"/>
          <bitfield name="P23" caption="Clear Output Data" mask="0x800000" values="PIO_CODR__P"/>
          <bitfield name="P24" caption="Clear Output Data" mask="0x1000000" values="PIO_CODR__P"/>
          <bitfield name="P25" caption="Clear Output Data" mask="0x2000000" values="PIO_CODR__P"/>
          <bitfield name="P26" caption="Clear Output Data" mask="0x4000000" values="PIO_CODR__P"/>
          <bitfield name="P27" caption="Clear Output Data" mask="0x8000000" values="PIO_CODR__P"/>
          <bitfield name="P28" caption="Clear Output Data" mask="0x10000000" values="PIO_CODR__P"/>
          <bitfield name="P29" caption="Clear Output Data" mask="0x20000000" values="PIO_CODR__P"/>
          <bitfield name="P30" caption="Clear Output Data" mask="0x40000000" values="PIO_CODR__P"/>
          <bitfield name="P31" caption="Clear Output Data" mask="0x80000000" values="PIO_CODR__P"/>
        </register>
        <register name="PIO_ODSR" offset="0x38" rw="RW" size="4" caption="Output Data Status Register">
          <bitfield name="P0" caption="Output Data Status" mask="0x1" values="PIO_ODSR__P"/>
          <bitfield name="P1" caption="Output Data Status" mask="0x2" values="PIO_ODSR__P"/>
          <bitfield name="P2" caption="Output Data Status" mask="0x4" values="PIO_ODSR__P"/>
          <bitfield name="P3" caption="Output Data Status" mask="0x8" values="PIO_ODSR__P"/>
          <bitfield name="P4" caption="Output Data Status" mask="0x10" values="PIO_ODSR__P"/>
          <bitfield name="P5" caption="Output Data Status" mask="0x20" values="PIO_ODSR__P"/>
          <bitfield name="P6" caption="Output Data Status" mask="0x40" values="PIO_ODSR__P"/>
          <bitfield name="P7" caption="Output Data Status" mask="0x80" values="PIO_ODSR__P"/>
          <bitfield name="P8" caption="Output Data Status" mask="0x100" values="PIO_ODSR__P"/>
          <bitfield name="P9" caption="Output Data Status" mask="0x200" values="PIO_ODSR__P"/>
          <bitfield name="P10" caption="Output Data Status" mask="0x400" values="PIO_ODSR__P"/>
          <bitfield name="P11" caption="Output Data Status" mask="0x800" values="PIO_ODSR__P"/>
          <bitfield name="P12" caption="Output Data Status" mask="0x1000" values="PIO_ODSR__P"/>
          <bitfield name="P13" caption="Output Data Status" mask="0x2000" values="PIO_ODSR__P"/>
          <bitfield name="P14" caption="Output Data Status" mask="0x4000" values="PIO_ODSR__P"/>
          <bitfield name="P15" caption="Output Data Status" mask="0x8000" values="PIO_ODSR__P"/>
          <bitfield name="P16" caption="Output Data Status" mask="0x10000" values="PIO_ODSR__P"/>
          <bitfield name="P17" caption="Output Data Status" mask="0x20000" values="PIO_ODSR__P"/>
          <bitfield name="P18" caption="Output Data Status" mask="0x40000" values="PIO_ODSR__P"/>
          <bitfield name="P19" caption="Output Data Status" mask="0x80000" values="PIO_ODSR__P"/>
          <bitfield name="P20" caption="Output Data Status" mask="0x100000" values="PIO_ODSR__P"/>
          <bitfield name="P21" caption="Output Data Status" mask="0x200000" values="PIO_ODSR__P"/>
          <bitfield name="P22" caption="Output Data Status" mask="0x400000" values="PIO_ODSR__P"/>
          <bitfield name="P23" caption="Output Data Status" mask="0x800000" values="PIO_ODSR__P"/>
          <bitfield name="P24" caption="Output Data Status" mask="0x1000000" values="PIO_ODSR__P"/>
          <bitfield name="P25" caption="Output Data Status" mask="0x2000000" values="PIO_ODSR__P"/>
          <bitfield name="P26" caption="Output Data Status" mask="0x4000000" values="PIO_ODSR__P"/>
          <bitfield name="P27" caption="Output Data Status" mask="0x8000000" values="PIO_ODSR__P"/>
          <bitfield name="P28" caption="Output Data Status" mask="0x10000000" values="PIO_ODSR__P"/>
          <bitfield name="P29" caption="Output Data Status" mask="0x20000000" values="PIO_ODSR__P"/>
          <bitfield name="P30" caption="Output Data Status" mask="0x40000000" values="PIO_ODSR__P"/>
          <bitfield name="P31" caption="Output Data Status" mask="0x80000000" values="PIO_ODSR__P"/>
        </register>
        <register name="PIO_PDSR" offset="0x3C" rw="R" size="4" caption="Pin Data Status Register">
          <bitfield name="P0" caption="Output Data Status" mask="0x1" values="PIO_PDSR__P"/>
          <bitfield name="P1" caption="Output Data Status" mask="0x2" values="PIO_PDSR__P"/>
          <bitfield name="P2" caption="Output Data Status" mask="0x4" values="PIO_PDSR__P"/>
          <bitfield name="P3" caption="Output Data Status" mask="0x8" values="PIO_PDSR__P"/>
          <bitfield name="P4" caption="Output Data Status" mask="0x10" values="PIO_PDSR__P"/>
          <bitfield name="P5" caption="Output Data Status" mask="0x20" values="PIO_PDSR__P"/>
          <bitfield name="P6" caption="Output Data Status" mask="0x40" values="PIO_PDSR__P"/>
          <bitfield name="P7" caption="Output Data Status" mask="0x80" values="PIO_PDSR__P"/>
          <bitfield name="P8" caption="Output Data Status" mask="0x100" values="PIO_PDSR__P"/>
          <bitfield name="P9" caption="Output Data Status" mask="0x200" values="PIO_PDSR__P"/>
          <bitfield name="P10" caption="Output Data Status" mask="0x400" values="PIO_PDSR__P"/>
          <bitfield name="P11" caption="Output Data Status" mask="0x800" values="PIO_PDSR__P"/>
          <bitfield name="P12" caption="Output Data Status" mask="0x1000" values="PIO_PDSR__P"/>
          <bitfield name="P13" caption="Output Data Status" mask="0x2000" values="PIO_PDSR__P"/>
          <bitfield name="P14" caption="Output Data Status" mask="0x4000" values="PIO_PDSR__P"/>
          <bitfield name="P15" caption="Output Data Status" mask="0x8000" values="PIO_PDSR__P"/>
          <bitfield name="P16" caption="Output Data Status" mask="0x10000" values="PIO_PDSR__P"/>
          <bitfield name="P17" caption="Output Data Status" mask="0x20000" values="PIO_PDSR__P"/>
          <bitfield name="P18" caption="Output Data Status" mask="0x40000" values="PIO_PDSR__P"/>
          <bitfield name="P19" caption="Output Data Status" mask="0x80000" values="PIO_PDSR__P"/>
          <bitfield name="P20" caption="Output Data Status" mask="0x100000" values="PIO_PDSR__P"/>
          <bitfield name="P21" caption="Output Data Status" mask="0x200000" values="PIO_PDSR__P"/>
          <bitfield name="P22" caption="Output Data Status" mask="0x400000" values="PIO_PDSR__P"/>
          <bitfield name="P23" caption="Output Data Status" mask="0x800000" values="PIO_PDSR__P"/>
          <bitfield name="P24" caption="Output Data Status" mask="0x1000000" values="PIO_PDSR__P"/>
          <bitfield name="P25" caption="Output Data Status" mask="0x2000000" values="PIO_PDSR__P"/>
          <bitfield name="P26" caption="Output Data Status" mask="0x4000000" values="PIO_PDSR__P"/>
          <bitfield name="P27" caption="Output Data Status" mask="0x8000000" values="PIO_PDSR__P"/>
          <bitfield name="P28" caption="Output Data Status" mask="0x10000000" values="PIO_PDSR__P"/>
          <bitfield name="P29" caption="Output Data Status" mask="0x20000000" values="PIO_PDSR__P"/>
          <bitfield name="P30" caption="Output Data Status" mask="0x40000000" values="PIO_PDSR__P"/>
          <bitfield name="P31" caption="Output Data Status" mask="0x80000000" values="PIO_PDSR__P"/>
        </register>
        <register name="PIO_IER" offset="0x40" rw="W" size="4" atomic-op="set:PIO_IMR" caption="Interrupt Enable Register">
          <bitfield name="P0" caption="Input Change Interrupt Enable" mask="0x1" values="PIO_IER__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Enable" mask="0x2" values="PIO_IER__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Enable" mask="0x4" values="PIO_IER__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Enable" mask="0x8" values="PIO_IER__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Enable" mask="0x10" values="PIO_IER__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Enable" mask="0x20" values="PIO_IER__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Enable" mask="0x40" values="PIO_IER__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Enable" mask="0x80" values="PIO_IER__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Enable" mask="0x100" values="PIO_IER__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Enable" mask="0x200" values="PIO_IER__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Enable" mask="0x400" values="PIO_IER__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Enable" mask="0x800" values="PIO_IER__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Enable" mask="0x1000" values="PIO_IER__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Enable" mask="0x2000" values="PIO_IER__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Enable" mask="0x4000" values="PIO_IER__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Enable" mask="0x8000" values="PIO_IER__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Enable" mask="0x10000" values="PIO_IER__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Enable" mask="0x20000" values="PIO_IER__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Enable" mask="0x40000" values="PIO_IER__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Enable" mask="0x80000" values="PIO_IER__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Enable" mask="0x100000" values="PIO_IER__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Enable" mask="0x200000" values="PIO_IER__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Enable" mask="0x400000" values="PIO_IER__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Enable" mask="0x800000" values="PIO_IER__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Enable" mask="0x1000000" values="PIO_IER__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Enable" mask="0x2000000" values="PIO_IER__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Enable" mask="0x4000000" values="PIO_IER__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Enable" mask="0x8000000" values="PIO_IER__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Enable" mask="0x10000000" values="PIO_IER__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Enable" mask="0x20000000" values="PIO_IER__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Enable" mask="0x40000000" values="PIO_IER__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Enable" mask="0x80000000" values="PIO_IER__P"/>
        </register>
        <register name="PIO_IDR" offset="0x44" rw="W" size="4" atomic-op="clear:PIO_IMR" caption="Interrupt Disable Register">
          <bitfield name="P0" caption="Input Change Interrupt Disable" mask="0x1" values="PIO_IDR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Disable" mask="0x2" values="PIO_IDR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Disable" mask="0x4" values="PIO_IDR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Disable" mask="0x8" values="PIO_IDR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Disable" mask="0x10" values="PIO_IDR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Disable" mask="0x20" values="PIO_IDR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Disable" mask="0x40" values="PIO_IDR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Disable" mask="0x80" values="PIO_IDR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Disable" mask="0x100" values="PIO_IDR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Disable" mask="0x200" values="PIO_IDR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Disable" mask="0x400" values="PIO_IDR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Disable" mask="0x800" values="PIO_IDR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Disable" mask="0x1000" values="PIO_IDR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Disable" mask="0x2000" values="PIO_IDR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Disable" mask="0x4000" values="PIO_IDR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Disable" mask="0x8000" values="PIO_IDR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Disable" mask="0x10000" values="PIO_IDR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Disable" mask="0x20000" values="PIO_IDR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Disable" mask="0x40000" values="PIO_IDR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Disable" mask="0x80000" values="PIO_IDR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Disable" mask="0x100000" values="PIO_IDR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Disable" mask="0x200000" values="PIO_IDR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Disable" mask="0x400000" values="PIO_IDR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Disable" mask="0x800000" values="PIO_IDR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Disable" mask="0x1000000" values="PIO_IDR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Disable" mask="0x2000000" values="PIO_IDR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Disable" mask="0x4000000" values="PIO_IDR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Disable" mask="0x8000000" values="PIO_IDR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Disable" mask="0x10000000" values="PIO_IDR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Disable" mask="0x20000000" values="PIO_IDR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Disable" mask="0x40000000" values="PIO_IDR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Disable" mask="0x80000000" values="PIO_IDR__P"/>
        </register>
        <register name="PIO_IMR" offset="0x48" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="P0" caption="Input Change Interrupt Mask" mask="0x1" values="PIO_IMR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Mask" mask="0x2" values="PIO_IMR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Mask" mask="0x4" values="PIO_IMR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Mask" mask="0x8" values="PIO_IMR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Mask" mask="0x10" values="PIO_IMR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Mask" mask="0x20" values="PIO_IMR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Mask" mask="0x40" values="PIO_IMR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Mask" mask="0x80" values="PIO_IMR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Mask" mask="0x100" values="PIO_IMR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Mask" mask="0x200" values="PIO_IMR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Mask" mask="0x400" values="PIO_IMR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Mask" mask="0x800" values="PIO_IMR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Mask" mask="0x1000" values="PIO_IMR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Mask" mask="0x2000" values="PIO_IMR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Mask" mask="0x4000" values="PIO_IMR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Mask" mask="0x8000" values="PIO_IMR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Mask" mask="0x10000" values="PIO_IMR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Mask" mask="0x20000" values="PIO_IMR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Mask" mask="0x40000" values="PIO_IMR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Mask" mask="0x80000" values="PIO_IMR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Mask" mask="0x100000" values="PIO_IMR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Mask" mask="0x200000" values="PIO_IMR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Mask" mask="0x400000" values="PIO_IMR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Mask" mask="0x800000" values="PIO_IMR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Mask" mask="0x1000000" values="PIO_IMR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Mask" mask="0x2000000" values="PIO_IMR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Mask" mask="0x4000000" values="PIO_IMR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Mask" mask="0x8000000" values="PIO_IMR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Mask" mask="0x10000000" values="PIO_IMR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Mask" mask="0x20000000" values="PIO_IMR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Mask" mask="0x40000000" values="PIO_IMR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Mask" mask="0x80000000" values="PIO_IMR__P"/>
        </register>
        <register name="PIO_ISR" offset="0x4C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="P0" caption="Input Change Interrupt Status" mask="0x1" values="PIO_ISR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Status" mask="0x2" values="PIO_ISR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Status" mask="0x4" values="PIO_ISR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Status" mask="0x8" values="PIO_ISR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Status" mask="0x10" values="PIO_ISR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Status" mask="0x20" values="PIO_ISR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Status" mask="0x40" values="PIO_ISR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Status" mask="0x80" values="PIO_ISR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Status" mask="0x100" values="PIO_ISR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Status" mask="0x200" values="PIO_ISR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Status" mask="0x400" values="PIO_ISR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Status" mask="0x800" values="PIO_ISR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Status" mask="0x1000" values="PIO_ISR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Status" mask="0x2000" values="PIO_ISR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Status" mask="0x4000" values="PIO_ISR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Status" mask="0x8000" values="PIO_ISR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Status" mask="0x10000" values="PIO_ISR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Status" mask="0x20000" values="PIO_ISR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Status" mask="0x40000" values="PIO_ISR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Status" mask="0x80000" values="PIO_ISR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Status" mask="0x100000" values="PIO_ISR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Status" mask="0x200000" values="PIO_ISR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Status" mask="0x400000" values="PIO_ISR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Status" mask="0x800000" values="PIO_ISR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Status" mask="0x1000000" values="PIO_ISR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Status" mask="0x2000000" values="PIO_ISR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Status" mask="0x4000000" values="PIO_ISR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Status" mask="0x8000000" values="PIO_ISR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Status" mask="0x10000000" values="PIO_ISR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Status" mask="0x20000000" values="PIO_ISR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Status" mask="0x40000000" values="PIO_ISR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Status" mask="0x80000000" values="PIO_ISR__P"/>
        </register>
        <register name="PIO_MDER" offset="0x50" rw="W" size="4" caption="Multi-driver Enable Register">
          <bitfield name="P0" caption="Multi-drive Enable" mask="0x1" values="PIO_MDER__P"/>
          <bitfield name="P1" caption="Multi-drive Enable" mask="0x2" values="PIO_MDER__P"/>
          <bitfield name="P2" caption="Multi-drive Enable" mask="0x4" values="PIO_MDER__P"/>
          <bitfield name="P3" caption="Multi-drive Enable" mask="0x8" values="PIO_MDER__P"/>
          <bitfield name="P4" caption="Multi-drive Enable" mask="0x10" values="PIO_MDER__P"/>
          <bitfield name="P5" caption="Multi-drive Enable" mask="0x20" values="PIO_MDER__P"/>
          <bitfield name="P6" caption="Multi-drive Enable" mask="0x40" values="PIO_MDER__P"/>
          <bitfield name="P7" caption="Multi-drive Enable" mask="0x80" values="PIO_MDER__P"/>
          <bitfield name="P8" caption="Multi-drive Enable" mask="0x100" values="PIO_MDER__P"/>
          <bitfield name="P9" caption="Multi-drive Enable" mask="0x200" values="PIO_MDER__P"/>
          <bitfield name="P10" caption="Multi-drive Enable" mask="0x400" values="PIO_MDER__P"/>
          <bitfield name="P11" caption="Multi-drive Enable" mask="0x800" values="PIO_MDER__P"/>
          <bitfield name="P12" caption="Multi-drive Enable" mask="0x1000" values="PIO_MDER__P"/>
          <bitfield name="P13" caption="Multi-drive Enable" mask="0x2000" values="PIO_MDER__P"/>
          <bitfield name="P14" caption="Multi-drive Enable" mask="0x4000" values="PIO_MDER__P"/>
          <bitfield name="P15" caption="Multi-drive Enable" mask="0x8000" values="PIO_MDER__P"/>
          <bitfield name="P16" caption="Multi-drive Enable" mask="0x10000" values="PIO_MDER__P"/>
          <bitfield name="P17" caption="Multi-drive Enable" mask="0x20000" values="PIO_MDER__P"/>
          <bitfield name="P18" caption="Multi-drive Enable" mask="0x40000" values="PIO_MDER__P"/>
          <bitfield name="P19" caption="Multi-drive Enable" mask="0x80000" values="PIO_MDER__P"/>
          <bitfield name="P20" caption="Multi-drive Enable" mask="0x100000" values="PIO_MDER__P"/>
          <bitfield name="P21" caption="Multi-drive Enable" mask="0x200000" values="PIO_MDER__P"/>
          <bitfield name="P22" caption="Multi-drive Enable" mask="0x400000" values="PIO_MDER__P"/>
          <bitfield name="P23" caption="Multi-drive Enable" mask="0x800000" values="PIO_MDER__P"/>
          <bitfield name="P24" caption="Multi-drive Enable" mask="0x1000000" values="PIO_MDER__P"/>
          <bitfield name="P25" caption="Multi-drive Enable" mask="0x2000000" values="PIO_MDER__P"/>
          <bitfield name="P26" caption="Multi-drive Enable" mask="0x4000000" values="PIO_MDER__P"/>
          <bitfield name="P27" caption="Multi-drive Enable" mask="0x8000000" values="PIO_MDER__P"/>
          <bitfield name="P28" caption="Multi-drive Enable" mask="0x10000000" values="PIO_MDER__P"/>
          <bitfield name="P29" caption="Multi-drive Enable" mask="0x20000000" values="PIO_MDER__P"/>
          <bitfield name="P30" caption="Multi-drive Enable" mask="0x40000000" values="PIO_MDER__P"/>
          <bitfield name="P31" caption="Multi-drive Enable" mask="0x80000000" values="PIO_MDER__P"/>
        </register>
        <register name="PIO_MDDR" offset="0x54" rw="W" size="4" atomic-op="clear:PIO_MDSR" caption="Multi-driver Disable Register">
          <bitfield name="P0" caption="Multi-drive Disable" mask="0x1" values="PIO_MDDR__P"/>
          <bitfield name="P1" caption="Multi-drive Disable" mask="0x2" values="PIO_MDDR__P"/>
          <bitfield name="P2" caption="Multi-drive Disable" mask="0x4" values="PIO_MDDR__P"/>
          <bitfield name="P3" caption="Multi-drive Disable" mask="0x8" values="PIO_MDDR__P"/>
          <bitfield name="P4" caption="Multi-drive Disable" mask="0x10" values="PIO_MDDR__P"/>
          <bitfield name="P5" caption="Multi-drive Disable" mask="0x20" values="PIO_MDDR__P"/>
          <bitfield name="P6" caption="Multi-drive Disable" mask="0x40" values="PIO_MDDR__P"/>
          <bitfield name="P7" caption="Multi-drive Disable" mask="0x80" values="PIO_MDDR__P"/>
          <bitfield name="P8" caption="Multi-drive Disable" mask="0x100" values="PIO_MDDR__P"/>
          <bitfield name="P9" caption="Multi-drive Disable" mask="0x200" values="PIO_MDDR__P"/>
          <bitfield name="P10" caption="Multi-drive Disable" mask="0x400" values="PIO_MDDR__P"/>
          <bitfield name="P11" caption="Multi-drive Disable" mask="0x800" values="PIO_MDDR__P"/>
          <bitfield name="P12" caption="Multi-drive Disable" mask="0x1000" values="PIO_MDDR__P"/>
          <bitfield name="P13" caption="Multi-drive Disable" mask="0x2000" values="PIO_MDDR__P"/>
          <bitfield name="P14" caption="Multi-drive Disable" mask="0x4000" values="PIO_MDDR__P"/>
          <bitfield name="P15" caption="Multi-drive Disable" mask="0x8000" values="PIO_MDDR__P"/>
          <bitfield name="P16" caption="Multi-drive Disable" mask="0x10000" values="PIO_MDDR__P"/>
          <bitfield name="P17" caption="Multi-drive Disable" mask="0x20000" values="PIO_MDDR__P"/>
          <bitfield name="P18" caption="Multi-drive Disable" mask="0x40000" values="PIO_MDDR__P"/>
          <bitfield name="P19" caption="Multi-drive Disable" mask="0x80000" values="PIO_MDDR__P"/>
          <bitfield name="P20" caption="Multi-drive Disable" mask="0x100000" values="PIO_MDDR__P"/>
          <bitfield name="P21" caption="Multi-drive Disable" mask="0x200000" values="PIO_MDDR__P"/>
          <bitfield name="P22" caption="Multi-drive Disable" mask="0x400000" values="PIO_MDDR__P"/>
          <bitfield name="P23" caption="Multi-drive Disable" mask="0x800000" values="PIO_MDDR__P"/>
          <bitfield name="P24" caption="Multi-drive Disable" mask="0x1000000" values="PIO_MDDR__P"/>
          <bitfield name="P25" caption="Multi-drive Disable" mask="0x2000000" values="PIO_MDDR__P"/>
          <bitfield name="P26" caption="Multi-drive Disable" mask="0x4000000" values="PIO_MDDR__P"/>
          <bitfield name="P27" caption="Multi-drive Disable" mask="0x8000000" values="PIO_MDDR__P"/>
          <bitfield name="P28" caption="Multi-drive Disable" mask="0x10000000" values="PIO_MDDR__P"/>
          <bitfield name="P29" caption="Multi-drive Disable" mask="0x20000000" values="PIO_MDDR__P"/>
          <bitfield name="P30" caption="Multi-drive Disable" mask="0x40000000" values="PIO_MDDR__P"/>
          <bitfield name="P31" caption="Multi-drive Disable" mask="0x80000000" values="PIO_MDDR__P"/>
        </register>
        <register name="PIO_MDSR" offset="0x58" rw="R" size="4" initval="0x00000000" caption="Multi-driver Status Register">
          <bitfield name="P0" caption="Multi-drive Status" mask="0x1" values="PIO_MDSR__P"/>
          <bitfield name="P1" caption="Multi-drive Status" mask="0x2" values="PIO_MDSR__P"/>
          <bitfield name="P2" caption="Multi-drive Status" mask="0x4" values="PIO_MDSR__P"/>
          <bitfield name="P3" caption="Multi-drive Status" mask="0x8" values="PIO_MDSR__P"/>
          <bitfield name="P4" caption="Multi-drive Status" mask="0x10" values="PIO_MDSR__P"/>
          <bitfield name="P5" caption="Multi-drive Status" mask="0x20" values="PIO_MDSR__P"/>
          <bitfield name="P6" caption="Multi-drive Status" mask="0x40" values="PIO_MDSR__P"/>
          <bitfield name="P7" caption="Multi-drive Status" mask="0x80" values="PIO_MDSR__P"/>
          <bitfield name="P8" caption="Multi-drive Status" mask="0x100" values="PIO_MDSR__P"/>
          <bitfield name="P9" caption="Multi-drive Status" mask="0x200" values="PIO_MDSR__P"/>
          <bitfield name="P10" caption="Multi-drive Status" mask="0x400" values="PIO_MDSR__P"/>
          <bitfield name="P11" caption="Multi-drive Status" mask="0x800" values="PIO_MDSR__P"/>
          <bitfield name="P12" caption="Multi-drive Status" mask="0x1000" values="PIO_MDSR__P"/>
          <bitfield name="P13" caption="Multi-drive Status" mask="0x2000" values="PIO_MDSR__P"/>
          <bitfield name="P14" caption="Multi-drive Status" mask="0x4000" values="PIO_MDSR__P"/>
          <bitfield name="P15" caption="Multi-drive Status" mask="0x8000" values="PIO_MDSR__P"/>
          <bitfield name="P16" caption="Multi-drive Status" mask="0x10000" values="PIO_MDSR__P"/>
          <bitfield name="P17" caption="Multi-drive Status" mask="0x20000" values="PIO_MDSR__P"/>
          <bitfield name="P18" caption="Multi-drive Status" mask="0x40000" values="PIO_MDSR__P"/>
          <bitfield name="P19" caption="Multi-drive Status" mask="0x80000" values="PIO_MDSR__P"/>
          <bitfield name="P20" caption="Multi-drive Status" mask="0x100000" values="PIO_MDSR__P"/>
          <bitfield name="P21" caption="Multi-drive Status" mask="0x200000" values="PIO_MDSR__P"/>
          <bitfield name="P22" caption="Multi-drive Status" mask="0x400000" values="PIO_MDSR__P"/>
          <bitfield name="P23" caption="Multi-drive Status" mask="0x800000" values="PIO_MDSR__P"/>
          <bitfield name="P24" caption="Multi-drive Status" mask="0x1000000" values="PIO_MDSR__P"/>
          <bitfield name="P25" caption="Multi-drive Status" mask="0x2000000" values="PIO_MDSR__P"/>
          <bitfield name="P26" caption="Multi-drive Status" mask="0x4000000" values="PIO_MDSR__P"/>
          <bitfield name="P27" caption="Multi-drive Status" mask="0x8000000" values="PIO_MDSR__P"/>
          <bitfield name="P28" caption="Multi-drive Status" mask="0x10000000" values="PIO_MDSR__P"/>
          <bitfield name="P29" caption="Multi-drive Status" mask="0x20000000" values="PIO_MDSR__P"/>
          <bitfield name="P30" caption="Multi-drive Status" mask="0x40000000" values="PIO_MDSR__P"/>
          <bitfield name="P31" caption="Multi-drive Status" mask="0x80000000" values="PIO_MDSR__P"/>
        </register>
        <register name="PIO_PUDR" offset="0x60" rw="W" size="4" atomic-op="clear:PIO_PUSR" caption="Pull-Up Disable Register">
          <bitfield name="P0" caption="Pull-Up Disable" mask="0x1" values="PIO_PUDR__P"/>
          <bitfield name="P1" caption="Pull-Up Disable" mask="0x2" values="PIO_PUDR__P"/>
          <bitfield name="P2" caption="Pull-Up Disable" mask="0x4" values="PIO_PUDR__P"/>
          <bitfield name="P3" caption="Pull-Up Disable" mask="0x8" values="PIO_PUDR__P"/>
          <bitfield name="P4" caption="Pull-Up Disable" mask="0x10" values="PIO_PUDR__P"/>
          <bitfield name="P5" caption="Pull-Up Disable" mask="0x20" values="PIO_PUDR__P"/>
          <bitfield name="P6" caption="Pull-Up Disable" mask="0x40" values="PIO_PUDR__P"/>
          <bitfield name="P7" caption="Pull-Up Disable" mask="0x80" values="PIO_PUDR__P"/>
          <bitfield name="P8" caption="Pull-Up Disable" mask="0x100" values="PIO_PUDR__P"/>
          <bitfield name="P9" caption="Pull-Up Disable" mask="0x200" values="PIO_PUDR__P"/>
          <bitfield name="P10" caption="Pull-Up Disable" mask="0x400" values="PIO_PUDR__P"/>
          <bitfield name="P11" caption="Pull-Up Disable" mask="0x800" values="PIO_PUDR__P"/>
          <bitfield name="P12" caption="Pull-Up Disable" mask="0x1000" values="PIO_PUDR__P"/>
          <bitfield name="P13" caption="Pull-Up Disable" mask="0x2000" values="PIO_PUDR__P"/>
          <bitfield name="P14" caption="Pull-Up Disable" mask="0x4000" values="PIO_PUDR__P"/>
          <bitfield name="P15" caption="Pull-Up Disable" mask="0x8000" values="PIO_PUDR__P"/>
          <bitfield name="P16" caption="Pull-Up Disable" mask="0x10000" values="PIO_PUDR__P"/>
          <bitfield name="P17" caption="Pull-Up Disable" mask="0x20000" values="PIO_PUDR__P"/>
          <bitfield name="P18" caption="Pull-Up Disable" mask="0x40000" values="PIO_PUDR__P"/>
          <bitfield name="P19" caption="Pull-Up Disable" mask="0x80000" values="PIO_PUDR__P"/>
          <bitfield name="P20" caption="Pull-Up Disable" mask="0x100000" values="PIO_PUDR__P"/>
          <bitfield name="P21" caption="Pull-Up Disable" mask="0x200000" values="PIO_PUDR__P"/>
          <bitfield name="P22" caption="Pull-Up Disable" mask="0x400000" values="PIO_PUDR__P"/>
          <bitfield name="P23" caption="Pull-Up Disable" mask="0x800000" values="PIO_PUDR__P"/>
          <bitfield name="P24" caption="Pull-Up Disable" mask="0x1000000" values="PIO_PUDR__P"/>
          <bitfield name="P25" caption="Pull-Up Disable" mask="0x2000000" values="PIO_PUDR__P"/>
          <bitfield name="P26" caption="Pull-Up Disable" mask="0x4000000" values="PIO_PUDR__P"/>
          <bitfield name="P27" caption="Pull-Up Disable" mask="0x8000000" values="PIO_PUDR__P"/>
          <bitfield name="P28" caption="Pull-Up Disable" mask="0x10000000" values="PIO_PUDR__P"/>
          <bitfield name="P29" caption="Pull-Up Disable" mask="0x20000000" values="PIO_PUDR__P"/>
          <bitfield name="P30" caption="Pull-Up Disable" mask="0x40000000" values="PIO_PUDR__P"/>
          <bitfield name="P31" caption="Pull-Up Disable" mask="0x80000000" values="PIO_PUDR__P"/>
        </register>
        <register name="PIO_PUER" offset="0x64" rw="W" size="4" caption="Pull-Up Enable Register">
          <bitfield name="P0" caption="Pull-Up Enable" mask="0x1" values="PIO_PUER__P"/>
          <bitfield name="P1" caption="Pull-Up Enable" mask="0x2" values="PIO_PUER__P"/>
          <bitfield name="P2" caption="Pull-Up Enable" mask="0x4" values="PIO_PUER__P"/>
          <bitfield name="P3" caption="Pull-Up Enable" mask="0x8" values="PIO_PUER__P"/>
          <bitfield name="P4" caption="Pull-Up Enable" mask="0x10" values="PIO_PUER__P"/>
          <bitfield name="P5" caption="Pull-Up Enable" mask="0x20" values="PIO_PUER__P"/>
          <bitfield name="P6" caption="Pull-Up Enable" mask="0x40" values="PIO_PUER__P"/>
          <bitfield name="P7" caption="Pull-Up Enable" mask="0x80" values="PIO_PUER__P"/>
          <bitfield name="P8" caption="Pull-Up Enable" mask="0x100" values="PIO_PUER__P"/>
          <bitfield name="P9" caption="Pull-Up Enable" mask="0x200" values="PIO_PUER__P"/>
          <bitfield name="P10" caption="Pull-Up Enable" mask="0x400" values="PIO_PUER__P"/>
          <bitfield name="P11" caption="Pull-Up Enable" mask="0x800" values="PIO_PUER__P"/>
          <bitfield name="P12" caption="Pull-Up Enable" mask="0x1000" values="PIO_PUER__P"/>
          <bitfield name="P13" caption="Pull-Up Enable" mask="0x2000" values="PIO_PUER__P"/>
          <bitfield name="P14" caption="Pull-Up Enable" mask="0x4000" values="PIO_PUER__P"/>
          <bitfield name="P15" caption="Pull-Up Enable" mask="0x8000" values="PIO_PUER__P"/>
          <bitfield name="P16" caption="Pull-Up Enable" mask="0x10000" values="PIO_PUER__P"/>
          <bitfield name="P17" caption="Pull-Up Enable" mask="0x20000" values="PIO_PUER__P"/>
          <bitfield name="P18" caption="Pull-Up Enable" mask="0x40000" values="PIO_PUER__P"/>
          <bitfield name="P19" caption="Pull-Up Enable" mask="0x80000" values="PIO_PUER__P"/>
          <bitfield name="P20" caption="Pull-Up Enable" mask="0x100000" values="PIO_PUER__P"/>
          <bitfield name="P21" caption="Pull-Up Enable" mask="0x200000" values="PIO_PUER__P"/>
          <bitfield name="P22" caption="Pull-Up Enable" mask="0x400000" values="PIO_PUER__P"/>
          <bitfield name="P23" caption="Pull-Up Enable" mask="0x800000" values="PIO_PUER__P"/>
          <bitfield name="P24" caption="Pull-Up Enable" mask="0x1000000" values="PIO_PUER__P"/>
          <bitfield name="P25" caption="Pull-Up Enable" mask="0x2000000" values="PIO_PUER__P"/>
          <bitfield name="P26" caption="Pull-Up Enable" mask="0x4000000" values="PIO_PUER__P"/>
          <bitfield name="P27" caption="Pull-Up Enable" mask="0x8000000" values="PIO_PUER__P"/>
          <bitfield name="P28" caption="Pull-Up Enable" mask="0x10000000" values="PIO_PUER__P"/>
          <bitfield name="P29" caption="Pull-Up Enable" mask="0x20000000" values="PIO_PUER__P"/>
          <bitfield name="P30" caption="Pull-Up Enable" mask="0x40000000" values="PIO_PUER__P"/>
          <bitfield name="P31" caption="Pull-Up Enable" mask="0x80000000" values="PIO_PUER__P"/>
        </register>
        <register name="PIO_PUSR" offset="0x68" rw="R" size="4" caption="Pad Pull-Up Status Register">
          <bitfield name="P0" caption="Pull-Up Status" mask="0x1" values="PIO_PUSR__P"/>
          <bitfield name="P1" caption="Pull-Up Status" mask="0x2" values="PIO_PUSR__P"/>
          <bitfield name="P2" caption="Pull-Up Status" mask="0x4" values="PIO_PUSR__P"/>
          <bitfield name="P3" caption="Pull-Up Status" mask="0x8" values="PIO_PUSR__P"/>
          <bitfield name="P4" caption="Pull-Up Status" mask="0x10" values="PIO_PUSR__P"/>
          <bitfield name="P5" caption="Pull-Up Status" mask="0x20" values="PIO_PUSR__P"/>
          <bitfield name="P6" caption="Pull-Up Status" mask="0x40" values="PIO_PUSR__P"/>
          <bitfield name="P7" caption="Pull-Up Status" mask="0x80" values="PIO_PUSR__P"/>
          <bitfield name="P8" caption="Pull-Up Status" mask="0x100" values="PIO_PUSR__P"/>
          <bitfield name="P9" caption="Pull-Up Status" mask="0x200" values="PIO_PUSR__P"/>
          <bitfield name="P10" caption="Pull-Up Status" mask="0x400" values="PIO_PUSR__P"/>
          <bitfield name="P11" caption="Pull-Up Status" mask="0x800" values="PIO_PUSR__P"/>
          <bitfield name="P12" caption="Pull-Up Status" mask="0x1000" values="PIO_PUSR__P"/>
          <bitfield name="P13" caption="Pull-Up Status" mask="0x2000" values="PIO_PUSR__P"/>
          <bitfield name="P14" caption="Pull-Up Status" mask="0x4000" values="PIO_PUSR__P"/>
          <bitfield name="P15" caption="Pull-Up Status" mask="0x8000" values="PIO_PUSR__P"/>
          <bitfield name="P16" caption="Pull-Up Status" mask="0x10000" values="PIO_PUSR__P"/>
          <bitfield name="P17" caption="Pull-Up Status" mask="0x20000" values="PIO_PUSR__P"/>
          <bitfield name="P18" caption="Pull-Up Status" mask="0x40000" values="PIO_PUSR__P"/>
          <bitfield name="P19" caption="Pull-Up Status" mask="0x80000" values="PIO_PUSR__P"/>
          <bitfield name="P20" caption="Pull-Up Status" mask="0x100000" values="PIO_PUSR__P"/>
          <bitfield name="P21" caption="Pull-Up Status" mask="0x200000" values="PIO_PUSR__P"/>
          <bitfield name="P22" caption="Pull-Up Status" mask="0x400000" values="PIO_PUSR__P"/>
          <bitfield name="P23" caption="Pull-Up Status" mask="0x800000" values="PIO_PUSR__P"/>
          <bitfield name="P24" caption="Pull-Up Status" mask="0x1000000" values="PIO_PUSR__P"/>
          <bitfield name="P25" caption="Pull-Up Status" mask="0x2000000" values="PIO_PUSR__P"/>
          <bitfield name="P26" caption="Pull-Up Status" mask="0x4000000" values="PIO_PUSR__P"/>
          <bitfield name="P27" caption="Pull-Up Status" mask="0x8000000" values="PIO_PUSR__P"/>
          <bitfield name="P28" caption="Pull-Up Status" mask="0x10000000" values="PIO_PUSR__P"/>
          <bitfield name="P29" caption="Pull-Up Status" mask="0x20000000" values="PIO_PUSR__P"/>
          <bitfield name="P30" caption="Pull-Up Status" mask="0x40000000" values="PIO_PUSR__P"/>
          <bitfield name="P31" caption="Pull-Up Status" mask="0x80000000" values="PIO_PUSR__P"/>
        </register>
        <register name="PIO_ABCDSR" offset="0x70" rw="RW" size="4" count="2" initval="0x00000000" caption="Peripheral ABCD Select Register 1">
          <bitfield name="P0" caption="Peripheral Select" mask="0x1" values="PIO_ABCDSR__P"/>
          <bitfield name="P1" caption="Peripheral Select" mask="0x2" values="PIO_ABCDSR__P"/>
          <bitfield name="P2" caption="Peripheral Select" mask="0x4" values="PIO_ABCDSR__P"/>
          <bitfield name="P3" caption="Peripheral Select" mask="0x8" values="PIO_ABCDSR__P"/>
          <bitfield name="P4" caption="Peripheral Select" mask="0x10" values="PIO_ABCDSR__P"/>
          <bitfield name="P5" caption="Peripheral Select" mask="0x20" values="PIO_ABCDSR__P"/>
          <bitfield name="P6" caption="Peripheral Select" mask="0x40" values="PIO_ABCDSR__P"/>
          <bitfield name="P7" caption="Peripheral Select" mask="0x80" values="PIO_ABCDSR__P"/>
          <bitfield name="P8" caption="Peripheral Select" mask="0x100" values="PIO_ABCDSR__P"/>
          <bitfield name="P9" caption="Peripheral Select" mask="0x200" values="PIO_ABCDSR__P"/>
          <bitfield name="P10" caption="Peripheral Select" mask="0x400" values="PIO_ABCDSR__P"/>
          <bitfield name="P11" caption="Peripheral Select" mask="0x800" values="PIO_ABCDSR__P"/>
          <bitfield name="P12" caption="Peripheral Select" mask="0x1000" values="PIO_ABCDSR__P"/>
          <bitfield name="P13" caption="Peripheral Select" mask="0x2000" values="PIO_ABCDSR__P"/>
          <bitfield name="P14" caption="Peripheral Select" mask="0x4000" values="PIO_ABCDSR__P"/>
          <bitfield name="P15" caption="Peripheral Select" mask="0x8000" values="PIO_ABCDSR__P"/>
          <bitfield name="P16" caption="Peripheral Select" mask="0x10000" values="PIO_ABCDSR__P"/>
          <bitfield name="P17" caption="Peripheral Select" mask="0x20000" values="PIO_ABCDSR__P"/>
          <bitfield name="P18" caption="Peripheral Select" mask="0x40000" values="PIO_ABCDSR__P"/>
          <bitfield name="P19" caption="Peripheral Select" mask="0x80000" values="PIO_ABCDSR__P"/>
          <bitfield name="P20" caption="Peripheral Select" mask="0x100000" values="PIO_ABCDSR__P"/>
          <bitfield name="P21" caption="Peripheral Select" mask="0x200000" values="PIO_ABCDSR__P"/>
          <bitfield name="P22" caption="Peripheral Select" mask="0x400000" values="PIO_ABCDSR__P"/>
          <bitfield name="P23" caption="Peripheral Select" mask="0x800000" values="PIO_ABCDSR__P"/>
          <bitfield name="P24" caption="Peripheral Select" mask="0x1000000" values="PIO_ABCDSR__P"/>
          <bitfield name="P25" caption="Peripheral Select" mask="0x2000000" values="PIO_ABCDSR__P"/>
          <bitfield name="P26" caption="Peripheral Select" mask="0x4000000" values="PIO_ABCDSR__P"/>
          <bitfield name="P27" caption="Peripheral Select" mask="0x8000000" values="PIO_ABCDSR__P"/>
          <bitfield name="P28" caption="Peripheral Select" mask="0x10000000" values="PIO_ABCDSR__P"/>
          <bitfield name="P29" caption="Peripheral Select" mask="0x20000000" values="PIO_ABCDSR__P"/>
          <bitfield name="P30" caption="Peripheral Select" mask="0x40000000" values="PIO_ABCDSR__P"/>
          <bitfield name="P31" caption="Peripheral Select" mask="0x80000000" values="PIO_ABCDSR__P"/>
        </register>
        <register name="PIO_IFSCDR" offset="0x80" rw="W" size="4" atomic-op="clear:PIO_IFSCSR" caption="Input Filter Slow Clock Disable Register">
          <bitfield name="P0" caption="Peripheral Clock Glitch Filtering Select" mask="0x1" values="PIO_IFSCDR__P"/>
          <bitfield name="P1" caption="Peripheral Clock Glitch Filtering Select" mask="0x2" values="PIO_IFSCDR__P"/>
          <bitfield name="P2" caption="Peripheral Clock Glitch Filtering Select" mask="0x4" values="PIO_IFSCDR__P"/>
          <bitfield name="P3" caption="Peripheral Clock Glitch Filtering Select" mask="0x8" values="PIO_IFSCDR__P"/>
          <bitfield name="P4" caption="Peripheral Clock Glitch Filtering Select" mask="0x10" values="PIO_IFSCDR__P"/>
          <bitfield name="P5" caption="Peripheral Clock Glitch Filtering Select" mask="0x20" values="PIO_IFSCDR__P"/>
          <bitfield name="P6" caption="Peripheral Clock Glitch Filtering Select" mask="0x40" values="PIO_IFSCDR__P"/>
          <bitfield name="P7" caption="Peripheral Clock Glitch Filtering Select" mask="0x80" values="PIO_IFSCDR__P"/>
          <bitfield name="P8" caption="Peripheral Clock Glitch Filtering Select" mask="0x100" values="PIO_IFSCDR__P"/>
          <bitfield name="P9" caption="Peripheral Clock Glitch Filtering Select" mask="0x200" values="PIO_IFSCDR__P"/>
          <bitfield name="P10" caption="Peripheral Clock Glitch Filtering Select" mask="0x400" values="PIO_IFSCDR__P"/>
          <bitfield name="P11" caption="Peripheral Clock Glitch Filtering Select" mask="0x800" values="PIO_IFSCDR__P"/>
          <bitfield name="P12" caption="Peripheral Clock Glitch Filtering Select" mask="0x1000" values="PIO_IFSCDR__P"/>
          <bitfield name="P13" caption="Peripheral Clock Glitch Filtering Select" mask="0x2000" values="PIO_IFSCDR__P"/>
          <bitfield name="P14" caption="Peripheral Clock Glitch Filtering Select" mask="0x4000" values="PIO_IFSCDR__P"/>
          <bitfield name="P15" caption="Peripheral Clock Glitch Filtering Select" mask="0x8000" values="PIO_IFSCDR__P"/>
          <bitfield name="P16" caption="Peripheral Clock Glitch Filtering Select" mask="0x10000" values="PIO_IFSCDR__P"/>
          <bitfield name="P17" caption="Peripheral Clock Glitch Filtering Select" mask="0x20000" values="PIO_IFSCDR__P"/>
          <bitfield name="P18" caption="Peripheral Clock Glitch Filtering Select" mask="0x40000" values="PIO_IFSCDR__P"/>
          <bitfield name="P19" caption="Peripheral Clock Glitch Filtering Select" mask="0x80000" values="PIO_IFSCDR__P"/>
          <bitfield name="P20" caption="Peripheral Clock Glitch Filtering Select" mask="0x100000" values="PIO_IFSCDR__P"/>
          <bitfield name="P21" caption="Peripheral Clock Glitch Filtering Select" mask="0x200000" values="PIO_IFSCDR__P"/>
          <bitfield name="P22" caption="Peripheral Clock Glitch Filtering Select" mask="0x400000" values="PIO_IFSCDR__P"/>
          <bitfield name="P23" caption="Peripheral Clock Glitch Filtering Select" mask="0x800000" values="PIO_IFSCDR__P"/>
          <bitfield name="P24" caption="Peripheral Clock Glitch Filtering Select" mask="0x1000000" values="PIO_IFSCDR__P"/>
          <bitfield name="P25" caption="Peripheral Clock Glitch Filtering Select" mask="0x2000000" values="PIO_IFSCDR__P"/>
          <bitfield name="P26" caption="Peripheral Clock Glitch Filtering Select" mask="0x4000000" values="PIO_IFSCDR__P"/>
          <bitfield name="P27" caption="Peripheral Clock Glitch Filtering Select" mask="0x8000000" values="PIO_IFSCDR__P"/>
          <bitfield name="P28" caption="Peripheral Clock Glitch Filtering Select" mask="0x10000000" values="PIO_IFSCDR__P"/>
          <bitfield name="P29" caption="Peripheral Clock Glitch Filtering Select" mask="0x20000000" values="PIO_IFSCDR__P"/>
          <bitfield name="P30" caption="Peripheral Clock Glitch Filtering Select" mask="0x40000000" values="PIO_IFSCDR__P"/>
          <bitfield name="P31" caption="Peripheral Clock Glitch Filtering Select" mask="0x80000000" values="PIO_IFSCDR__P"/>
        </register>
        <register name="PIO_IFSCER" offset="0x84" rw="W" size="4" caption="Input Filter Slow Clock Enable Register">
          <bitfield name="P0" caption="Slow Clock Debouncing Filtering Select" mask="0x1" values="PIO_IFSCER__P"/>
          <bitfield name="P1" caption="Slow Clock Debouncing Filtering Select" mask="0x2" values="PIO_IFSCER__P"/>
          <bitfield name="P2" caption="Slow Clock Debouncing Filtering Select" mask="0x4" values="PIO_IFSCER__P"/>
          <bitfield name="P3" caption="Slow Clock Debouncing Filtering Select" mask="0x8" values="PIO_IFSCER__P"/>
          <bitfield name="P4" caption="Slow Clock Debouncing Filtering Select" mask="0x10" values="PIO_IFSCER__P"/>
          <bitfield name="P5" caption="Slow Clock Debouncing Filtering Select" mask="0x20" values="PIO_IFSCER__P"/>
          <bitfield name="P6" caption="Slow Clock Debouncing Filtering Select" mask="0x40" values="PIO_IFSCER__P"/>
          <bitfield name="P7" caption="Slow Clock Debouncing Filtering Select" mask="0x80" values="PIO_IFSCER__P"/>
          <bitfield name="P8" caption="Slow Clock Debouncing Filtering Select" mask="0x100" values="PIO_IFSCER__P"/>
          <bitfield name="P9" caption="Slow Clock Debouncing Filtering Select" mask="0x200" values="PIO_IFSCER__P"/>
          <bitfield name="P10" caption="Slow Clock Debouncing Filtering Select" mask="0x400" values="PIO_IFSCER__P"/>
          <bitfield name="P11" caption="Slow Clock Debouncing Filtering Select" mask="0x800" values="PIO_IFSCER__P"/>
          <bitfield name="P12" caption="Slow Clock Debouncing Filtering Select" mask="0x1000" values="PIO_IFSCER__P"/>
          <bitfield name="P13" caption="Slow Clock Debouncing Filtering Select" mask="0x2000" values="PIO_IFSCER__P"/>
          <bitfield name="P14" caption="Slow Clock Debouncing Filtering Select" mask="0x4000" values="PIO_IFSCER__P"/>
          <bitfield name="P15" caption="Slow Clock Debouncing Filtering Select" mask="0x8000" values="PIO_IFSCER__P"/>
          <bitfield name="P16" caption="Slow Clock Debouncing Filtering Select" mask="0x10000" values="PIO_IFSCER__P"/>
          <bitfield name="P17" caption="Slow Clock Debouncing Filtering Select" mask="0x20000" values="PIO_IFSCER__P"/>
          <bitfield name="P18" caption="Slow Clock Debouncing Filtering Select" mask="0x40000" values="PIO_IFSCER__P"/>
          <bitfield name="P19" caption="Slow Clock Debouncing Filtering Select" mask="0x80000" values="PIO_IFSCER__P"/>
          <bitfield name="P20" caption="Slow Clock Debouncing Filtering Select" mask="0x100000" values="PIO_IFSCER__P"/>
          <bitfield name="P21" caption="Slow Clock Debouncing Filtering Select" mask="0x200000" values="PIO_IFSCER__P"/>
          <bitfield name="P22" caption="Slow Clock Debouncing Filtering Select" mask="0x400000" values="PIO_IFSCER__P"/>
          <bitfield name="P23" caption="Slow Clock Debouncing Filtering Select" mask="0x800000" values="PIO_IFSCER__P"/>
          <bitfield name="P24" caption="Slow Clock Debouncing Filtering Select" mask="0x1000000" values="PIO_IFSCER__P"/>
          <bitfield name="P25" caption="Slow Clock Debouncing Filtering Select" mask="0x2000000" values="PIO_IFSCER__P"/>
          <bitfield name="P26" caption="Slow Clock Debouncing Filtering Select" mask="0x4000000" values="PIO_IFSCER__P"/>
          <bitfield name="P27" caption="Slow Clock Debouncing Filtering Select" mask="0x8000000" values="PIO_IFSCER__P"/>
          <bitfield name="P28" caption="Slow Clock Debouncing Filtering Select" mask="0x10000000" values="PIO_IFSCER__P"/>
          <bitfield name="P29" caption="Slow Clock Debouncing Filtering Select" mask="0x20000000" values="PIO_IFSCER__P"/>
          <bitfield name="P30" caption="Slow Clock Debouncing Filtering Select" mask="0x40000000" values="PIO_IFSCER__P"/>
          <bitfield name="P31" caption="Slow Clock Debouncing Filtering Select" mask="0x80000000" values="PIO_IFSCER__P"/>
        </register>
        <register name="PIO_IFSCSR" offset="0x88" rw="R" size="4" initval="0x00000000" caption="Input Filter Slow Clock Status Register">
          <bitfield name="P0" caption="Glitch or Debouncing Filter Selection Status" mask="0x1" values="PIO_IFSCSR__P"/>
          <bitfield name="P1" caption="Glitch or Debouncing Filter Selection Status" mask="0x2" values="PIO_IFSCSR__P"/>
          <bitfield name="P2" caption="Glitch or Debouncing Filter Selection Status" mask="0x4" values="PIO_IFSCSR__P"/>
          <bitfield name="P3" caption="Glitch or Debouncing Filter Selection Status" mask="0x8" values="PIO_IFSCSR__P"/>
          <bitfield name="P4" caption="Glitch or Debouncing Filter Selection Status" mask="0x10" values="PIO_IFSCSR__P"/>
          <bitfield name="P5" caption="Glitch or Debouncing Filter Selection Status" mask="0x20" values="PIO_IFSCSR__P"/>
          <bitfield name="P6" caption="Glitch or Debouncing Filter Selection Status" mask="0x40" values="PIO_IFSCSR__P"/>
          <bitfield name="P7" caption="Glitch or Debouncing Filter Selection Status" mask="0x80" values="PIO_IFSCSR__P"/>
          <bitfield name="P8" caption="Glitch or Debouncing Filter Selection Status" mask="0x100" values="PIO_IFSCSR__P"/>
          <bitfield name="P9" caption="Glitch or Debouncing Filter Selection Status" mask="0x200" values="PIO_IFSCSR__P"/>
          <bitfield name="P10" caption="Glitch or Debouncing Filter Selection Status" mask="0x400" values="PIO_IFSCSR__P"/>
          <bitfield name="P11" caption="Glitch or Debouncing Filter Selection Status" mask="0x800" values="PIO_IFSCSR__P"/>
          <bitfield name="P12" caption="Glitch or Debouncing Filter Selection Status" mask="0x1000" values="PIO_IFSCSR__P"/>
          <bitfield name="P13" caption="Glitch or Debouncing Filter Selection Status" mask="0x2000" values="PIO_IFSCSR__P"/>
          <bitfield name="P14" caption="Glitch or Debouncing Filter Selection Status" mask="0x4000" values="PIO_IFSCSR__P"/>
          <bitfield name="P15" caption="Glitch or Debouncing Filter Selection Status" mask="0x8000" values="PIO_IFSCSR__P"/>
          <bitfield name="P16" caption="Glitch or Debouncing Filter Selection Status" mask="0x10000" values="PIO_IFSCSR__P"/>
          <bitfield name="P17" caption="Glitch or Debouncing Filter Selection Status" mask="0x20000" values="PIO_IFSCSR__P"/>
          <bitfield name="P18" caption="Glitch or Debouncing Filter Selection Status" mask="0x40000" values="PIO_IFSCSR__P"/>
          <bitfield name="P19" caption="Glitch or Debouncing Filter Selection Status" mask="0x80000" values="PIO_IFSCSR__P"/>
          <bitfield name="P20" caption="Glitch or Debouncing Filter Selection Status" mask="0x100000" values="PIO_IFSCSR__P"/>
          <bitfield name="P21" caption="Glitch or Debouncing Filter Selection Status" mask="0x200000" values="PIO_IFSCSR__P"/>
          <bitfield name="P22" caption="Glitch or Debouncing Filter Selection Status" mask="0x400000" values="PIO_IFSCSR__P"/>
          <bitfield name="P23" caption="Glitch or Debouncing Filter Selection Status" mask="0x800000" values="PIO_IFSCSR__P"/>
          <bitfield name="P24" caption="Glitch or Debouncing Filter Selection Status" mask="0x1000000" values="PIO_IFSCSR__P"/>
          <bitfield name="P25" caption="Glitch or Debouncing Filter Selection Status" mask="0x2000000" values="PIO_IFSCSR__P"/>
          <bitfield name="P26" caption="Glitch or Debouncing Filter Selection Status" mask="0x4000000" values="PIO_IFSCSR__P"/>
          <bitfield name="P27" caption="Glitch or Debouncing Filter Selection Status" mask="0x8000000" values="PIO_IFSCSR__P"/>
          <bitfield name="P28" caption="Glitch or Debouncing Filter Selection Status" mask="0x10000000" values="PIO_IFSCSR__P"/>
          <bitfield name="P29" caption="Glitch or Debouncing Filter Selection Status" mask="0x20000000" values="PIO_IFSCSR__P"/>
          <bitfield name="P30" caption="Glitch or Debouncing Filter Selection Status" mask="0x40000000" values="PIO_IFSCSR__P"/>
          <bitfield name="P31" caption="Glitch or Debouncing Filter Selection Status" mask="0x80000000" values="PIO_IFSCSR__P"/>
        </register>
        <register name="PIO_SCDR" offset="0x8C" rw="RW" size="4" initval="0x00000000" caption="Slow Clock Divider Debouncing Register">
          <bitfield name="DIV" caption="Slow Clock Divider Selection for Debouncing" mask="0x3FFF"/>
        </register>
        <register name="PIO_PPDDR" offset="0x90" rw="W" size="4" atomic-op="clear:PIO_PPDSR" caption="Pad Pull-Down Disable Register">
          <bitfield name="P0" caption="Pull-Down Disable" mask="0x1" values="PIO_PPDDR__P"/>
          <bitfield name="P1" caption="Pull-Down Disable" mask="0x2" values="PIO_PPDDR__P"/>
          <bitfield name="P2" caption="Pull-Down Disable" mask="0x4" values="PIO_PPDDR__P"/>
          <bitfield name="P3" caption="Pull-Down Disable" mask="0x8" values="PIO_PPDDR__P"/>
          <bitfield name="P4" caption="Pull-Down Disable" mask="0x10" values="PIO_PPDDR__P"/>
          <bitfield name="P5" caption="Pull-Down Disable" mask="0x20" values="PIO_PPDDR__P"/>
          <bitfield name="P6" caption="Pull-Down Disable" mask="0x40" values="PIO_PPDDR__P"/>
          <bitfield name="P7" caption="Pull-Down Disable" mask="0x80" values="PIO_PPDDR__P"/>
          <bitfield name="P8" caption="Pull-Down Disable" mask="0x100" values="PIO_PPDDR__P"/>
          <bitfield name="P9" caption="Pull-Down Disable" mask="0x200" values="PIO_PPDDR__P"/>
          <bitfield name="P10" caption="Pull-Down Disable" mask="0x400" values="PIO_PPDDR__P"/>
          <bitfield name="P11" caption="Pull-Down Disable" mask="0x800" values="PIO_PPDDR__P"/>
          <bitfield name="P12" caption="Pull-Down Disable" mask="0x1000" values="PIO_PPDDR__P"/>
          <bitfield name="P13" caption="Pull-Down Disable" mask="0x2000" values="PIO_PPDDR__P"/>
          <bitfield name="P14" caption="Pull-Down Disable" mask="0x4000" values="PIO_PPDDR__P"/>
          <bitfield name="P15" caption="Pull-Down Disable" mask="0x8000" values="PIO_PPDDR__P"/>
          <bitfield name="P16" caption="Pull-Down Disable" mask="0x10000" values="PIO_PPDDR__P"/>
          <bitfield name="P17" caption="Pull-Down Disable" mask="0x20000" values="PIO_PPDDR__P"/>
          <bitfield name="P18" caption="Pull-Down Disable" mask="0x40000" values="PIO_PPDDR__P"/>
          <bitfield name="P19" caption="Pull-Down Disable" mask="0x80000" values="PIO_PPDDR__P"/>
          <bitfield name="P20" caption="Pull-Down Disable" mask="0x100000" values="PIO_PPDDR__P"/>
          <bitfield name="P21" caption="Pull-Down Disable" mask="0x200000" values="PIO_PPDDR__P"/>
          <bitfield name="P22" caption="Pull-Down Disable" mask="0x400000" values="PIO_PPDDR__P"/>
          <bitfield name="P23" caption="Pull-Down Disable" mask="0x800000" values="PIO_PPDDR__P"/>
          <bitfield name="P24" caption="Pull-Down Disable" mask="0x1000000" values="PIO_PPDDR__P"/>
          <bitfield name="P25" caption="Pull-Down Disable" mask="0x2000000" values="PIO_PPDDR__P"/>
          <bitfield name="P26" caption="Pull-Down Disable" mask="0x4000000" values="PIO_PPDDR__P"/>
          <bitfield name="P27" caption="Pull-Down Disable" mask="0x8000000" values="PIO_PPDDR__P"/>
          <bitfield name="P28" caption="Pull-Down Disable" mask="0x10000000" values="PIO_PPDDR__P"/>
          <bitfield name="P29" caption="Pull-Down Disable" mask="0x20000000" values="PIO_PPDDR__P"/>
          <bitfield name="P30" caption="Pull-Down Disable" mask="0x40000000" values="PIO_PPDDR__P"/>
          <bitfield name="P31" caption="Pull-Down Disable" mask="0x80000000" values="PIO_PPDDR__P"/>
        </register>
        <register name="PIO_PPDER" offset="0x94" rw="W" size="4" caption="Pad Pull-Down Enable Register">
          <bitfield name="P0" caption="Pull-Down Enable" mask="0x1" values="PIO_PPDER__P"/>
          <bitfield name="P1" caption="Pull-Down Enable" mask="0x2" values="PIO_PPDER__P"/>
          <bitfield name="P2" caption="Pull-Down Enable" mask="0x4" values="PIO_PPDER__P"/>
          <bitfield name="P3" caption="Pull-Down Enable" mask="0x8" values="PIO_PPDER__P"/>
          <bitfield name="P4" caption="Pull-Down Enable" mask="0x10" values="PIO_PPDER__P"/>
          <bitfield name="P5" caption="Pull-Down Enable" mask="0x20" values="PIO_PPDER__P"/>
          <bitfield name="P6" caption="Pull-Down Enable" mask="0x40" values="PIO_PPDER__P"/>
          <bitfield name="P7" caption="Pull-Down Enable" mask="0x80" values="PIO_PPDER__P"/>
          <bitfield name="P8" caption="Pull-Down Enable" mask="0x100" values="PIO_PPDER__P"/>
          <bitfield name="P9" caption="Pull-Down Enable" mask="0x200" values="PIO_PPDER__P"/>
          <bitfield name="P10" caption="Pull-Down Enable" mask="0x400" values="PIO_PPDER__P"/>
          <bitfield name="P11" caption="Pull-Down Enable" mask="0x800" values="PIO_PPDER__P"/>
          <bitfield name="P12" caption="Pull-Down Enable" mask="0x1000" values="PIO_PPDER__P"/>
          <bitfield name="P13" caption="Pull-Down Enable" mask="0x2000" values="PIO_PPDER__P"/>
          <bitfield name="P14" caption="Pull-Down Enable" mask="0x4000" values="PIO_PPDER__P"/>
          <bitfield name="P15" caption="Pull-Down Enable" mask="0x8000" values="PIO_PPDER__P"/>
          <bitfield name="P16" caption="Pull-Down Enable" mask="0x10000" values="PIO_PPDER__P"/>
          <bitfield name="P17" caption="Pull-Down Enable" mask="0x20000" values="PIO_PPDER__P"/>
          <bitfield name="P18" caption="Pull-Down Enable" mask="0x40000" values="PIO_PPDER__P"/>
          <bitfield name="P19" caption="Pull-Down Enable" mask="0x80000" values="PIO_PPDER__P"/>
          <bitfield name="P20" caption="Pull-Down Enable" mask="0x100000" values="PIO_PPDER__P"/>
          <bitfield name="P21" caption="Pull-Down Enable" mask="0x200000" values="PIO_PPDER__P"/>
          <bitfield name="P22" caption="Pull-Down Enable" mask="0x400000" values="PIO_PPDER__P"/>
          <bitfield name="P23" caption="Pull-Down Enable" mask="0x800000" values="PIO_PPDER__P"/>
          <bitfield name="P24" caption="Pull-Down Enable" mask="0x1000000" values="PIO_PPDER__P"/>
          <bitfield name="P25" caption="Pull-Down Enable" mask="0x2000000" values="PIO_PPDER__P"/>
          <bitfield name="P26" caption="Pull-Down Enable" mask="0x4000000" values="PIO_PPDER__P"/>
          <bitfield name="P27" caption="Pull-Down Enable" mask="0x8000000" values="PIO_PPDER__P"/>
          <bitfield name="P28" caption="Pull-Down Enable" mask="0x10000000" values="PIO_PPDER__P"/>
          <bitfield name="P29" caption="Pull-Down Enable" mask="0x20000000" values="PIO_PPDER__P"/>
          <bitfield name="P30" caption="Pull-Down Enable" mask="0x40000000" values="PIO_PPDER__P"/>
          <bitfield name="P31" caption="Pull-Down Enable" mask="0x80000000" values="PIO_PPDER__P"/>
        </register>
        <register name="PIO_PPDSR" offset="0x98" rw="R" size="4" caption="Pad Pull-Down Status Register">
          <bitfield name="P0" caption="Pull-Down Status" mask="0x1" values="PIO_PPDSR__P"/>
          <bitfield name="P1" caption="Pull-Down Status" mask="0x2" values="PIO_PPDSR__P"/>
          <bitfield name="P2" caption="Pull-Down Status" mask="0x4" values="PIO_PPDSR__P"/>
          <bitfield name="P3" caption="Pull-Down Status" mask="0x8" values="PIO_PPDSR__P"/>
          <bitfield name="P4" caption="Pull-Down Status" mask="0x10" values="PIO_PPDSR__P"/>
          <bitfield name="P5" caption="Pull-Down Status" mask="0x20" values="PIO_PPDSR__P"/>
          <bitfield name="P6" caption="Pull-Down Status" mask="0x40" values="PIO_PPDSR__P"/>
          <bitfield name="P7" caption="Pull-Down Status" mask="0x80" values="PIO_PPDSR__P"/>
          <bitfield name="P8" caption="Pull-Down Status" mask="0x100" values="PIO_PPDSR__P"/>
          <bitfield name="P9" caption="Pull-Down Status" mask="0x200" values="PIO_PPDSR__P"/>
          <bitfield name="P10" caption="Pull-Down Status" mask="0x400" values="PIO_PPDSR__P"/>
          <bitfield name="P11" caption="Pull-Down Status" mask="0x800" values="PIO_PPDSR__P"/>
          <bitfield name="P12" caption="Pull-Down Status" mask="0x1000" values="PIO_PPDSR__P"/>
          <bitfield name="P13" caption="Pull-Down Status" mask="0x2000" values="PIO_PPDSR__P"/>
          <bitfield name="P14" caption="Pull-Down Status" mask="0x4000" values="PIO_PPDSR__P"/>
          <bitfield name="P15" caption="Pull-Down Status" mask="0x8000" values="PIO_PPDSR__P"/>
          <bitfield name="P16" caption="Pull-Down Status" mask="0x10000" values="PIO_PPDSR__P"/>
          <bitfield name="P17" caption="Pull-Down Status" mask="0x20000" values="PIO_PPDSR__P"/>
          <bitfield name="P18" caption="Pull-Down Status" mask="0x40000" values="PIO_PPDSR__P"/>
          <bitfield name="P19" caption="Pull-Down Status" mask="0x80000" values="PIO_PPDSR__P"/>
          <bitfield name="P20" caption="Pull-Down Status" mask="0x100000" values="PIO_PPDSR__P"/>
          <bitfield name="P21" caption="Pull-Down Status" mask="0x200000" values="PIO_PPDSR__P"/>
          <bitfield name="P22" caption="Pull-Down Status" mask="0x400000" values="PIO_PPDSR__P"/>
          <bitfield name="P23" caption="Pull-Down Status" mask="0x800000" values="PIO_PPDSR__P"/>
          <bitfield name="P24" caption="Pull-Down Status" mask="0x1000000" values="PIO_PPDSR__P"/>
          <bitfield name="P25" caption="Pull-Down Status" mask="0x2000000" values="PIO_PPDSR__P"/>
          <bitfield name="P26" caption="Pull-Down Status" mask="0x4000000" values="PIO_PPDSR__P"/>
          <bitfield name="P27" caption="Pull-Down Status" mask="0x8000000" values="PIO_PPDSR__P"/>
          <bitfield name="P28" caption="Pull-Down Status" mask="0x10000000" values="PIO_PPDSR__P"/>
          <bitfield name="P29" caption="Pull-Down Status" mask="0x20000000" values="PIO_PPDSR__P"/>
          <bitfield name="P30" caption="Pull-Down Status" mask="0x40000000" values="PIO_PPDSR__P"/>
          <bitfield name="P31" caption="Pull-Down Status" mask="0x80000000" values="PIO_PPDSR__P"/>
        </register>
        <register name="PIO_OWER" offset="0xA0" rw="W" size="4" caption="Output Write Enable">
          <bitfield name="P0" caption="Output Write Enable" mask="0x1" values="PIO_OWER__P"/>
          <bitfield name="P1" caption="Output Write Enable" mask="0x2" values="PIO_OWER__P"/>
          <bitfield name="P2" caption="Output Write Enable" mask="0x4" values="PIO_OWER__P"/>
          <bitfield name="P3" caption="Output Write Enable" mask="0x8" values="PIO_OWER__P"/>
          <bitfield name="P4" caption="Output Write Enable" mask="0x10" values="PIO_OWER__P"/>
          <bitfield name="P5" caption="Output Write Enable" mask="0x20" values="PIO_OWER__P"/>
          <bitfield name="P6" caption="Output Write Enable" mask="0x40" values="PIO_OWER__P"/>
          <bitfield name="P7" caption="Output Write Enable" mask="0x80" values="PIO_OWER__P"/>
          <bitfield name="P8" caption="Output Write Enable" mask="0x100" values="PIO_OWER__P"/>
          <bitfield name="P9" caption="Output Write Enable" mask="0x200" values="PIO_OWER__P"/>
          <bitfield name="P10" caption="Output Write Enable" mask="0x400" values="PIO_OWER__P"/>
          <bitfield name="P11" caption="Output Write Enable" mask="0x800" values="PIO_OWER__P"/>
          <bitfield name="P12" caption="Output Write Enable" mask="0x1000" values="PIO_OWER__P"/>
          <bitfield name="P13" caption="Output Write Enable" mask="0x2000" values="PIO_OWER__P"/>
          <bitfield name="P14" caption="Output Write Enable" mask="0x4000" values="PIO_OWER__P"/>
          <bitfield name="P15" caption="Output Write Enable" mask="0x8000" values="PIO_OWER__P"/>
          <bitfield name="P16" caption="Output Write Enable" mask="0x10000" values="PIO_OWER__P"/>
          <bitfield name="P17" caption="Output Write Enable" mask="0x20000" values="PIO_OWER__P"/>
          <bitfield name="P18" caption="Output Write Enable" mask="0x40000" values="PIO_OWER__P"/>
          <bitfield name="P19" caption="Output Write Enable" mask="0x80000" values="PIO_OWER__P"/>
          <bitfield name="P20" caption="Output Write Enable" mask="0x100000" values="PIO_OWER__P"/>
          <bitfield name="P21" caption="Output Write Enable" mask="0x200000" values="PIO_OWER__P"/>
          <bitfield name="P22" caption="Output Write Enable" mask="0x400000" values="PIO_OWER__P"/>
          <bitfield name="P23" caption="Output Write Enable" mask="0x800000" values="PIO_OWER__P"/>
          <bitfield name="P24" caption="Output Write Enable" mask="0x1000000" values="PIO_OWER__P"/>
          <bitfield name="P25" caption="Output Write Enable" mask="0x2000000" values="PIO_OWER__P"/>
          <bitfield name="P26" caption="Output Write Enable" mask="0x4000000" values="PIO_OWER__P"/>
          <bitfield name="P27" caption="Output Write Enable" mask="0x8000000" values="PIO_OWER__P"/>
          <bitfield name="P28" caption="Output Write Enable" mask="0x10000000" values="PIO_OWER__P"/>
          <bitfield name="P29" caption="Output Write Enable" mask="0x20000000" values="PIO_OWER__P"/>
          <bitfield name="P30" caption="Output Write Enable" mask="0x40000000" values="PIO_OWER__P"/>
          <bitfield name="P31" caption="Output Write Enable" mask="0x80000000" values="PIO_OWER__P"/>
        </register>
        <register name="PIO_OWDR" offset="0xA4" rw="W" size="4" atomic-op="clear:PIO_OWSR" caption="Output Write Disable">
          <bitfield name="P0" caption="Output Write Disable" mask="0x1" values="PIO_OWDR__P"/>
          <bitfield name="P1" caption="Output Write Disable" mask="0x2" values="PIO_OWDR__P"/>
          <bitfield name="P2" caption="Output Write Disable" mask="0x4" values="PIO_OWDR__P"/>
          <bitfield name="P3" caption="Output Write Disable" mask="0x8" values="PIO_OWDR__P"/>
          <bitfield name="P4" caption="Output Write Disable" mask="0x10" values="PIO_OWDR__P"/>
          <bitfield name="P5" caption="Output Write Disable" mask="0x20" values="PIO_OWDR__P"/>
          <bitfield name="P6" caption="Output Write Disable" mask="0x40" values="PIO_OWDR__P"/>
          <bitfield name="P7" caption="Output Write Disable" mask="0x80" values="PIO_OWDR__P"/>
          <bitfield name="P8" caption="Output Write Disable" mask="0x100" values="PIO_OWDR__P"/>
          <bitfield name="P9" caption="Output Write Disable" mask="0x200" values="PIO_OWDR__P"/>
          <bitfield name="P10" caption="Output Write Disable" mask="0x400" values="PIO_OWDR__P"/>
          <bitfield name="P11" caption="Output Write Disable" mask="0x800" values="PIO_OWDR__P"/>
          <bitfield name="P12" caption="Output Write Disable" mask="0x1000" values="PIO_OWDR__P"/>
          <bitfield name="P13" caption="Output Write Disable" mask="0x2000" values="PIO_OWDR__P"/>
          <bitfield name="P14" caption="Output Write Disable" mask="0x4000" values="PIO_OWDR__P"/>
          <bitfield name="P15" caption="Output Write Disable" mask="0x8000" values="PIO_OWDR__P"/>
          <bitfield name="P16" caption="Output Write Disable" mask="0x10000" values="PIO_OWDR__P"/>
          <bitfield name="P17" caption="Output Write Disable" mask="0x20000" values="PIO_OWDR__P"/>
          <bitfield name="P18" caption="Output Write Disable" mask="0x40000" values="PIO_OWDR__P"/>
          <bitfield name="P19" caption="Output Write Disable" mask="0x80000" values="PIO_OWDR__P"/>
          <bitfield name="P20" caption="Output Write Disable" mask="0x100000" values="PIO_OWDR__P"/>
          <bitfield name="P21" caption="Output Write Disable" mask="0x200000" values="PIO_OWDR__P"/>
          <bitfield name="P22" caption="Output Write Disable" mask="0x400000" values="PIO_OWDR__P"/>
          <bitfield name="P23" caption="Output Write Disable" mask="0x800000" values="PIO_OWDR__P"/>
          <bitfield name="P24" caption="Output Write Disable" mask="0x1000000" values="PIO_OWDR__P"/>
          <bitfield name="P25" caption="Output Write Disable" mask="0x2000000" values="PIO_OWDR__P"/>
          <bitfield name="P26" caption="Output Write Disable" mask="0x4000000" values="PIO_OWDR__P"/>
          <bitfield name="P27" caption="Output Write Disable" mask="0x8000000" values="PIO_OWDR__P"/>
          <bitfield name="P28" caption="Output Write Disable" mask="0x10000000" values="PIO_OWDR__P"/>
          <bitfield name="P29" caption="Output Write Disable" mask="0x20000000" values="PIO_OWDR__P"/>
          <bitfield name="P30" caption="Output Write Disable" mask="0x40000000" values="PIO_OWDR__P"/>
          <bitfield name="P31" caption="Output Write Disable" mask="0x80000000" values="PIO_OWDR__P"/>
        </register>
        <register name="PIO_OWSR" offset="0xA8" rw="R" size="4" initval="0x00000000" caption="Output Write Status Register">
          <bitfield name="P0" caption="Output Write Status" mask="0x1" values="PIO_OWSR__P"/>
          <bitfield name="P1" caption="Output Write Status" mask="0x2" values="PIO_OWSR__P"/>
          <bitfield name="P2" caption="Output Write Status" mask="0x4" values="PIO_OWSR__P"/>
          <bitfield name="P3" caption="Output Write Status" mask="0x8" values="PIO_OWSR__P"/>
          <bitfield name="P4" caption="Output Write Status" mask="0x10" values="PIO_OWSR__P"/>
          <bitfield name="P5" caption="Output Write Status" mask="0x20" values="PIO_OWSR__P"/>
          <bitfield name="P6" caption="Output Write Status" mask="0x40" values="PIO_OWSR__P"/>
          <bitfield name="P7" caption="Output Write Status" mask="0x80" values="PIO_OWSR__P"/>
          <bitfield name="P8" caption="Output Write Status" mask="0x100" values="PIO_OWSR__P"/>
          <bitfield name="P9" caption="Output Write Status" mask="0x200" values="PIO_OWSR__P"/>
          <bitfield name="P10" caption="Output Write Status" mask="0x400" values="PIO_OWSR__P"/>
          <bitfield name="P11" caption="Output Write Status" mask="0x800" values="PIO_OWSR__P"/>
          <bitfield name="P12" caption="Output Write Status" mask="0x1000" values="PIO_OWSR__P"/>
          <bitfield name="P13" caption="Output Write Status" mask="0x2000" values="PIO_OWSR__P"/>
          <bitfield name="P14" caption="Output Write Status" mask="0x4000" values="PIO_OWSR__P"/>
          <bitfield name="P15" caption="Output Write Status" mask="0x8000" values="PIO_OWSR__P"/>
          <bitfield name="P16" caption="Output Write Status" mask="0x10000" values="PIO_OWSR__P"/>
          <bitfield name="P17" caption="Output Write Status" mask="0x20000" values="PIO_OWSR__P"/>
          <bitfield name="P18" caption="Output Write Status" mask="0x40000" values="PIO_OWSR__P"/>
          <bitfield name="P19" caption="Output Write Status" mask="0x80000" values="PIO_OWSR__P"/>
          <bitfield name="P20" caption="Output Write Status" mask="0x100000" values="PIO_OWSR__P"/>
          <bitfield name="P21" caption="Output Write Status" mask="0x200000" values="PIO_OWSR__P"/>
          <bitfield name="P22" caption="Output Write Status" mask="0x400000" values="PIO_OWSR__P"/>
          <bitfield name="P23" caption="Output Write Status" mask="0x800000" values="PIO_OWSR__P"/>
          <bitfield name="P24" caption="Output Write Status" mask="0x1000000" values="PIO_OWSR__P"/>
          <bitfield name="P25" caption="Output Write Status" mask="0x2000000" values="PIO_OWSR__P"/>
          <bitfield name="P26" caption="Output Write Status" mask="0x4000000" values="PIO_OWSR__P"/>
          <bitfield name="P27" caption="Output Write Status" mask="0x8000000" values="PIO_OWSR__P"/>
          <bitfield name="P28" caption="Output Write Status" mask="0x10000000" values="PIO_OWSR__P"/>
          <bitfield name="P29" caption="Output Write Status" mask="0x20000000" values="PIO_OWSR__P"/>
          <bitfield name="P30" caption="Output Write Status" mask="0x40000000" values="PIO_OWSR__P"/>
          <bitfield name="P31" caption="Output Write Status" mask="0x80000000" values="PIO_OWSR__P"/>
        </register>
        <register name="PIO_AIMER" offset="0xB0" rw="W" size="4" caption="Additional Interrupt Modes Enable Register">
          <bitfield name="P0" caption="Additional Interrupt Modes Enable" mask="0x1" values="PIO_AIMER__P"/>
          <bitfield name="P1" caption="Additional Interrupt Modes Enable" mask="0x2" values="PIO_AIMER__P"/>
          <bitfield name="P2" caption="Additional Interrupt Modes Enable" mask="0x4" values="PIO_AIMER__P"/>
          <bitfield name="P3" caption="Additional Interrupt Modes Enable" mask="0x8" values="PIO_AIMER__P"/>
          <bitfield name="P4" caption="Additional Interrupt Modes Enable" mask="0x10" values="PIO_AIMER__P"/>
          <bitfield name="P5" caption="Additional Interrupt Modes Enable" mask="0x20" values="PIO_AIMER__P"/>
          <bitfield name="P6" caption="Additional Interrupt Modes Enable" mask="0x40" values="PIO_AIMER__P"/>
          <bitfield name="P7" caption="Additional Interrupt Modes Enable" mask="0x80" values="PIO_AIMER__P"/>
          <bitfield name="P8" caption="Additional Interrupt Modes Enable" mask="0x100" values="PIO_AIMER__P"/>
          <bitfield name="P9" caption="Additional Interrupt Modes Enable" mask="0x200" values="PIO_AIMER__P"/>
          <bitfield name="P10" caption="Additional Interrupt Modes Enable" mask="0x400" values="PIO_AIMER__P"/>
          <bitfield name="P11" caption="Additional Interrupt Modes Enable" mask="0x800" values="PIO_AIMER__P"/>
          <bitfield name="P12" caption="Additional Interrupt Modes Enable" mask="0x1000" values="PIO_AIMER__P"/>
          <bitfield name="P13" caption="Additional Interrupt Modes Enable" mask="0x2000" values="PIO_AIMER__P"/>
          <bitfield name="P14" caption="Additional Interrupt Modes Enable" mask="0x4000" values="PIO_AIMER__P"/>
          <bitfield name="P15" caption="Additional Interrupt Modes Enable" mask="0x8000" values="PIO_AIMER__P"/>
          <bitfield name="P16" caption="Additional Interrupt Modes Enable" mask="0x10000" values="PIO_AIMER__P"/>
          <bitfield name="P17" caption="Additional Interrupt Modes Enable" mask="0x20000" values="PIO_AIMER__P"/>
          <bitfield name="P18" caption="Additional Interrupt Modes Enable" mask="0x40000" values="PIO_AIMER__P"/>
          <bitfield name="P19" caption="Additional Interrupt Modes Enable" mask="0x80000" values="PIO_AIMER__P"/>
          <bitfield name="P20" caption="Additional Interrupt Modes Enable" mask="0x100000" values="PIO_AIMER__P"/>
          <bitfield name="P21" caption="Additional Interrupt Modes Enable" mask="0x200000" values="PIO_AIMER__P"/>
          <bitfield name="P22" caption="Additional Interrupt Modes Enable" mask="0x400000" values="PIO_AIMER__P"/>
          <bitfield name="P23" caption="Additional Interrupt Modes Enable" mask="0x800000" values="PIO_AIMER__P"/>
          <bitfield name="P24" caption="Additional Interrupt Modes Enable" mask="0x1000000" values="PIO_AIMER__P"/>
          <bitfield name="P25" caption="Additional Interrupt Modes Enable" mask="0x2000000" values="PIO_AIMER__P"/>
          <bitfield name="P26" caption="Additional Interrupt Modes Enable" mask="0x4000000" values="PIO_AIMER__P"/>
          <bitfield name="P27" caption="Additional Interrupt Modes Enable" mask="0x8000000" values="PIO_AIMER__P"/>
          <bitfield name="P28" caption="Additional Interrupt Modes Enable" mask="0x10000000" values="PIO_AIMER__P"/>
          <bitfield name="P29" caption="Additional Interrupt Modes Enable" mask="0x20000000" values="PIO_AIMER__P"/>
          <bitfield name="P30" caption="Additional Interrupt Modes Enable" mask="0x40000000" values="PIO_AIMER__P"/>
          <bitfield name="P31" caption="Additional Interrupt Modes Enable" mask="0x80000000" values="PIO_AIMER__P"/>
        </register>
        <register name="PIO_AIMDR" offset="0xB4" rw="W" size="4" caption="Additional Interrupt Modes Disable Register">
          <bitfield name="P0" caption="Additional Interrupt Modes Disable" mask="0x1" values="PIO_AIMDR__P"/>
          <bitfield name="P1" caption="Additional Interrupt Modes Disable" mask="0x2" values="PIO_AIMDR__P"/>
          <bitfield name="P2" caption="Additional Interrupt Modes Disable" mask="0x4" values="PIO_AIMDR__P"/>
          <bitfield name="P3" caption="Additional Interrupt Modes Disable" mask="0x8" values="PIO_AIMDR__P"/>
          <bitfield name="P4" caption="Additional Interrupt Modes Disable" mask="0x10" values="PIO_AIMDR__P"/>
          <bitfield name="P5" caption="Additional Interrupt Modes Disable" mask="0x20" values="PIO_AIMDR__P"/>
          <bitfield name="P6" caption="Additional Interrupt Modes Disable" mask="0x40" values="PIO_AIMDR__P"/>
          <bitfield name="P7" caption="Additional Interrupt Modes Disable" mask="0x80" values="PIO_AIMDR__P"/>
          <bitfield name="P8" caption="Additional Interrupt Modes Disable" mask="0x100" values="PIO_AIMDR__P"/>
          <bitfield name="P9" caption="Additional Interrupt Modes Disable" mask="0x200" values="PIO_AIMDR__P"/>
          <bitfield name="P10" caption="Additional Interrupt Modes Disable" mask="0x400" values="PIO_AIMDR__P"/>
          <bitfield name="P11" caption="Additional Interrupt Modes Disable" mask="0x800" values="PIO_AIMDR__P"/>
          <bitfield name="P12" caption="Additional Interrupt Modes Disable" mask="0x1000" values="PIO_AIMDR__P"/>
          <bitfield name="P13" caption="Additional Interrupt Modes Disable" mask="0x2000" values="PIO_AIMDR__P"/>
          <bitfield name="P14" caption="Additional Interrupt Modes Disable" mask="0x4000" values="PIO_AIMDR__P"/>
          <bitfield name="P15" caption="Additional Interrupt Modes Disable" mask="0x8000" values="PIO_AIMDR__P"/>
          <bitfield name="P16" caption="Additional Interrupt Modes Disable" mask="0x10000" values="PIO_AIMDR__P"/>
          <bitfield name="P17" caption="Additional Interrupt Modes Disable" mask="0x20000" values="PIO_AIMDR__P"/>
          <bitfield name="P18" caption="Additional Interrupt Modes Disable" mask="0x40000" values="PIO_AIMDR__P"/>
          <bitfield name="P19" caption="Additional Interrupt Modes Disable" mask="0x80000" values="PIO_AIMDR__P"/>
          <bitfield name="P20" caption="Additional Interrupt Modes Disable" mask="0x100000" values="PIO_AIMDR__P"/>
          <bitfield name="P21" caption="Additional Interrupt Modes Disable" mask="0x200000" values="PIO_AIMDR__P"/>
          <bitfield name="P22" caption="Additional Interrupt Modes Disable" mask="0x400000" values="PIO_AIMDR__P"/>
          <bitfield name="P23" caption="Additional Interrupt Modes Disable" mask="0x800000" values="PIO_AIMDR__P"/>
          <bitfield name="P24" caption="Additional Interrupt Modes Disable" mask="0x1000000" values="PIO_AIMDR__P"/>
          <bitfield name="P25" caption="Additional Interrupt Modes Disable" mask="0x2000000" values="PIO_AIMDR__P"/>
          <bitfield name="P26" caption="Additional Interrupt Modes Disable" mask="0x4000000" values="PIO_AIMDR__P"/>
          <bitfield name="P27" caption="Additional Interrupt Modes Disable" mask="0x8000000" values="PIO_AIMDR__P"/>
          <bitfield name="P28" caption="Additional Interrupt Modes Disable" mask="0x10000000" values="PIO_AIMDR__P"/>
          <bitfield name="P29" caption="Additional Interrupt Modes Disable" mask="0x20000000" values="PIO_AIMDR__P"/>
          <bitfield name="P30" caption="Additional Interrupt Modes Disable" mask="0x40000000" values="PIO_AIMDR__P"/>
          <bitfield name="P31" caption="Additional Interrupt Modes Disable" mask="0x80000000" values="PIO_AIMDR__P"/>
        </register>
        <register name="PIO_AIMMR" offset="0xB8" rw="R" size="4" initval="0x00000000" caption="Additional Interrupt Modes Mask Register">
          <bitfield name="P0" caption="IO Line Index" mask="0x1" values="PIO_AIMMR__P"/>
          <bitfield name="P1" caption="IO Line Index" mask="0x2" values="PIO_AIMMR__P"/>
          <bitfield name="P2" caption="IO Line Index" mask="0x4" values="PIO_AIMMR__P"/>
          <bitfield name="P3" caption="IO Line Index" mask="0x8" values="PIO_AIMMR__P"/>
          <bitfield name="P4" caption="IO Line Index" mask="0x10" values="PIO_AIMMR__P"/>
          <bitfield name="P5" caption="IO Line Index" mask="0x20" values="PIO_AIMMR__P"/>
          <bitfield name="P6" caption="IO Line Index" mask="0x40" values="PIO_AIMMR__P"/>
          <bitfield name="P7" caption="IO Line Index" mask="0x80" values="PIO_AIMMR__P"/>
          <bitfield name="P8" caption="IO Line Index" mask="0x100" values="PIO_AIMMR__P"/>
          <bitfield name="P9" caption="IO Line Index" mask="0x200" values="PIO_AIMMR__P"/>
          <bitfield name="P10" caption="IO Line Index" mask="0x400" values="PIO_AIMMR__P"/>
          <bitfield name="P11" caption="IO Line Index" mask="0x800" values="PIO_AIMMR__P"/>
          <bitfield name="P12" caption="IO Line Index" mask="0x1000" values="PIO_AIMMR__P"/>
          <bitfield name="P13" caption="IO Line Index" mask="0x2000" values="PIO_AIMMR__P"/>
          <bitfield name="P14" caption="IO Line Index" mask="0x4000" values="PIO_AIMMR__P"/>
          <bitfield name="P15" caption="IO Line Index" mask="0x8000" values="PIO_AIMMR__P"/>
          <bitfield name="P16" caption="IO Line Index" mask="0x10000" values="PIO_AIMMR__P"/>
          <bitfield name="P17" caption="IO Line Index" mask="0x20000" values="PIO_AIMMR__P"/>
          <bitfield name="P18" caption="IO Line Index" mask="0x40000" values="PIO_AIMMR__P"/>
          <bitfield name="P19" caption="IO Line Index" mask="0x80000" values="PIO_AIMMR__P"/>
          <bitfield name="P20" caption="IO Line Index" mask="0x100000" values="PIO_AIMMR__P"/>
          <bitfield name="P21" caption="IO Line Index" mask="0x200000" values="PIO_AIMMR__P"/>
          <bitfield name="P22" caption="IO Line Index" mask="0x400000" values="PIO_AIMMR__P"/>
          <bitfield name="P23" caption="IO Line Index" mask="0x800000" values="PIO_AIMMR__P"/>
          <bitfield name="P24" caption="IO Line Index" mask="0x1000000" values="PIO_AIMMR__P"/>
          <bitfield name="P25" caption="IO Line Index" mask="0x2000000" values="PIO_AIMMR__P"/>
          <bitfield name="P26" caption="IO Line Index" mask="0x4000000" values="PIO_AIMMR__P"/>
          <bitfield name="P27" caption="IO Line Index" mask="0x8000000" values="PIO_AIMMR__P"/>
          <bitfield name="P28" caption="IO Line Index" mask="0x10000000" values="PIO_AIMMR__P"/>
          <bitfield name="P29" caption="IO Line Index" mask="0x20000000" values="PIO_AIMMR__P"/>
          <bitfield name="P30" caption="IO Line Index" mask="0x40000000" values="PIO_AIMMR__P"/>
          <bitfield name="P31" caption="IO Line Index" mask="0x80000000" values="PIO_AIMMR__P"/>
        </register>
        <register name="PIO_ESR" offset="0xC0" rw="W" size="4" caption="Edge Select Register">
          <bitfield name="P0" caption="Edge Interrupt Selection" mask="0x1" values="PIO_ESR__P"/>
          <bitfield name="P1" caption="Edge Interrupt Selection" mask="0x2" values="PIO_ESR__P"/>
          <bitfield name="P2" caption="Edge Interrupt Selection" mask="0x4" values="PIO_ESR__P"/>
          <bitfield name="P3" caption="Edge Interrupt Selection" mask="0x8" values="PIO_ESR__P"/>
          <bitfield name="P4" caption="Edge Interrupt Selection" mask="0x10" values="PIO_ESR__P"/>
          <bitfield name="P5" caption="Edge Interrupt Selection" mask="0x20" values="PIO_ESR__P"/>
          <bitfield name="P6" caption="Edge Interrupt Selection" mask="0x40" values="PIO_ESR__P"/>
          <bitfield name="P7" caption="Edge Interrupt Selection" mask="0x80" values="PIO_ESR__P"/>
          <bitfield name="P8" caption="Edge Interrupt Selection" mask="0x100" values="PIO_ESR__P"/>
          <bitfield name="P9" caption="Edge Interrupt Selection" mask="0x200" values="PIO_ESR__P"/>
          <bitfield name="P10" caption="Edge Interrupt Selection" mask="0x400" values="PIO_ESR__P"/>
          <bitfield name="P11" caption="Edge Interrupt Selection" mask="0x800" values="PIO_ESR__P"/>
          <bitfield name="P12" caption="Edge Interrupt Selection" mask="0x1000" values="PIO_ESR__P"/>
          <bitfield name="P13" caption="Edge Interrupt Selection" mask="0x2000" values="PIO_ESR__P"/>
          <bitfield name="P14" caption="Edge Interrupt Selection" mask="0x4000" values="PIO_ESR__P"/>
          <bitfield name="P15" caption="Edge Interrupt Selection" mask="0x8000" values="PIO_ESR__P"/>
          <bitfield name="P16" caption="Edge Interrupt Selection" mask="0x10000" values="PIO_ESR__P"/>
          <bitfield name="P17" caption="Edge Interrupt Selection" mask="0x20000" values="PIO_ESR__P"/>
          <bitfield name="P18" caption="Edge Interrupt Selection" mask="0x40000" values="PIO_ESR__P"/>
          <bitfield name="P19" caption="Edge Interrupt Selection" mask="0x80000" values="PIO_ESR__P"/>
          <bitfield name="P20" caption="Edge Interrupt Selection" mask="0x100000" values="PIO_ESR__P"/>
          <bitfield name="P21" caption="Edge Interrupt Selection" mask="0x200000" values="PIO_ESR__P"/>
          <bitfield name="P22" caption="Edge Interrupt Selection" mask="0x400000" values="PIO_ESR__P"/>
          <bitfield name="P23" caption="Edge Interrupt Selection" mask="0x800000" values="PIO_ESR__P"/>
          <bitfield name="P24" caption="Edge Interrupt Selection" mask="0x1000000" values="PIO_ESR__P"/>
          <bitfield name="P25" caption="Edge Interrupt Selection" mask="0x2000000" values="PIO_ESR__P"/>
          <bitfield name="P26" caption="Edge Interrupt Selection" mask="0x4000000" values="PIO_ESR__P"/>
          <bitfield name="P27" caption="Edge Interrupt Selection" mask="0x8000000" values="PIO_ESR__P"/>
          <bitfield name="P28" caption="Edge Interrupt Selection" mask="0x10000000" values="PIO_ESR__P"/>
          <bitfield name="P29" caption="Edge Interrupt Selection" mask="0x20000000" values="PIO_ESR__P"/>
          <bitfield name="P30" caption="Edge Interrupt Selection" mask="0x40000000" values="PIO_ESR__P"/>
          <bitfield name="P31" caption="Edge Interrupt Selection" mask="0x80000000" values="PIO_ESR__P"/>
        </register>
        <register name="PIO_LSR" offset="0xC4" rw="W" size="4" caption="Level Select Register">
          <bitfield name="P0" caption="Level Interrupt Selection" mask="0x1" values="PIO_LSR__P"/>
          <bitfield name="P1" caption="Level Interrupt Selection" mask="0x2" values="PIO_LSR__P"/>
          <bitfield name="P2" caption="Level Interrupt Selection" mask="0x4" values="PIO_LSR__P"/>
          <bitfield name="P3" caption="Level Interrupt Selection" mask="0x8" values="PIO_LSR__P"/>
          <bitfield name="P4" caption="Level Interrupt Selection" mask="0x10" values="PIO_LSR__P"/>
          <bitfield name="P5" caption="Level Interrupt Selection" mask="0x20" values="PIO_LSR__P"/>
          <bitfield name="P6" caption="Level Interrupt Selection" mask="0x40" values="PIO_LSR__P"/>
          <bitfield name="P7" caption="Level Interrupt Selection" mask="0x80" values="PIO_LSR__P"/>
          <bitfield name="P8" caption="Level Interrupt Selection" mask="0x100" values="PIO_LSR__P"/>
          <bitfield name="P9" caption="Level Interrupt Selection" mask="0x200" values="PIO_LSR__P"/>
          <bitfield name="P10" caption="Level Interrupt Selection" mask="0x400" values="PIO_LSR__P"/>
          <bitfield name="P11" caption="Level Interrupt Selection" mask="0x800" values="PIO_LSR__P"/>
          <bitfield name="P12" caption="Level Interrupt Selection" mask="0x1000" values="PIO_LSR__P"/>
          <bitfield name="P13" caption="Level Interrupt Selection" mask="0x2000" values="PIO_LSR__P"/>
          <bitfield name="P14" caption="Level Interrupt Selection" mask="0x4000" values="PIO_LSR__P"/>
          <bitfield name="P15" caption="Level Interrupt Selection" mask="0x8000" values="PIO_LSR__P"/>
          <bitfield name="P16" caption="Level Interrupt Selection" mask="0x10000" values="PIO_LSR__P"/>
          <bitfield name="P17" caption="Level Interrupt Selection" mask="0x20000" values="PIO_LSR__P"/>
          <bitfield name="P18" caption="Level Interrupt Selection" mask="0x40000" values="PIO_LSR__P"/>
          <bitfield name="P19" caption="Level Interrupt Selection" mask="0x80000" values="PIO_LSR__P"/>
          <bitfield name="P20" caption="Level Interrupt Selection" mask="0x100000" values="PIO_LSR__P"/>
          <bitfield name="P21" caption="Level Interrupt Selection" mask="0x200000" values="PIO_LSR__P"/>
          <bitfield name="P22" caption="Level Interrupt Selection" mask="0x400000" values="PIO_LSR__P"/>
          <bitfield name="P23" caption="Level Interrupt Selection" mask="0x800000" values="PIO_LSR__P"/>
          <bitfield name="P24" caption="Level Interrupt Selection" mask="0x1000000" values="PIO_LSR__P"/>
          <bitfield name="P25" caption="Level Interrupt Selection" mask="0x2000000" values="PIO_LSR__P"/>
          <bitfield name="P26" caption="Level Interrupt Selection" mask="0x4000000" values="PIO_LSR__P"/>
          <bitfield name="P27" caption="Level Interrupt Selection" mask="0x8000000" values="PIO_LSR__P"/>
          <bitfield name="P28" caption="Level Interrupt Selection" mask="0x10000000" values="PIO_LSR__P"/>
          <bitfield name="P29" caption="Level Interrupt Selection" mask="0x20000000" values="PIO_LSR__P"/>
          <bitfield name="P30" caption="Level Interrupt Selection" mask="0x40000000" values="PIO_LSR__P"/>
          <bitfield name="P31" caption="Level Interrupt Selection" mask="0x80000000" values="PIO_LSR__P"/>
        </register>
        <register name="PIO_ELSR" offset="0xC8" rw="R" size="4" initval="0x00000000" caption="Edge/Level Status Register">
          <bitfield name="P0" caption="Edge/Level Interrupt Source Selection" mask="0x1" values="PIO_ELSR__P"/>
          <bitfield name="P1" caption="Edge/Level Interrupt Source Selection" mask="0x2" values="PIO_ELSR__P"/>
          <bitfield name="P2" caption="Edge/Level Interrupt Source Selection" mask="0x4" values="PIO_ELSR__P"/>
          <bitfield name="P3" caption="Edge/Level Interrupt Source Selection" mask="0x8" values="PIO_ELSR__P"/>
          <bitfield name="P4" caption="Edge/Level Interrupt Source Selection" mask="0x10" values="PIO_ELSR__P"/>
          <bitfield name="P5" caption="Edge/Level Interrupt Source Selection" mask="0x20" values="PIO_ELSR__P"/>
          <bitfield name="P6" caption="Edge/Level Interrupt Source Selection" mask="0x40" values="PIO_ELSR__P"/>
          <bitfield name="P7" caption="Edge/Level Interrupt Source Selection" mask="0x80" values="PIO_ELSR__P"/>
          <bitfield name="P8" caption="Edge/Level Interrupt Source Selection" mask="0x100" values="PIO_ELSR__P"/>
          <bitfield name="P9" caption="Edge/Level Interrupt Source Selection" mask="0x200" values="PIO_ELSR__P"/>
          <bitfield name="P10" caption="Edge/Level Interrupt Source Selection" mask="0x400" values="PIO_ELSR__P"/>
          <bitfield name="P11" caption="Edge/Level Interrupt Source Selection" mask="0x800" values="PIO_ELSR__P"/>
          <bitfield name="P12" caption="Edge/Level Interrupt Source Selection" mask="0x1000" values="PIO_ELSR__P"/>
          <bitfield name="P13" caption="Edge/Level Interrupt Source Selection" mask="0x2000" values="PIO_ELSR__P"/>
          <bitfield name="P14" caption="Edge/Level Interrupt Source Selection" mask="0x4000" values="PIO_ELSR__P"/>
          <bitfield name="P15" caption="Edge/Level Interrupt Source Selection" mask="0x8000" values="PIO_ELSR__P"/>
          <bitfield name="P16" caption="Edge/Level Interrupt Source Selection" mask="0x10000" values="PIO_ELSR__P"/>
          <bitfield name="P17" caption="Edge/Level Interrupt Source Selection" mask="0x20000" values="PIO_ELSR__P"/>
          <bitfield name="P18" caption="Edge/Level Interrupt Source Selection" mask="0x40000" values="PIO_ELSR__P"/>
          <bitfield name="P19" caption="Edge/Level Interrupt Source Selection" mask="0x80000" values="PIO_ELSR__P"/>
          <bitfield name="P20" caption="Edge/Level Interrupt Source Selection" mask="0x100000" values="PIO_ELSR__P"/>
          <bitfield name="P21" caption="Edge/Level Interrupt Source Selection" mask="0x200000" values="PIO_ELSR__P"/>
          <bitfield name="P22" caption="Edge/Level Interrupt Source Selection" mask="0x400000" values="PIO_ELSR__P"/>
          <bitfield name="P23" caption="Edge/Level Interrupt Source Selection" mask="0x800000" values="PIO_ELSR__P"/>
          <bitfield name="P24" caption="Edge/Level Interrupt Source Selection" mask="0x1000000" values="PIO_ELSR__P"/>
          <bitfield name="P25" caption="Edge/Level Interrupt Source Selection" mask="0x2000000" values="PIO_ELSR__P"/>
          <bitfield name="P26" caption="Edge/Level Interrupt Source Selection" mask="0x4000000" values="PIO_ELSR__P"/>
          <bitfield name="P27" caption="Edge/Level Interrupt Source Selection" mask="0x8000000" values="PIO_ELSR__P"/>
          <bitfield name="P28" caption="Edge/Level Interrupt Source Selection" mask="0x10000000" values="PIO_ELSR__P"/>
          <bitfield name="P29" caption="Edge/Level Interrupt Source Selection" mask="0x20000000" values="PIO_ELSR__P"/>
          <bitfield name="P30" caption="Edge/Level Interrupt Source Selection" mask="0x40000000" values="PIO_ELSR__P"/>
          <bitfield name="P31" caption="Edge/Level Interrupt Source Selection" mask="0x80000000" values="PIO_ELSR__P"/>
        </register>
        <register name="PIO_FELLSR" offset="0xD0" rw="W" size="4" caption="Falling Edge/Low-Level Select Register">
          <bitfield name="P0" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x1" values="PIO_FELLSR__P"/>
          <bitfield name="P1" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x2" values="PIO_FELLSR__P"/>
          <bitfield name="P2" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x4" values="PIO_FELLSR__P"/>
          <bitfield name="P3" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x8" values="PIO_FELLSR__P"/>
          <bitfield name="P4" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x10" values="PIO_FELLSR__P"/>
          <bitfield name="P5" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x20" values="PIO_FELLSR__P"/>
          <bitfield name="P6" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x40" values="PIO_FELLSR__P"/>
          <bitfield name="P7" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x80" values="PIO_FELLSR__P"/>
          <bitfield name="P8" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x100" values="PIO_FELLSR__P"/>
          <bitfield name="P9" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x200" values="PIO_FELLSR__P"/>
          <bitfield name="P10" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x400" values="PIO_FELLSR__P"/>
          <bitfield name="P11" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x800" values="PIO_FELLSR__P"/>
          <bitfield name="P12" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x1000" values="PIO_FELLSR__P"/>
          <bitfield name="P13" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x2000" values="PIO_FELLSR__P"/>
          <bitfield name="P14" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x4000" values="PIO_FELLSR__P"/>
          <bitfield name="P15" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x8000" values="PIO_FELLSR__P"/>
          <bitfield name="P16" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x10000" values="PIO_FELLSR__P"/>
          <bitfield name="P17" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x20000" values="PIO_FELLSR__P"/>
          <bitfield name="P18" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x40000" values="PIO_FELLSR__P"/>
          <bitfield name="P19" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x80000" values="PIO_FELLSR__P"/>
          <bitfield name="P20" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x100000" values="PIO_FELLSR__P"/>
          <bitfield name="P21" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x200000" values="PIO_FELLSR__P"/>
          <bitfield name="P22" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x400000" values="PIO_FELLSR__P"/>
          <bitfield name="P23" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x800000" values="PIO_FELLSR__P"/>
          <bitfield name="P24" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x1000000" values="PIO_FELLSR__P"/>
          <bitfield name="P25" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x2000000" values="PIO_FELLSR__P"/>
          <bitfield name="P26" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x4000000" values="PIO_FELLSR__P"/>
          <bitfield name="P27" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x8000000" values="PIO_FELLSR__P"/>
          <bitfield name="P28" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x10000000" values="PIO_FELLSR__P"/>
          <bitfield name="P29" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x20000000" values="PIO_FELLSR__P"/>
          <bitfield name="P30" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x40000000" values="PIO_FELLSR__P"/>
          <bitfield name="P31" caption="Falling Edge/Low-Level Interrupt Selection" mask="0x80000000" values="PIO_FELLSR__P"/>
        </register>
        <register name="PIO_REHLSR" offset="0xD4" rw="W" size="4" caption="Rising Edge/High-Level Select Register">
          <bitfield name="P0" caption="Rising Edge/High-Level Interrupt Selection" mask="0x1" values="PIO_REHLSR__P"/>
          <bitfield name="P1" caption="Rising Edge/High-Level Interrupt Selection" mask="0x2" values="PIO_REHLSR__P"/>
          <bitfield name="P2" caption="Rising Edge/High-Level Interrupt Selection" mask="0x4" values="PIO_REHLSR__P"/>
          <bitfield name="P3" caption="Rising Edge/High-Level Interrupt Selection" mask="0x8" values="PIO_REHLSR__P"/>
          <bitfield name="P4" caption="Rising Edge/High-Level Interrupt Selection" mask="0x10" values="PIO_REHLSR__P"/>
          <bitfield name="P5" caption="Rising Edge/High-Level Interrupt Selection" mask="0x20" values="PIO_REHLSR__P"/>
          <bitfield name="P6" caption="Rising Edge/High-Level Interrupt Selection" mask="0x40" values="PIO_REHLSR__P"/>
          <bitfield name="P7" caption="Rising Edge/High-Level Interrupt Selection" mask="0x80" values="PIO_REHLSR__P"/>
          <bitfield name="P8" caption="Rising Edge/High-Level Interrupt Selection" mask="0x100" values="PIO_REHLSR__P"/>
          <bitfield name="P9" caption="Rising Edge/High-Level Interrupt Selection" mask="0x200" values="PIO_REHLSR__P"/>
          <bitfield name="P10" caption="Rising Edge/High-Level Interrupt Selection" mask="0x400" values="PIO_REHLSR__P"/>
          <bitfield name="P11" caption="Rising Edge/High-Level Interrupt Selection" mask="0x800" values="PIO_REHLSR__P"/>
          <bitfield name="P12" caption="Rising Edge/High-Level Interrupt Selection" mask="0x1000" values="PIO_REHLSR__P"/>
          <bitfield name="P13" caption="Rising Edge/High-Level Interrupt Selection" mask="0x2000" values="PIO_REHLSR__P"/>
          <bitfield name="P14" caption="Rising Edge/High-Level Interrupt Selection" mask="0x4000" values="PIO_REHLSR__P"/>
          <bitfield name="P15" caption="Rising Edge/High-Level Interrupt Selection" mask="0x8000" values="PIO_REHLSR__P"/>
          <bitfield name="P16" caption="Rising Edge/High-Level Interrupt Selection" mask="0x10000" values="PIO_REHLSR__P"/>
          <bitfield name="P17" caption="Rising Edge/High-Level Interrupt Selection" mask="0x20000" values="PIO_REHLSR__P"/>
          <bitfield name="P18" caption="Rising Edge/High-Level Interrupt Selection" mask="0x40000" values="PIO_REHLSR__P"/>
          <bitfield name="P19" caption="Rising Edge/High-Level Interrupt Selection" mask="0x80000" values="PIO_REHLSR__P"/>
          <bitfield name="P20" caption="Rising Edge/High-Level Interrupt Selection" mask="0x100000" values="PIO_REHLSR__P"/>
          <bitfield name="P21" caption="Rising Edge/High-Level Interrupt Selection" mask="0x200000" values="PIO_REHLSR__P"/>
          <bitfield name="P22" caption="Rising Edge/High-Level Interrupt Selection" mask="0x400000" values="PIO_REHLSR__P"/>
          <bitfield name="P23" caption="Rising Edge/High-Level Interrupt Selection" mask="0x800000" values="PIO_REHLSR__P"/>
          <bitfield name="P24" caption="Rising Edge/High-Level Interrupt Selection" mask="0x1000000" values="PIO_REHLSR__P"/>
          <bitfield name="P25" caption="Rising Edge/High-Level Interrupt Selection" mask="0x2000000" values="PIO_REHLSR__P"/>
          <bitfield name="P26" caption="Rising Edge/High-Level Interrupt Selection" mask="0x4000000" values="PIO_REHLSR__P"/>
          <bitfield name="P27" caption="Rising Edge/High-Level Interrupt Selection" mask="0x8000000" values="PIO_REHLSR__P"/>
          <bitfield name="P28" caption="Rising Edge/High-Level Interrupt Selection" mask="0x10000000" values="PIO_REHLSR__P"/>
          <bitfield name="P29" caption="Rising Edge/High-Level Interrupt Selection" mask="0x20000000" values="PIO_REHLSR__P"/>
          <bitfield name="P30" caption="Rising Edge/High-Level Interrupt Selection" mask="0x40000000" values="PIO_REHLSR__P"/>
          <bitfield name="P31" caption="Rising Edge/High-Level Interrupt Selection" mask="0x80000000" values="PIO_REHLSR__P"/>
        </register>
        <register name="PIO_FRLHSR" offset="0xD8" rw="R" size="4" initval="0x00000000" caption="Fall/Rise - Low/High Status Register">
          <bitfield name="P0" caption="Edge/Level Interrupt Source Selection" mask="0x1" values="PIO_FRLHSR__P"/>
          <bitfield name="P1" caption="Edge/Level Interrupt Source Selection" mask="0x2" values="PIO_FRLHSR__P"/>
          <bitfield name="P2" caption="Edge/Level Interrupt Source Selection" mask="0x4" values="PIO_FRLHSR__P"/>
          <bitfield name="P3" caption="Edge/Level Interrupt Source Selection" mask="0x8" values="PIO_FRLHSR__P"/>
          <bitfield name="P4" caption="Edge/Level Interrupt Source Selection" mask="0x10" values="PIO_FRLHSR__P"/>
          <bitfield name="P5" caption="Edge/Level Interrupt Source Selection" mask="0x20" values="PIO_FRLHSR__P"/>
          <bitfield name="P6" caption="Edge/Level Interrupt Source Selection" mask="0x40" values="PIO_FRLHSR__P"/>
          <bitfield name="P7" caption="Edge/Level Interrupt Source Selection" mask="0x80" values="PIO_FRLHSR__P"/>
          <bitfield name="P8" caption="Edge/Level Interrupt Source Selection" mask="0x100" values="PIO_FRLHSR__P"/>
          <bitfield name="P9" caption="Edge/Level Interrupt Source Selection" mask="0x200" values="PIO_FRLHSR__P"/>
          <bitfield name="P10" caption="Edge/Level Interrupt Source Selection" mask="0x400" values="PIO_FRLHSR__P"/>
          <bitfield name="P11" caption="Edge/Level Interrupt Source Selection" mask="0x800" values="PIO_FRLHSR__P"/>
          <bitfield name="P12" caption="Edge/Level Interrupt Source Selection" mask="0x1000" values="PIO_FRLHSR__P"/>
          <bitfield name="P13" caption="Edge/Level Interrupt Source Selection" mask="0x2000" values="PIO_FRLHSR__P"/>
          <bitfield name="P14" caption="Edge/Level Interrupt Source Selection" mask="0x4000" values="PIO_FRLHSR__P"/>
          <bitfield name="P15" caption="Edge/Level Interrupt Source Selection" mask="0x8000" values="PIO_FRLHSR__P"/>
          <bitfield name="P16" caption="Edge/Level Interrupt Source Selection" mask="0x10000" values="PIO_FRLHSR__P"/>
          <bitfield name="P17" caption="Edge/Level Interrupt Source Selection" mask="0x20000" values="PIO_FRLHSR__P"/>
          <bitfield name="P18" caption="Edge/Level Interrupt Source Selection" mask="0x40000" values="PIO_FRLHSR__P"/>
          <bitfield name="P19" caption="Edge/Level Interrupt Source Selection" mask="0x80000" values="PIO_FRLHSR__P"/>
          <bitfield name="P20" caption="Edge/Level Interrupt Source Selection" mask="0x100000" values="PIO_FRLHSR__P"/>
          <bitfield name="P21" caption="Edge/Level Interrupt Source Selection" mask="0x200000" values="PIO_FRLHSR__P"/>
          <bitfield name="P22" caption="Edge/Level Interrupt Source Selection" mask="0x400000" values="PIO_FRLHSR__P"/>
          <bitfield name="P23" caption="Edge/Level Interrupt Source Selection" mask="0x800000" values="PIO_FRLHSR__P"/>
          <bitfield name="P24" caption="Edge/Level Interrupt Source Selection" mask="0x1000000" values="PIO_FRLHSR__P"/>
          <bitfield name="P25" caption="Edge/Level Interrupt Source Selection" mask="0x2000000" values="PIO_FRLHSR__P"/>
          <bitfield name="P26" caption="Edge/Level Interrupt Source Selection" mask="0x4000000" values="PIO_FRLHSR__P"/>
          <bitfield name="P27" caption="Edge/Level Interrupt Source Selection" mask="0x8000000" values="PIO_FRLHSR__P"/>
          <bitfield name="P28" caption="Edge/Level Interrupt Source Selection" mask="0x10000000" values="PIO_FRLHSR__P"/>
          <bitfield name="P29" caption="Edge/Level Interrupt Source Selection" mask="0x20000000" values="PIO_FRLHSR__P"/>
          <bitfield name="P30" caption="Edge/Level Interrupt Source Selection" mask="0x40000000" values="PIO_FRLHSR__P"/>
          <bitfield name="P31" caption="Edge/Level Interrupt Source Selection" mask="0x80000000" values="PIO_FRLHSR__P"/>
        </register>
        <register name="PIO_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="PIO_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PIO_WPMR__WPKEY"/>
        </register>
        <register name="PIO_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="PIO_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
        <register name="PIO_SCHMITT" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Schmitt Trigger Register">
          <bitfield name="SCHMITT0" caption="Schmitt Trigger Control" mask="0x1" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT1" caption="Schmitt Trigger Control" mask="0x2" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT2" caption="Schmitt Trigger Control" mask="0x4" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT3" caption="Schmitt Trigger Control" mask="0x8" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT4" caption="Schmitt Trigger Control" mask="0x10" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT5" caption="Schmitt Trigger Control" mask="0x20" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT6" caption="Schmitt Trigger Control" mask="0x40" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT7" caption="Schmitt Trigger Control" mask="0x80" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT8" caption="Schmitt Trigger Control" mask="0x100" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT9" caption="Schmitt Trigger Control" mask="0x200" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT10" caption="Schmitt Trigger Control" mask="0x400" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT11" caption="Schmitt Trigger Control" mask="0x800" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT12" caption="Schmitt Trigger Control" mask="0x1000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT13" caption="Schmitt Trigger Control" mask="0x2000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT14" caption="Schmitt Trigger Control" mask="0x4000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT15" caption="Schmitt Trigger Control" mask="0x8000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT16" caption="Schmitt Trigger Control" mask="0x10000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT17" caption="Schmitt Trigger Control" mask="0x20000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT18" caption="Schmitt Trigger Control" mask="0x40000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT19" caption="Schmitt Trigger Control" mask="0x80000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT20" caption="Schmitt Trigger Control" mask="0x100000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT21" caption="Schmitt Trigger Control" mask="0x200000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT22" caption="Schmitt Trigger Control" mask="0x400000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT23" caption="Schmitt Trigger Control" mask="0x800000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT24" caption="Schmitt Trigger Control" mask="0x1000000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT25" caption="Schmitt Trigger Control" mask="0x2000000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT26" caption="Schmitt Trigger Control" mask="0x4000000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT27" caption="Schmitt Trigger Control" mask="0x8000000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT28" caption="Schmitt Trigger Control" mask="0x10000000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT29" caption="Schmitt Trigger Control" mask="0x20000000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT30" caption="Schmitt Trigger Control" mask="0x40000000" values="PIO_SCHMITT__SCHMITT"/>
          <bitfield name="SCHMITT31" caption="Schmitt Trigger Control" mask="0x80000000" values="PIO_SCHMITT__SCHMITT"/>
        </register>
        <register name="PIO_SLEWR" offset="0x110" rw="RW" size="4" initval="0x00000000" caption="I/O Slewrate Control Register">
          <bitfield name="SR0" caption="Slewrate Control for IO line 0" mask="0x1" values="PIO_SLEWR__SR"/>
          <bitfield name="SR1" caption="Slewrate Control for IO line 1" mask="0x2" values="PIO_SLEWR__SR"/>
          <bitfield name="SR2" caption="Slewrate Control for IO line 2" mask="0x4" values="PIO_SLEWR__SR"/>
          <bitfield name="SR3" caption="Slewrate Control for IO line 3" mask="0x8" values="PIO_SLEWR__SR"/>
          <bitfield name="SR4" caption="Slewrate Control for IO line 4" mask="0x10" values="PIO_SLEWR__SR"/>
          <bitfield name="SR5" caption="Slewrate Control for IO line 5" mask="0x20" values="PIO_SLEWR__SR"/>
          <bitfield name="SR6" caption="Slewrate Control for IO line 6" mask="0x40" values="PIO_SLEWR__SR"/>
          <bitfield name="SR7" caption="Slewrate Control for IO line 7" mask="0x80" values="PIO_SLEWR__SR"/>
          <bitfield name="SR8" caption="Slewrate Control for IO line 8" mask="0x100" values="PIO_SLEWR__SR"/>
          <bitfield name="SR9" caption="Slewrate Control for IO line 9" mask="0x200" values="PIO_SLEWR__SR"/>
          <bitfield name="SR10" caption="Slewrate Control for IO line 10" mask="0x400" values="PIO_SLEWR__SR"/>
          <bitfield name="SR11" caption="Slewrate Control for IO line 11" mask="0x800" values="PIO_SLEWR__SR"/>
          <bitfield name="SR12" caption="Slewrate Control for IO line 12" mask="0x1000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR13" caption="Slewrate Control for IO line 13" mask="0x2000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR14" caption="Slewrate Control for IO line 14" mask="0x4000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR15" caption="Slewrate Control for IO line 15" mask="0x8000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR16" caption="Slewrate Control for IO line 16" mask="0x10000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR17" caption="Slewrate Control for IO line 17" mask="0x20000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR18" caption="Slewrate Control for IO line 18" mask="0x40000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR19" caption="Slewrate Control for IO line 19" mask="0x80000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR20" caption="Slewrate Control for IO line 20" mask="0x100000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR21" caption="Slewrate Control for IO line 21" mask="0x200000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR22" caption="Slewrate Control for IO line 22" mask="0x400000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR23" caption="Slewrate Control for IO line 23" mask="0x800000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR24" caption="Slewrate Control for IO line 24" mask="0x1000000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR25" caption="Slewrate Control for IO line 25" mask="0x2000000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR26" caption="Slewrate Control for IO line 26" mask="0x4000000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR27" caption="Slewrate Control for IO line 27" mask="0x8000000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR28" caption="Slewrate Control for IO line 28" mask="0x10000000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR29" caption="Slewrate Control for IO line 29" mask="0x20000000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR30" caption="Slewrate Control for IO line 30" mask="0x40000000" values="PIO_SLEWR__SR"/>
          <bitfield name="SR31" caption="Slewrate Control for IO line 31" mask="0x80000000" values="PIO_SLEWR__SR"/>
        </register>
        <register name="PIO_DRIVER" offset="0x118" rw="RW" size="4" initval="0x00000000" caption="I/O Drive Register">
          <bitfield name="DR0" caption="Drive of I/O Line 0" mask="0x1" values="PIO_DRIVER__DR"/>
          <bitfield name="DR1" caption="Drive of I/O Line 1" mask="0x2" values="PIO_DRIVER__DR"/>
          <bitfield name="DR2" caption="Drive of I/O Line 2" mask="0x4" values="PIO_DRIVER__DR"/>
          <bitfield name="DR3" caption="Drive of I/O Line 3" mask="0x8" values="PIO_DRIVER__DR"/>
          <bitfield name="DR4" caption="Drive of I/O Line 4" mask="0x10" values="PIO_DRIVER__DR"/>
          <bitfield name="DR5" caption="Drive of I/O Line 5" mask="0x20" values="PIO_DRIVER__DR"/>
          <bitfield name="DR6" caption="Drive of I/O Line 6" mask="0x40" values="PIO_DRIVER__DR"/>
          <bitfield name="DR7" caption="Drive of I/O Line 7" mask="0x80" values="PIO_DRIVER__DR"/>
          <bitfield name="DR8" caption="Drive of I/O Line 8" mask="0x100" values="PIO_DRIVER__DR"/>
          <bitfield name="DR9" caption="Drive of I/O Line 9" mask="0x200" values="PIO_DRIVER__DR"/>
          <bitfield name="DR10" caption="Drive of I/O Line 10" mask="0x400" values="PIO_DRIVER__DR"/>
          <bitfield name="DR11" caption="Drive of I/O Line 11" mask="0x800" values="PIO_DRIVER__DR"/>
          <bitfield name="DR12" caption="Drive of I/O Line 12" mask="0x1000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR13" caption="Drive of I/O Line 13" mask="0x2000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR14" caption="Drive of I/O Line 14" mask="0x4000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR15" caption="Drive of I/O Line 15" mask="0x8000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR16" caption="Drive of I/O Line 16" mask="0x10000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR17" caption="Drive of I/O Line 17" mask="0x20000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR18" caption="Drive of I/O Line 18" mask="0x40000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR19" caption="Drive of I/O Line 19" mask="0x80000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR20" caption="Drive of I/O Line 20" mask="0x100000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR21" caption="Drive of I/O Line 21" mask="0x200000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR22" caption="Drive of I/O Line 22" mask="0x400000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR23" caption="Drive of I/O Line 23" mask="0x800000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR24" caption="Drive of I/O Line 24" mask="0x1000000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR25" caption="Drive of I/O Line 25" mask="0x2000000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR26" caption="Drive of I/O Line 26" mask="0x4000000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR27" caption="Drive of I/O Line 27" mask="0x8000000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR28" caption="Drive of I/O Line 28" mask="0x10000000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR29" caption="Drive of I/O Line 29" mask="0x20000000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR30" caption="Drive of I/O Line 30" mask="0x40000000" values="PIO_DRIVER__DR"/>
          <bitfield name="DR31" caption="Drive of I/O Line 31" mask="0x80000000" values="PIO_DRIVER__DR"/>
        </register>
      </register-group>
      <value-group name="PIO_PER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the PIO to control the corresponding pin (disables peripheral control of the pin)." value="1"/>
      </value-group>
      <value-group name="PIO_PDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the PIO from controlling the corresponding pin (enables peripheral control of the pin)." value="1"/>
      </value-group>
      <value-group name="PIO_PSR__P">
        <value name="0" caption="PIO is inactive on the corresponding I/O line (peripheral is active)." value="0"/>
        <value name="1" caption="PIO is active on the corresponding I/O line (peripheral is inactive)." value="1"/>
      </value-group>
      <value-group name="PIO_OER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the output on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_ODR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the output on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_OSR__P">
        <value name="0" caption="The I/O line is a pure input." value="0"/>
        <value name="1" caption="The I/O line is enabled in output." value="1"/>
      </value-group>
      <value-group name="PIO_IFER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the input glitch filter on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_IFDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the input glitch filter on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_IFSR__P">
        <value name="0" caption="The input glitch filter is disabled on the I/O line." value="0"/>
        <value name="1" caption="The input glitch filter is enabled on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_SODR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the data to be driven on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_CODR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the data to be driven on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_ODSR__P">
        <value name="0" caption="The data to be driven on the I/O line is 0." value="0"/>
        <value name="1" caption="The data to be driven on the I/O line is 1." value="1"/>
      </value-group>
      <value-group name="PIO_PDSR__P">
        <value name="0" caption="The I/O line is at level 0." value="0"/>
        <value name="1" caption="The I/O line is at level 1." value="1"/>
      </value-group>
      <value-group name="PIO_IER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the input change interrupt on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_IDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the input change interrupt on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_IMR__P">
        <value name="0" caption="Input change interrupt is disabled on the I/O line." value="0"/>
        <value name="1" caption="Input change interrupt is enabled on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_ISR__P">
        <value name="0" caption="No input change has been detected on the I/O line since PIO_ISR was last read or since reset." value="0"/>
        <value name="1" caption="At least one input change has been detected on the I/O line since PIO_ISR was last read or since reset." value="1"/>
      </value-group>
      <value-group name="PIO_MDER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables multi-drive on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_MDDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables multi-drive on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_MDSR__P">
        <value name="0" caption="The multi-drive is disabled on the I/O line. The pin is driven at high- and low-level." value="0"/>
        <value name="1" caption="The multi-drive is enabled on the I/O line. The pin is driven at low-level only." value="1"/>
      </value-group>
      <value-group name="PIO_PUDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the pullup resistor on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_PUER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the pullup resistor on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_PUSR__P">
        <value name="0" caption="Pullup resistor is enabled on the I/O line." value="0"/>
        <value name="1" caption="Pullup resistor is disabled on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_ABCDSR__P">
        <value name="0" caption="Assigns the I/O line to the Peripheral A function." value="0"/>
        <value name="0" caption="Assigns the I/O line to the Peripheral C function." value="0"/>
        <value name="1" caption="Assigns the I/O line to the Peripheral B function." value="1"/>
        <value name="1" caption="Assigns the I/O line to the Peripheral D function." value="1"/>
      </value-group>
      <value-group name="PIO_IFSCDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The glitch filter is able to filter glitches with a duration &lt; tperipheral clock/2." value="1"/>
      </value-group>
      <value-group name="PIO_IFSCER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2." value="1"/>
      </value-group>
      <value-group name="PIO_IFSCSR__P">
        <value name="0" caption="The glitch filter is able to filter glitches with a duration &lt; tperipheral clock/2." value="0"/>
        <value name="1" caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2." value="1"/>
      </value-group>
      <value-group name="PIO_PPDDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the pulldown resistor on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_PPDER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the pulldown resistor on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_PPDSR__P">
        <value name="0" caption="Pulldown resistor is enabled on the I/O line." value="0"/>
        <value name="1" caption="Pulldown resistor is disabled on the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_OWER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables writing PIO_ODSR for the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_OWDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables writing PIO_ODSR for the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_OWSR__P">
        <value name="0" caption="Writing PIO_ODSR does not affect the I/O line." value="0"/>
        <value name="1" caption="Writing PIO_ODSR affects the I/O line." value="1"/>
      </value-group>
      <value-group name="PIO_AIMER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The interrupt source is the event described in PIO_ELSR and PIO_FRLHSR." value="1"/>
      </value-group>
      <value-group name="PIO_AIMDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The Interrupt mode is set to the default Interrupt mode (Both-edge Detection)." value="1"/>
      </value-group>
      <value-group name="PIO_AIMMR__P">
        <value name="0" caption="The interrupt source is a both-edge detection event." value="0"/>
        <value name="1" caption="The interrupt source is described by the registers PIO_ELSR and PIO_FRLHSR." value="1"/>
      </value-group>
      <value-group name="PIO_ESR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The interrupt source is an edge-detection event." value="1"/>
      </value-group>
      <value-group name="PIO_LSR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The interrupt source is a level-detection event." value="1"/>
      </value-group>
      <value-group name="PIO_ELSR__P">
        <value name="0" caption="The interrupt source is an edge-detection event." value="0"/>
        <value name="1" caption="The interrupt source is a level-detection event." value="1"/>
      </value-group>
      <value-group name="PIO_FELLSR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The interrupt source is set to a falling edge detection or low-level detection event, depending on PIO_ELSR." value="1"/>
      </value-group>
      <value-group name="PIO_REHLSR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The interrupt source is set to a rising edge detection or high-level detection event, depending on PIO_ELSR." value="1"/>
      </value-group>
      <value-group name="PIO_FRLHSR__P">
        <value name="0" caption="The interrupt source is a falling edge detection (if PIO_ELSR = 0) or low-level detection event (if PIO_ELSR = 1)." value="0"/>
        <value name="1" caption="The interrupt source is a rising edge detection (if PIO_ELSR = 0) or high-level detection event (if PIO_ELSR = 1)." value="1"/>
      </value-group>
      <value-group name="PIO_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIO_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x50494F"/>
      </value-group>
      <value-group name="PIO_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the PIO_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the PIO_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="PIO_SCHMITT__SCHMITT">
        <value name="0" caption="Schmitt trigger is enabled." value="0"/>
        <value name="1" caption="Schmitt trigger is disabled." value="1"/>
      </value-group>
      <value-group name="PIO_SLEWR__SR">
        <value name="DISABLED" caption="No slewrate control." value="0x0"/>
        <value name="ENABLED" caption="Slewrate controlled." value="0x1"/>
      </value-group>
      <value-group name="PIO_DRIVER__DR">
        <value name="LOW" caption="Lowest drive" value="0x0"/>
        <value name="HIGH" caption="Highest drive" value="0x1"/>
      </value-group>
    </module>
    <module name="PIT" id="6079" version="0" caption="Periodic Interval Timer">
      <register-group name="PIT" caption="Periodic Interval Timer">
        <register name="PIT_MR" offset="0x0" rw="RW" size="4" initval="0x000FFFFF" caption="Mode Register">
          <bitfield name="PIV" caption="Periodic Interval Value" mask="0xFFFFF"/>
          <bitfield name="PITEN" caption="Period Interval Timer Enabled" mask="0x1000000" values="PIT_MR__PITEN"/>
          <bitfield name="PITIEN" caption="Periodic Interval Timer Interrupt Enable" mask="0x2000000" values="PIT_MR__PITIEN"/>
        </register>
        <register name="PIT_SR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="PITS" caption="Periodic Interval Timer Status" mask="0x1" values="PIT_SR__PITS"/>
        </register>
        <register name="PIT_PIVR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Periodic Interval Value Register">
          <bitfield name="CPIV" caption="Current Periodic Interval Value" mask="0xFFFFF"/>
          <bitfield name="PICNT" caption="Periodic Interval Counter" mask="0xFFF00000"/>
        </register>
        <register name="PIT_PIIR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Periodic Interval Image Register">
          <bitfield name="CPIV" caption="Current Periodic Interval Value" mask="0xFFFFF"/>
          <bitfield name="PICNT" caption="Periodic Interval Counter" mask="0xFFF00000"/>
        </register>
      </register-group>
      <value-group name="PIT_MR__PITEN">
        <value name="0" caption="The Periodic Interval Timer is disabled when the PIV value is reached." value="0"/>
        <value name="1" caption="The Periodic Interval Timer is enabled." value="1"/>
      </value-group>
      <value-group name="PIT_MR__PITIEN">
        <value name="0" caption="The bit PITS in PIT_SR has no effect on interrupt." value="0"/>
        <value name="1" caption="The bit PITS in PIT_SR asserts interrupt." value="1"/>
      </value-group>
      <value-group name="PIT_SR__PITS">
        <value name="0" caption="The Periodic Interval timer has not reached PIV since the last read of PIT_PIVR." value="0"/>
        <value name="1" caption="The Periodic Interval timer has reached PIV since the last read of PIT_PIVR." value="1"/>
      </value-group>
    </module>
    <module name="PIT64B" id="44117" version="103" caption="Periodic Interval Timer 64-bit">
      <register-group name="PIT64B" caption="Periodic Interval Timer 64-bit">
        <register name="PIT64B_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Timer" mask="0x1" values="PIT64B_CR__START"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="PIT64B_CR__SWRST"/>
        </register>
        <register name="PIT64B_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="CONT" caption="Continuous Mode" mask="0x1" values="PIT64B_MR__CONT"/>
          <bitfield name="SGCLK" caption="Generic Clock Selection Enable" mask="0x8" values="PIT64B_MR__SGCLK"/>
          <bitfield name="SMOD" caption="Start Mode" mask="0x10" values="PIT64B_MR__SMOD"/>
          <bitfield name="PRESCALER" caption="Prescaler Period" mask="0xF00" values="PIT64B_MR__PRESCALER"/>
        </register>
        <register name="PIT64B_LSBPR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="LSB Period Register">
          <bitfield name="LSBPERIOD" caption="32 LSB of the Timer Period" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIT64B_MSBPR" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="MSB Period Register">
          <bitfield name="MSBPERIOD" caption="32 MSB of the Timer Period" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIT64B_IER" offset="0x10" rw="W" size="4" atomic-op="set:PIT64B_IMR" caption="Interrupt Enable Register">
          <bitfield name="PERIOD" caption="Elapsed Timer Period Interrupt Enable" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x2"/>
          <bitfield name="SECE" caption="Safety and/or Security Report Interrupt Enable" mask="0x10"/>
        </register>
        <register name="PIT64B_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:PIT64B_IMR" caption="Interrupt Disable Register">
          <bitfield name="PERIOD" caption="Elapsed Timer Period Interrupt Disable" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x2"/>
          <bitfield name="SECE" caption="Safety and/or Security Report Interrupt Disable" mask="0x10"/>
        </register>
        <register name="PIT64B_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="PERIOD" caption="Elapsed Timer Period Interrupt Mask" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x2"/>
          <bitfield name="SECE" caption="Safety and/or Security Report Interrupt Mask" mask="0x10"/>
        </register>
        <register name="PIT64B_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="PERIOD" caption="Elapsed Timer Period Status Flag (cleared on read)" mask="0x1" values="PIT64B_ISR__PERIOD"/>
          <bitfield name="OVRE" caption="Overrun Error (cleared on read)" mask="0x2" values="PIT64B_ISR__OVRE"/>
          <bitfield name="SECE" caption="Safety/Security Report (cleared on read)" mask="0x10" values="PIT64B_ISR__SECE"/>
        </register>
        <register name="PIT64B_TLSBR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Timer LSB Current Value Register">
          <bitfield name="LSBTIMER" caption="Current 32 LSB of the Timer" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIT64B_TMSBR" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Timer MSB Current Value Register">
          <bitfield name="MSBTIMER" caption="Current 32 MSB of the Timer" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIT64B_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="PIT64B_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interruption Enable" mask="0x2" values="PIT64B_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="PIT64B_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="PIT64B_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PIT64B_WPMR__WPKEY"/>
        </register>
        <register name="PIT64B_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="PIT64B_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="PIT64B_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="PIT64B_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="PIT64B_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0x3000000" values="PIT64B_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="PIT64B_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="PIT64B_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The timer counter is started for 1 or more periods. If the START command is applied during a non-elapsed timer period, there is no effect. Thus, in Continuous mode, the SWRST command is the only command to stop the PIT64B." value="1"/>
      </value-group>
      <value-group name="PIT64B_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Performs a software reset, clears the configuration and stops any timer period in progress." value="1"/>
      </value-group>
      <value-group name="PIT64B_MR__CONT">
        <value name="0" caption="A single period interrupt is generated from a START command." value="0"/>
        <value name="1" caption="Continuous periodic interrupts are generated after a single START command." value="1"/>
      </value-group>
      <value-group name="PIT64B_MR__SGCLK">
        <value name="0" caption="The prescaler is triggered at each rising edge of &quot;Peripheral clock&quot; and the timer is triggered." value="0"/>
        <value name="1" caption="GCLK clock is selected as clock source of the 8-bit prescaler." value="1"/>
      </value-group>
      <value-group name="PIT64B_MR__SMOD">
        <value name="0" caption="Writing PIT64B_LSBPR does not start the timer period." value="0"/>
        <value name="1" caption="Writing PIT64B_LSBPR starts the timer period." value="1"/>
      </value-group>
      <value-group name="PIT64B_MR__PRESCALER">
        <value name="0" caption="A prescaler divider of 1 is used." value="0"/>
      </value-group>
      <value-group name="PIT64B_ISR__PERIOD">
        <value name="0" caption="No timer rollover occurred since the last read of PIT64B_ISR." value="0"/>
        <value name="1" caption="A timer rollover occurred since the last read of PIT64B_ISR." value="1"/>
      </value-group>
      <value-group name="PIT64B_ISR__OVRE">
        <value name="0" caption="No multiple rollovers occurred since the last read of PIT64B_ISR." value="0"/>
        <value name="1" caption="More than 1 rollover occurred since the last read of PIT64B_ISR." value="1"/>
      </value-group>
      <value-group name="PIT64B_ISR__SECE">
        <value name="0" caption="There is no security report in PIT64B_WPSR since the last read of PIT64B_ISR." value="0"/>
        <value name="1" caption="One security flag is set in PIT64B_WPSR since the last read of PIT64B_ISR." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in PIT64B_WPSR.WPVSRC and the last software control error type is reported in PIT64B_WPSR.SWETYP. The PIT64B_ISR.SECE flag is set at the first error occurring within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in PIT64B_WPSR.WPVSRC and only the first software control error type is reported in PIT64B_WPSR.SWETYP. The PIT64B_ISR.SECE flag is set at the first error occurring within a series." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPCREN, WPITEN and WPEN bits. Always reads as 0." value="0x504954"/>
      </value-group>
      <value-group name="PIT64B_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the PIT64B_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the PIT64B_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of PIT64B_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of PIT64B_WPSR. This flag can only be set in case of abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of PIT64B_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of PIT64B_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of PIT64B_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of PIT64B_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (warning)." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (warning)." value="2"/>
        <value name="WEIRD_ACTION" caption="A write access is performed into PIT64B_MR, PIT64B_LSBR, PIT64B_MSBR while the PIT64B is running (abnormal)." value="3"/>
      </value-group>
      <value-group name="PIT64B_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality." value="0"/>
        <value name="ERROR" caption="A write access is performed into PIT64B_MR, PIT64B_LSBR, PIT64B_MSBR while the PIT64B is running." value="1"/>
      </value-group>
    </module>
    <module name="PMC" id="44112" version="12D" caption="Power Management Controller">
      <register-group name="PMC" caption="Power Management Controller">
        <register name="PMC_SCER" offset="0x0" rw="W" size="4" caption="System Clock Enable Register">
          <bitfield name="DDRCK" caption="MPDDRC/SDRAMC Clock Enable" mask="0x4" values="PMC_SCER__DDRCK"/>
          <bitfield name="UHP" caption="USB Host OHCI Clocks Enable" mask="0x40" values="PMC_SCER__UHP"/>
          <bitfield name="PCK0" caption="Programmable Clock 0 Output Enable" mask="0x100" values="PMC_SCER__PCK"/>
          <bitfield name="PCK1" caption="Programmable Clock 1 Output Enable" mask="0x200" values="PMC_SCER__PCK"/>
          <bitfield name="QSPICLK" caption="QSPI 2x Clock Enable" mask="0x80000" values="PMC_SCER__QSPICLK"/>
        </register>
        <register name="PMC_SCDR" offset="0x4" rw="W" size="4" atomic-op="clear:PMC_SCSR" caption="System Clock Disable Register">
          <bitfield name="DDRCK" caption="MPDDRC/SDRAMC Clock Disable" mask="0x4" values="PMC_SCDR__DDRCK"/>
          <bitfield name="UHP" caption="USB Host OHCI Clocks Disable" mask="0x40" values="PMC_SCDR__UHP"/>
          <bitfield name="PCK0" caption="Programmable Clock 0 Output Disable" mask="0x100" values="PMC_SCDR__PCK"/>
          <bitfield name="PCK1" caption="Programmable Clock 1 Output Disable" mask="0x200" values="PMC_SCDR__PCK"/>
          <bitfield name="QSPICLK" caption="QSPI 2x Clock Disable" mask="0x80000" values="PMC_SCDR__QSPICLK"/>
        </register>
        <register name="PMC_SCSR" offset="0x8" rw="R" size="4" initval="0x00000001" caption="System Clock Status Register">
          <bitfield name="DDRCK" caption="MPDDRC/SDRAMC Clock Status" mask="0x4" values="PMC_SCSR__DDRCK"/>
          <bitfield name="UHP" caption="USB Host OHCI Clocks Status" mask="0x40" values="PMC_SCSR__UHP"/>
          <bitfield name="PCK0" caption="Programmable Clock 0 Output Status" mask="0x100" values="PMC_SCSR__PCK"/>
          <bitfield name="PCK1" caption="Programmable Clock 1 Output Status" mask="0x200" values="PMC_SCSR__PCK"/>
          <bitfield name="QSPICLK" caption="QSPI 2x Clock Status" mask="0x80000" values="PMC_SCSR__QSPICLK"/>
        </register>
        <register name="PMC_PLL_CTRL0" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="PLL Control Register 0">
          <bitfield name="DIVPMC" caption="Divider for PMC" mask="0xFF"/>
          <bitfield name="DIVIO" caption="Divider for PAD" mask="0xFF000"/>
          <bitfield name="ENPLL" caption="Enable PLL" mask="0x10000000" values="PMC_PLL_CTRL0__ENPLL"/>
          <bitfield name="ENPLLCK" caption="Enable PLL Clock for PMC" mask="0x20000000" values="PMC_PLL_CTRL0__ENPLLCK"/>
          <bitfield name="ENIOPLLCK" caption="Enable PLL Clock for IO" mask="0x40000000" values="PMC_PLL_CTRL0__ENIOPLLCK"/>
          <bitfield name="ENLOCK" caption="Enable PLL Lock" mask="0x80000000" values="PMC_PLL_CTRL0__ENLOCK"/>
        </register>
        <register name="PMC_PLL_CTRL1" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="PLL Control Register 1">
          <bitfield name="FRACR" caption="Fractional Loop Divider Setting" mask="0x3FFFFF"/>
          <bitfield name="MUL" caption="Multiplier Factor Value" mask="0xFF000000"/>
        </register>
        <register name="PMC_PLL_SSR" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="PLL Spread Spectrum Register">
          <bitfield name="STEP" caption="Spread Spectrum Step Size" mask="0xFFFF"/>
          <bitfield name="NSTEP" caption="Spread Spectrum Number of Steps" mask="0xFF0000"/>
          <bitfield name="ENSPREAD" caption="Spread Spectrum Enable" mask="0x10000000" values="PMC_PLL_SSR__ENSPREAD"/>
        </register>
        <register name="PMC_PLL_ACR" offset="0x18" rw="RW" size="4" initval="0x00020033" caption="PLL Analog Control Register">
          <bitfield name="CONTROL" caption="PLL CONTROL Value Selection" mask="0xFFF"/>
          <bitfield name="UTMIVR" caption="UPLL Voltage Regulator Control" mask="0x1000" values="PMC_PLL_ACR__UTMIVR"/>
          <bitfield name="UTMIBG" caption="UPLL Bandgap Control" mask="0x2000" values="PMC_PLL_ACR__UTMIBG"/>
          <bitfield name="LOCK_THR" caption="PLL Lock Threshold Value Selection" mask="0x70000"/>
          <bitfield name="LOOP_FILTER" caption="LOOP Filter Selection" mask="0x3F000000"/>
        </register>
        <register name="PMC_PLL_UPDT" offset="0x1C" rw="RW" size="4" initval="0x00030000" caption="PLL Update Register">
          <bitfield name="ID" caption="PLL ID" mask="0x3"/>
          <bitfield name="UPDATE" caption="PLL Setting Update (write-only)" mask="0x100" values="PMC_PLL_UPDT__UPDATE"/>
          <bitfield name="STUPTIM" caption="Start-up Time" mask="0x3F0000" values="PMC_PLL_UPDT__STUPTIM"/>
        </register>
        <register name="CKGR_MOR" offset="0x20" rw="RW" size="4" initval="0x00000008" caption="Main Oscillator Register">
          <bitfield name="MOSCXTEN" caption="Main Crystal Oscillator Enable" mask="0x1" values="CKGR_MOR__MOSCXTEN"/>
          <bitfield name="ULP1" caption="ULP Mode 1 Command (write-only)" mask="0x4" values="CKGR_MOR__ULP1"/>
          <bitfield name="MOSCRCEN" caption="Main RC Oscillator Enable" mask="0x8" values="CKGR_MOR__MOSCRCEN"/>
          <bitfield name="MOSCXTST" caption="Main Crystal Oscillator Start-up Time" mask="0xFF00"/>
          <bitfield name="KEY" caption="Write Access Password" mask="0xFF0000" values="CKGR_MOR__KEY"/>
          <bitfield name="MOSCSEL" caption="Main Clock Oscillator Selection" mask="0x1000000" values="CKGR_MOR__MOSCSEL"/>
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x2000000" values="CKGR_MOR__CFDEN"/>
          <bitfield name="XT32KFME" caption="32.768 kHz Crystal Oscillator Frequency Monitoring Enable" mask="0x4000000" values="CKGR_MOR__XT32KFME"/>
          <bitfield name="AUTOMAINSW" caption="Automatic Main Clock Source Switching" mask="0x20000000" values="CKGR_MOR__AUTOMAINSW"/>
          <bitfield name="AUTOCPUSW" caption="Automatic Processor Clock Source Switching" mask="0x40000000" values="CKGR_MOR__AUTOCPUSW"/>
        </register>
        <register name="CKGR_MCFR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Main Clock Frequency Register">
          <bitfield name="MAINF" caption="Main Clock Frequency" mask="0xFFFF"/>
          <bitfield name="MAINFRDY" caption="Main Clock Frequency Measure Ready" mask="0x10000" values="CKGR_MCFR__MAINFRDY"/>
          <bitfield name="RCMEAS" caption="RC Oscillator Frequency Measure (write-only)" mask="0x100000" values="CKGR_MCFR__RCMEAS"/>
          <bitfield name="CCSS" caption="Counter Clock Source Selection" mask="0x1000000" values="CKGR_MCFR__CCSS"/>
        </register>
        <register name="PMC_CPU_CKR" offset="0x28" rw="RW" size="4" initval="0x00000001" caption="CPU Clock Register">
          <bitfield name="CSS" caption="MCK Source Selection" mask="0x3" values="PMC_CPU_CKR__CSS"/>
          <bitfield name="PRES" caption="Processor Clock Prescaler" mask="0x70" values="PMC_CPU_CKR__PRES"/>
          <bitfield name="MDIV" caption="MCK Division" mask="0x700" values="PMC_CPU_CKR__MDIV"/>
        </register>
        <register name="PMC_USB" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="USB Clock Register">
          <bitfield name="USBS" caption="USB OHCI/EHCI Input Clock Selection" mask="0x3" values="PMC_USB__USBS"/>
          <bitfield name="USBDIV" caption="Divider for USB OHCI Clock" mask="0xF00"/>
        </register>
        <register name="PMC_PCK" offset="0x40" rw="RW" size="4" count="2" initval="0x00000000" caption="Programmable Clock Register x">
          <bitfield name="CSS" caption="Programmable Clock Source Selection" mask="0x1F" values="PMC_PCK__CSS"/>
          <bitfield name="PRES" caption="Programmable Clock Prescaler" mask="0xFF00"/>
        </register>
        <register name="PMC_IER" offset="0x60" rw="W" size="4" atomic-op="set:PMC_IMR" caption="Interrupt Enable Register">
          <bitfield name="MOSCXTS" caption="Main Crystal Oscillator Status Interrupt Enable" mask="0x1"/>
          <bitfield name="MCKRDY" caption="Main System Bus Clock Ready Interrupt Enable" mask="0x8"/>
          <bitfield name="PCKRDY0" caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="PCKRDY1" caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="MOSCSELS" caption="Main Clock Source Oscillator Selection Status Interrupt Enable" mask="0x10000"/>
          <bitfield name="MOSCRCS" caption="Main RC Oscillator Status Interrupt Enable" mask="0x20000"/>
          <bitfield name="CFDEV" caption="Clock Failure Detector Event Interrupt Enable" mask="0x40000"/>
          <bitfield name="XT32KERR" caption="32.768 kHz Crystal Oscillator Error Interrupt Enable" mask="0x200000"/>
          <bitfield name="MCKMON" caption="Main System Bus Clock  Clock Monitor Interrupt Enable" mask="0x800000"/>
          <bitfield name="PLL_INT" caption="PLL Interrupt Enable" mask="0x2000000"/>
        </register>
        <register name="PMC_IDR" offset="0x64" rw="W" size="4" atomic-op="clear:PMC_IMR" caption="Interrupt Disable Register">
          <bitfield name="MOSCXTS" caption="Main Crystal Oscillator Status Interrupt Disable" mask="0x1"/>
          <bitfield name="MCKRDY" caption="Main System Bus Clock Ready Interrupt Disable" mask="0x8"/>
          <bitfield name="PCKRDY0" caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x100"/>
          <bitfield name="PCKRDY1" caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x200"/>
          <bitfield name="MOSCSELS" caption="Main Clock Source Oscillator Selection Status Interrupt Disable" mask="0x10000"/>
          <bitfield name="MOSCRCS" caption="Main RC Status Interrupt Disable" mask="0x20000"/>
          <bitfield name="CFDEV" caption="Clock Failure Detector Event Interrupt Disable" mask="0x40000"/>
          <bitfield name="XT32KERR" caption="32.768 kHz Crystal Oscillator Error Interrupt Disable" mask="0x200000"/>
          <bitfield name="MCKMON" caption="Main System Bus Clock  Clock Monitor Interrupt Disable" mask="0x800000"/>
          <bitfield name="PLL_INT" caption="PLL Interrupt Disable" mask="0x2000000"/>
        </register>
        <register name="PMC_SR" offset="0x68" rw="R" size="4" initval="0x00030008" caption="Status Register">
          <bitfield name="MOSCXTS" caption="Main Crystal Oscillator Status" mask="0x1" values="PMC_SR__MOSCXTS"/>
          <bitfield name="MCKRDY" caption="Main System Bus Clock Status" mask="0x8" values="PMC_SR__MCKRDY"/>
          <bitfield name="PCKRDY0" caption="Programmable Clock Ready Status" mask="0x100" values="PMC_SR__PCKRDY"/>
          <bitfield name="PCKRDY1" caption="Programmable Clock Ready Status" mask="0x200" values="PMC_SR__PCKRDY"/>
          <bitfield name="MOSCSELS" caption="Main Clock Source Oscillator Selection Status" mask="0x10000" values="PMC_SR__MOSCSELS"/>
          <bitfield name="MOSCRCS" caption="Main RC Oscillator Status" mask="0x20000" values="PMC_SR__MOSCRCS"/>
          <bitfield name="CFDEV" caption="Clock Failure Detector Event" mask="0x40000" values="PMC_SR__CFDEV"/>
          <bitfield name="CFDS" caption="Clock Failure Detector Status" mask="0x80000" values="PMC_SR__CFDS"/>
          <bitfield name="FOS" caption="Clock Failure Detector Fault Output Status" mask="0x100000" values="PMC_SR__FOS"/>
          <bitfield name="XT32KERR" caption="Slow Crystal Oscillator Error" mask="0x200000" values="PMC_SR__XT32KERR"/>
          <bitfield name="MCKMON" caption="Main System Bus Clock Clock Monitor Error" mask="0x800000" values="PMC_SR__MCKMON"/>
          <bitfield name="GCLKRDY" caption="GCLK Ready" mask="0x1000000" values="PMC_SR__GCLKRDY"/>
          <bitfield name="PLL_INT" caption="PLL Interrupt Status" mask="0x2000000" values="PMC_SR__PLL_INT"/>
        </register>
        <register name="PMC_IMR" offset="0x6C" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="MOSCXTS" caption="Main Crystal Oscillator Status Interrupt Mask" mask="0x1"/>
          <bitfield name="MCKRDY" caption="Main System Bus Clock Ready Interrupt Mask" mask="0x8"/>
          <bitfield name="PCKRDY0" caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x100"/>
          <bitfield name="PCKRDY1" caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x200"/>
          <bitfield name="MOSCSELS" caption="Main Clock Source Oscillator Selection Status Interrupt Mask" mask="0x10000"/>
          <bitfield name="MOSCRCS" caption="Main RC Status Interrupt Mask" mask="0x20000"/>
          <bitfield name="CFDEV" caption="Clock Failure Detector Event Interrupt Mask" mask="0x40000"/>
          <bitfield name="XT32KERR" caption="32.768 kHz Crystal Oscillator Error Interrupt Mask" mask="0x200000"/>
          <bitfield name="MCKMON" caption="Main System Bus Clock  Monitor Error Interrupt Mask" mask="0x800000"/>
          <bitfield name="PLL_INT" caption="PLL Interrupt Mask" mask="0x2000000"/>
        </register>
        <register name="PMC_FSMR" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="Fast Startup Mode Register">
          <bitfield name="RTTAL" caption="RTT Alarm Enable" mask="0x10000" values="PMC_FSMR__RTTAL"/>
          <bitfield name="RTCAL" caption="RTC Alarm Enable" mask="0x20000" values="PMC_FSMR__RTCAL"/>
          <bitfield name="USBAL" caption="USB Alarm Enable" mask="0x40000" values="PMC_FSMR__USBAL"/>
          <bitfield name="WLAN0" caption="Wakeup on LAN[x]" mask="0x1000000" values="PMC_FSMR__WLAN"/>
          <bitfield name="WLAN1" caption="Wakeup on LAN[x]" mask="0x2000000" values="PMC_FSMR__WLAN"/>
        </register>
        <register name="PMC_WCR" offset="0x74" rw="RW" size="4" initval="0x00000000" caption="Wakeup Control Register">
          <bitfield name="WKPIONB" caption="Wakeup Input Number" mask="0xF"/>
          <bitfield name="EN" caption="Wakeup Input Enable" mask="0x10000" values="PMC_WCR__EN"/>
          <bitfield name="WIP" caption="Wakeup Input Polarity" mask="0x20000"/>
          <bitfield name="CMD" caption="Command" mask="0x1000000" values="PMC_WCR__CMD"/>
        </register>
        <register name="PMC_FOCR" offset="0x78" rw="W" size="4" caption="Fault Output Clear Register">
          <bitfield name="FOCLR" caption="Fault Output Clear" mask="0x1"/>
        </register>
        <register name="PMC_WPMR" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="PMC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="PMC_WPMR__WPITEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PMC_WPMR__WPKEY"/>
        </register>
        <register name="PMC_WPSR" offset="0x84" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="PMC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
        <register name="PMC_PCR" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="Peripheral Control Register">
          <bitfield name="PID" caption="Peripheral ID" mask="0x7F"/>
          <bitfield name="GCLKCSS" caption="Generic Clock Source Selection" mask="0x1F00" values="PMC_PCR__GCLKCSS"/>
          <bitfield name="GCLKDIV" caption="Generic Clock Division Ratio" mask="0xFFF0000"/>
          <bitfield name="EN" caption="Enable" mask="0x10000000" values="PMC_PCR__EN"/>
          <bitfield name="GCLKEN" caption="Generic Clock Enable" mask="0x20000000" values="PMC_PCR__GCLKEN"/>
          <bitfield name="CMD" caption="Command" mask="0x80000000" values="PMC_PCR__CMD"/>
        </register>
        <register name="PMC_MCKLIM" offset="0x9C" rw="RW" size="4" initval="0x00000000" caption="MCK Monitor Limits Register">
          <bitfield name="MCK_LOW_IT" caption="MCK Monitoring Low IT Limit" mask="0xFF"/>
          <bitfield name="MCK_HIGH_IT" caption="MCK Monitoring High IT Limit" mask="0xFF00"/>
        </register>
        <register name="PMC_CSR0" offset="0xA0" rw="R" size="4" initval="0x00000000" caption="Peripheral Clock Status Register 0">
          <bitfield name="PID2" caption="Peripheral Clock 2 Status" mask="0x4" values="PMC_CSR0__PID"/>
          <bitfield name="PID3" caption="Peripheral Clock 3 Status" mask="0x8" values="PMC_CSR0__PID"/>
          <bitfield name="PID4" caption="Peripheral Clock 4 Status" mask="0x10" values="PMC_CSR0__PID"/>
          <bitfield name="PID5" caption="Peripheral Clock 5 Status" mask="0x20" values="PMC_CSR0__PID"/>
          <bitfield name="PID6" caption="Peripheral Clock 6 Status" mask="0x40" values="PMC_CSR0__PID"/>
          <bitfield name="PID7" caption="Peripheral Clock 7 Status" mask="0x80" values="PMC_CSR0__PID"/>
          <bitfield name="PID8" caption="Peripheral Clock 8 Status" mask="0x100" values="PMC_CSR0__PID"/>
          <bitfield name="PID9" caption="Peripheral Clock 9 Status" mask="0x200" values="PMC_CSR0__PID"/>
          <bitfield name="PID10" caption="Peripheral Clock 10 Status" mask="0x400" values="PMC_CSR0__PID"/>
          <bitfield name="PID11" caption="Peripheral Clock 11 Status" mask="0x800" values="PMC_CSR0__PID"/>
          <bitfield name="PID12" caption="Peripheral Clock 12 Status" mask="0x1000" values="PMC_CSR0__PID"/>
          <bitfield name="PID13" caption="Peripheral Clock 13 Status" mask="0x2000" values="PMC_CSR0__PID"/>
          <bitfield name="PID14" caption="Peripheral Clock 14 Status" mask="0x4000" values="PMC_CSR0__PID"/>
          <bitfield name="PID15" caption="Peripheral Clock 15 Status" mask="0x8000" values="PMC_CSR0__PID"/>
          <bitfield name="PID16" caption="Peripheral Clock 16 Status" mask="0x10000" values="PMC_CSR0__PID"/>
          <bitfield name="PID17" caption="Peripheral Clock 17 Status" mask="0x20000" values="PMC_CSR0__PID"/>
          <bitfield name="PID18" caption="Peripheral Clock 18 Status" mask="0x40000" values="PMC_CSR0__PID"/>
          <bitfield name="PID19" caption="Peripheral Clock 19 Status" mask="0x80000" values="PMC_CSR0__PID"/>
          <bitfield name="PID20" caption="Peripheral Clock 20 Status" mask="0x100000" values="PMC_CSR0__PID"/>
          <bitfield name="PID22" caption="Peripheral Clock 22 Status" mask="0x400000" values="PMC_CSR0__PID"/>
          <bitfield name="PID23" caption="Peripheral Clock 23 Status" mask="0x800000" values="PMC_CSR0__PID"/>
          <bitfield name="PID24" caption="Peripheral Clock 24 Status" mask="0x1000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID25" caption="Peripheral Clock 25 Status" mask="0x2000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID26" caption="Peripheral Clock 26 Status" mask="0x4000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID28" caption="Peripheral Clock 28 Status" mask="0x10000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID29" caption="Peripheral Clock 29 Status" mask="0x20000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID30" caption="Peripheral Clock 30 Status" mask="0x40000000" values="PMC_CSR0__PID"/>
        </register>
        <register name="PMC_CSR1" offset="0xA4" rw="R" size="4" initval="0x00000000" caption="Peripheral Clock Status Register 1">
          <bitfield name="PID32" caption="Peripheral Clock 32 Status" mask="0x1" values="PMC_CSR1__PID"/>
          <bitfield name="PID33" caption="Peripheral Clock 33 Status" mask="0x2" values="PMC_CSR1__PID"/>
          <bitfield name="PID34" caption="Peripheral Clock 34 Status" mask="0x4" values="PMC_CSR1__PID"/>
          <bitfield name="PID35" caption="Peripheral Clock 35 Status" mask="0x8" values="PMC_CSR1__PID"/>
          <bitfield name="PID36" caption="Peripheral Clock 36 Status" mask="0x10" values="PMC_CSR1__PID"/>
          <bitfield name="PID37" caption="Peripheral Clock 37 Status" mask="0x20" values="PMC_CSR1__PID"/>
          <bitfield name="PID38" caption="Peripheral Clock 38 Status" mask="0x40" values="PMC_CSR1__PID"/>
          <bitfield name="PID39" caption="Peripheral Clock 39 Status" mask="0x80" values="PMC_CSR1__PID"/>
          <bitfield name="PID40" caption="Peripheral Clock 40 Status" mask="0x100" values="PMC_CSR1__PID"/>
          <bitfield name="PID41" caption="Peripheral Clock 41 Status" mask="0x200" values="PMC_CSR1__PID"/>
          <bitfield name="PID42" caption="Peripheral Clock 42 Status" mask="0x400" values="PMC_CSR1__PID"/>
          <bitfield name="PID43" caption="Peripheral Clock 43 Status" mask="0x800" values="PMC_CSR1__PID"/>
          <bitfield name="PID44" caption="Peripheral Clock 44 Status" mask="0x1000" values="PMC_CSR1__PID"/>
          <bitfield name="PID45" caption="Peripheral Clock 45 Status" mask="0x2000" values="PMC_CSR1__PID"/>
          <bitfield name="PID47" caption="Peripheral Clock 47 Status" mask="0x8000" values="PMC_CSR1__PID"/>
          <bitfield name="PID48" caption="Peripheral Clock 48 Status" mask="0x10000" values="PMC_CSR1__PID"/>
          <bitfield name="PID49" caption="Peripheral Clock 49 Status" mask="0x20000" values="PMC_CSR1__PID"/>
          <bitfield name="PID51" caption="Peripheral Clock 51 Status" mask="0x80000" values="PMC_CSR1__PID"/>
          <bitfield name="PID52" caption="Peripheral Clock 52 Status" mask="0x100000" values="PMC_CSR1__PID"/>
          <bitfield name="PID53" caption="Peripheral Clock 53 Status" mask="0x200000" values="PMC_CSR1__PID"/>
          <bitfield name="PID54" caption="Peripheral Clock 54 Status" mask="0x400000" values="PMC_CSR1__PID"/>
          <bitfield name="PID56" caption="Peripheral Clock 56 Status" mask="0x1000000" values="PMC_CSR1__PID"/>
          <bitfield name="PID58" caption="Peripheral Clock 58 Status" mask="0x4000000" values="PMC_CSR1__PID"/>
          <bitfield name="PID59" caption="Peripheral Clock 59 Status" mask="0x8000000" values="PMC_CSR1__PID"/>
        </register>
        <register name="PMC_GCSR0" offset="0xC0" rw="R" size="4" initval="0x00000000" caption="Generic Clock Status Register 0">
          <bitfield name="GPID5" caption="Generic Clock 5 Status" mask="0x20" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID6" caption="Generic Clock 6 Status" mask="0x40" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID7" caption="Generic Clock 7 Status" mask="0x80" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID8" caption="Generic Clock 8 Status" mask="0x100" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID9" caption="Generic Clock 9 Status" mask="0x200" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID10" caption="Generic Clock 10 Status" mask="0x400" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID11" caption="Generic Clock 11 Status" mask="0x800" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID12" caption="Generic Clock 12 Status" mask="0x1000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID13" caption="Generic Clock 13 Status" mask="0x2000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID14" caption="Generic Clock 14 Status" mask="0x4000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID15" caption="Generic Clock 15 Status" mask="0x8000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID16" caption="Generic Clock 16 Status" mask="0x10000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID17" caption="Generic Clock 17 Status" mask="0x20000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID19" caption="Generic Clock 19 Status" mask="0x80000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID24" caption="Generic Clock 24 Status" mask="0x1000000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID25" caption="Generic Clock 25 Status" mask="0x2000000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID26" caption="Generic Clock 26 Status" mask="0x4000000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID29" caption="Generic Clock 29 Status" mask="0x20000000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID30" caption="Generic Clock 30 Status" mask="0x40000000" values="PMC_GCSR0__GPID"/>
        </register>
        <register name="PMC_GCSR1" offset="0xC4" rw="R" size="4" initval="0x00000000" caption="Generic Clock Status Register 1">
          <bitfield name="GPID32" caption="Generic Clock 32 Status" mask="0x1" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID33" caption="Generic Clock 33 Status" mask="0x2" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID34" caption="Generic Clock 34 Status" mask="0x4" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID35" caption="Generic Clock 35 Status" mask="0x8" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID37" caption="Generic Clock 37 Status" mask="0x20" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID42" caption="Generic Clock 42 Status" mask="0x400" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID45" caption="Generic Clock 45 Status" mask="0x2000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID47" caption="Generic Clock 47 Status" mask="0x8000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID55" caption="Generic Clock 55 Status" mask="0x800000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID58" caption="Generic Clock 58 Status" mask="0x4000000" values="PMC_GCSR1__GPID"/>
        </register>
        <register name="PMC_PLL_IER" offset="0xE0" rw="W" size="4" atomic-op="set:PMC_PLL_IMR" caption="PLL Interrupt Enable Register">
          <bitfield name="LOCKA" caption="PLLA Lock Interrupt Enable" mask="0x1"/>
          <bitfield name="LOCKU" caption="UPLL Lock Interrupt Enable" mask="0x2"/>
          <bitfield name="LOCKAU" caption="AUDIO PLL Lock Interrupt Enable" mask="0x4"/>
          <bitfield name="LOCKLV" caption="LVDS PLL Lock Interrupt Enable" mask="0x8"/>
          <bitfield name="UNLOCKA" caption="PLLA Unlock Interrupt Enable" mask="0x10000"/>
          <bitfield name="UNLOCKU" caption="UPLL Unlock Interrupt Enable" mask="0x20000"/>
          <bitfield name="UNLOCKAU" caption="AUDIO PLL Unlock Interrupt Enable" mask="0x40000"/>
          <bitfield name="UNLOCKLV" caption="LVDS PLL Unlock Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="PMC_PLL_IDR" offset="0xE4" rw="W" size="4" atomic-op="clear:PMC_PLL_IMR" caption="PLL Interrupt Disable Register">
          <bitfield name="LOCKA" caption="PLLA Lock Interrupt Disable" mask="0x1"/>
          <bitfield name="LOCKU" caption="UPLL Lock Interrupt Disable" mask="0x2"/>
          <bitfield name="LOCKAU" caption="AUDIO PLL Lock Interrupt Disable" mask="0x4"/>
          <bitfield name="LOCKLV" caption="LVDS PLL Lock Interrupt Disable" mask="0x8"/>
          <bitfield name="UNLOCKA" caption="PLLA Unlock Interrupt Disable" mask="0x10000"/>
          <bitfield name="UNLOCKU" caption="UPLL Unlock Interrupt Disable" mask="0x20000"/>
          <bitfield name="UNLOCKAU" caption="AUDIO PLL Unlock Interrupt Disable" mask="0x40000"/>
          <bitfield name="UNLOCKLV" caption="LVDS PLL Unlock Interrupt Disable" mask="0x80000"/>
        </register>
        <register name="PMC_PLL_IMR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="PLL Interrupt Mask Register">
          <bitfield name="LOCKA" caption="PLLA Lock Interrupt Mask" mask="0x1"/>
          <bitfield name="LOCKU" caption="UPLL Lock Interrupt Mask" mask="0x2"/>
          <bitfield name="LOCKAU" caption="AUDIO PLL Lock Interrupt Mask" mask="0x4"/>
          <bitfield name="LOCKLV" caption="LVDS PLL Lock Interrupt Mask" mask="0x8"/>
          <bitfield name="UNLOCKA" caption="PLLA Unlock Interrupt Mask" mask="0x10000"/>
          <bitfield name="UNLOCKU" caption="UPLL Unlock Interrupt Mask" mask="0x20000"/>
          <bitfield name="UNLOCKAU" caption="AUDIO PLL Unlock Interrupt Mask" mask="0x40000"/>
          <bitfield name="UNLOCKLV" caption="LVDS PLL Unlock Interrupt Mask" mask="0x80000"/>
        </register>
        <register name="PMC_PLL_ISR0" offset="0xEC" rw="R" size="4" initval="0x00000000" caption="PLL Interrupt Status Register 0">
          <bitfield name="LOCKA" caption="PLLA Lock Interrupt Status" mask="0x1" values="PMC_PLL_ISR0__LOCKA"/>
          <bitfield name="LOCKU" caption="UPLL Lock Interrupt Status" mask="0x2" values="PMC_PLL_ISR0__LOCKU"/>
          <bitfield name="AUDIOLOCK" caption="Audio PLL Lock Interrupt Status" mask="0x4" values="PMC_PLL_ISR0__AUDIOLOCK"/>
          <bitfield name="LVDSLOCK" caption="LVDS PLL Lock Interrupt Status" mask="0x8" values="PMC_PLL_ISR0__LVDSLOCK"/>
          <bitfield name="UNLOCKA" caption="PLLA Unlock Interrupt Status" mask="0x10000" values="PMC_PLL_ISR0__UNLOCKA"/>
          <bitfield name="UNLOCKU" caption="UPLL Unlock Interrupt Status" mask="0x20000" values="PMC_PLL_ISR0__UNLOCKU"/>
          <bitfield name="AUDIOUNLOCK" caption="Audio PLL Unlock Interrupt Status" mask="0x40000" values="PMC_PLL_ISR0__AUDIOUNLOCK"/>
          <bitfield name="LVDSUNLOCK" caption="LVDS PLL Unlock Interrupt Status" mask="0x80000" values="PMC_PLL_ISR0__LVDSUNLOCK"/>
        </register>
        <register name="PMC_PLL_ISR1" offset="0xF0" rw="R" size="4" initval="0x00000000" caption="PLL Interrupt Status Register 1">
          <bitfield name="UDRAU" caption="AUDIO PLL Underflow" mask="0x4" values="PMC_PLL_ISR1__UDRAU"/>
          <bitfield name="OVRAU" caption="AUDIO PLL Overflow" mask="0x40000" values="PMC_PLL_ISR1__OVRAU"/>
        </register>
      </register-group>
      <value-group name="PMC_SCER__DDRCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the MPDDRC or SDRAMC clock." value="1"/>
      </value-group>
      <value-group name="PMC_SCER__UHP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the UHP48M and UHP12M OHCI clocks." value="1"/>
      </value-group>
      <value-group name="PMC_SCER__PCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding Programmable Clock output." value="1"/>
      </value-group>
      <value-group name="PMC_SCER__QSPICLK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the QSPI 2x clock." value="1"/>
      </value-group>
      <value-group name="PMC_SCDR__DDRCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the MPDDRC or SDRAMC clock." value="1"/>
      </value-group>
      <value-group name="PMC_SCDR__UHP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the UHP48M and UHP12M OHCI clocks." value="1"/>
      </value-group>
      <value-group name="PMC_SCDR__PCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding Programmable Clock output." value="1"/>
      </value-group>
      <value-group name="PMC_SCDR__QSPICLK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the QSPI 2x clock." value="1"/>
      </value-group>
      <value-group name="PMC_SCSR__DDRCK">
        <value name="0" caption="The MPDDRC or SDRAMC clock is disabled." value="0"/>
        <value name="1" caption="The MPDDRC or SDRAMC clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_SCSR__UHP">
        <value name="0" caption="The UHP48M and UHP12M OHCI clocks are disabled." value="0"/>
        <value name="1" caption="The UHP48M and UHP12M OHCI clocks are enabled." value="1"/>
      </value-group>
      <value-group name="PMC_SCSR__PCK">
        <value name="0" caption="The corresponding Programmable Clock output is disabled." value="0"/>
        <value name="1" caption="The corresponding Programmable Clock output is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_SCSR__QSPICLK">
        <value name="0" caption="The QSPI 2x clock is disabled." value="0"/>
        <value name="1" caption="The QSPI 2x clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_CTRL0__ENPLL">
        <value name="0" caption="The PLL is off." value="0"/>
        <value name="1" caption="The PLL is on." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_CTRL0__ENPLLCK">
        <value name="0" caption="The clock generated by the PLL is not send to the IP_Acronym." value="0"/>
        <value name="1" caption="The clock generated by the PLL is sent to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_CTRL0__ENIOPLLCK">
        <value name="0" caption="The clock generated by the PLL is not send to the IO." value="0"/>
        <value name="1" caption="The clock generated by the PLL is sent to the IO." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_CTRL0__ENLOCK">
        <value name="0" caption="The lock signal sent by the PLL is ignored. The PLL is considered as locked once the start-up time defined by PMC_PLL_UPDT.STUPTIM has elapsed." value="0"/>
        <value name="1" caption="The PLL is considered as locked once the start-up time defined by PMC_PLL_UPDT.STUPTIM has elapsed and the lock signal sent by the PLL has risen." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_SSR__ENSPREAD">
        <value name="0" caption="The spread spectrum is not applied to the PLL." value="0"/>
        <value name="1" caption="The spread spectrum is applied to the PLL." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ACR__UTMIVR">
        <value name="0" caption="The UPLL voltage regulator is switched off." value="0"/>
        <value name="1" caption="The UPLL voltage regulator is switched on." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ACR__UTMIBG">
        <value name="0" caption="The UPLL bandgap is switched off." value="0"/>
        <value name="1" caption="The UPLL bandgap is switched on." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_UPDT__UPDATE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The PLL configuration written in PMC_PLL_CTRL0 and PMC_PLL_CTRL1 are applied to the PLL defined by the last ID written in the PMC_PLL_CTRL0 register." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_UPDT__STUPTIM">
        <value name="0" caption="Only the lock of the PLL is considered to know the lock status of the PLL. If the lock of the PLL is not enabled, the lock never rises." value="0"/>
      </value-group>
      <value-group name="CKGR_MOR__MOSCXTEN">
        <value name="0" caption="The main crystal oscillator is disabled." value="0"/>
        <value name="1" caption="The main crystal oscillator is enabled or in bypass." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__ULP1">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Puts the device in ULP mode 1." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__MOSCRCEN">
        <value name="0" caption="The main RC oscillator is disabled." value="0"/>
        <value name="1" caption="The main RC oscillator is enabled." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0x37"/>
      </value-group>
      <value-group name="CKGR_MOR__MOSCSEL">
        <value name="0" caption="The main RC oscillator is selected." value="0"/>
        <value name="1" caption="The main crystal oscillator is selected." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__CFDEN">
        <value name="0" caption="The clock failure detector is disabled." value="0"/>
        <value name="1" caption="The clock failure detector is enabled." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__XT32KFME">
        <value name="0" caption="The 32.768 kHz crystal oscillator frequency monitoring is disabled." value="0"/>
        <value name="1" caption="The 32.768 kHz crystal oscillator frequency monitoring is enabled." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__AUTOMAINSW">
        <value name="0" caption="A main crystal oscillator failure detection has no effect on the main clock source selection." value="0"/>
        <value name="1" caption="If a main crystal oscillator failure is detected, the main clock source selection automatically switches to the main RC." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__AUTOCPUSW">
        <value name="0" caption="A main crystal oscillator failure detection has no effect on the processor clock source selection." value="0"/>
        <value name="1" caption="If a main crystal oscillator failure is detected, the processor clock source selection automatically switches to the main clock." value="1"/>
      </value-group>
      <value-group name="CKGR_MCFR__MAINFRDY">
        <value name="0" caption="MAINF value is not valid or the measured oscillator is disabled or a measure has just been started by means of RCMEAS." value="0"/>
        <value name="1" caption="The measured oscillator has been enabled previously and MAINF value is available." value="1"/>
      </value-group>
      <value-group name="CKGR_MCFR__RCMEAS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts measuring of the frequency of MAINCK. MAINF carries the new frequency as soon as a low-to-high transition occurs on the MAINFRDY flag." value="1"/>
      </value-group>
      <value-group name="CKGR_MCFR__CCSS">
        <value name="0" caption="The measured clock of the MAINF counter is the main RC oscillator." value="0"/>
        <value name="1" caption="The measured clock of the MAINF counter is the main crystal oscillator." value="1"/>
      </value-group>
      <value-group name="PMC_CPU_CKR__CSS">
        <value name="SLOW_CLK" caption="MD_SLCK is selected" value="0"/>
        <value name="MAIN_CLK" caption="MAINCK is selected" value="1"/>
        <value name="PLLACK" caption="PLLACK is selected" value="2"/>
        <value name="UPLLCK" caption="UPLL is selected" value="3"/>
      </value-group>
      <value-group name="PMC_CPU_CKR__PRES">
        <value name="CLK_1" caption="Selected clock" value="0"/>
        <value name="CLK_2" caption="Selected clock divided by 2" value="1"/>
        <value name="CLK_4" caption="Selected clock divided by 4" value="2"/>
        <value name="CLK_8" caption="Selected clock divided by 8" value="3"/>
        <value name="CLK_16" caption="Selected clock divided by 16" value="4"/>
        <value name="CLK_32" caption="Selected clock divided by 32" value="5"/>
        <value name="CLK_64" caption="Selected clock divided by 64" value="6"/>
        <value name="CLK_3" caption="Selected clock divided by 3" value="7"/>
      </value-group>
      <value-group name="PMC_CPU_CKR__MDIV">
        <value name="EQ_PCK" caption="MCK is FCLK divided by 1." value="0"/>
        <value name="PCK_DIV2" caption="MCK is FCLK divided by 2." value="1"/>
        <value name="PCK_DIV4" caption="MCK is FCLK divided by 4." value="2"/>
        <value name="PCK_DIV3" caption="MCK is FCLK divided by 3." value="3"/>
        <value name="PCK_DIV5" caption="MCK is FCLK divided by 5." value="4"/>
      </value-group>
      <value-group name="PMC_USB__USBS">
        <value name="PLLA" caption="USB Clock Input is PLLACK." value="0"/>
        <value name="UPLL" caption="USB Clock Input is UPLLCK." value="1"/>
        <value name="MAINXTAL" caption="USB Clock Input is MAINXTALCK." value="2"/>
      </value-group>
      <value-group name="PMC_PCK__CSS">
        <value name="MD_SLOW_CLK" caption="MD_SLCK is selected" value="0"/>
        <value name="TD_SLOW_CLOCK" caption="TD_SLCK is selected" value="1"/>
        <value name="MAINCK" caption="MAINCK is selected" value="2"/>
        <value name="MCK" caption="MCK is selected" value="3"/>
        <value name="PLLA" caption="PLLA is selected." value="4"/>
        <value name="UPLL" caption="UPLL is selected." value="5"/>
        <value name="AUDIOPLL" caption="Audio PLL is selected." value="6"/>
      </value-group>
      <value-group name="PMC_SR__MOSCXTS">
        <value name="0" caption="Main crystal oscillator is not stabilized." value="0"/>
        <value name="1" caption="Main crystal oscillator is stabilized." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MCKRDY">
        <value name="0" caption="Main System Bus Clock is not ready." value="0"/>
        <value name="1" caption="Main System Bus Clock is ready." value="1"/>
      </value-group>
      <value-group name="PMC_SR__PCKRDY">
        <value name="0" caption="Programmable Clock x is not ready." value="0"/>
        <value name="1" caption="Programmable Clock x is ready." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MOSCSELS">
        <value name="0" caption="Selection is in progress." value="0"/>
        <value name="1" caption="Selection is done." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MOSCRCS">
        <value name="0" caption="Main RC oscillator is not stabilized." value="0"/>
        <value name="1" caption="Main RC oscillator is stabilized." value="1"/>
      </value-group>
      <value-group name="PMC_SR__CFDEV">
        <value name="0" caption="No clock failure detection of the main crystal oscillator clock has occurred since the last read of PMC_SR." value="0"/>
        <value name="1" caption="At least one clock failure detection of the main crystal oscillator clock has occurred since the last read of PMC_SR." value="1"/>
      </value-group>
      <value-group name="PMC_SR__CFDS">
        <value name="0" caption="A clock failure of the main crystal oscillator clock is not detected." value="0"/>
        <value name="1" caption="A clock failure of the main crystal oscillator clock is detected." value="1"/>
      </value-group>
      <value-group name="PMC_SR__FOS">
        <value name="0" caption="The fault output of the clock failure detector is inactive." value="0"/>
        <value name="1" caption="The fault output of the clock failure detector is active. This status is cleared by writing a '1' to FOCLR in PMC_FOCR." value="1"/>
      </value-group>
      <value-group name="PMC_SR__XT32KERR">
        <value name="0" caption="The frequency of the 32.768 kHz crystal oscillator is correct (32.768 kHz +- 1%) or the monitoring is disabled." value="0"/>
        <value name="1" caption="The frequency of the 32.768 kHz crystal oscillator is incorrect or has been incorrect for an elapsed period of time since the monitoring has been enabled." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MCKMON">
        <value name="0" caption="Main System Bus Clock is correct or the CPU clock monitor is disabled." value="0"/>
        <value name="1" caption="Main System Bus is incorrect or has been incorrect for an elapsed period of time since the monitoring has been enabled." value="1"/>
      </value-group>
      <value-group name="PMC_SR__GCLKRDY">
        <value name="0" caption="A GCLK is not ready to use (clock switching in progress)." value="0"/>
        <value name="1" caption="All GCLKs are switched to their selected source clock and ready to use." value="1"/>
      </value-group>
      <value-group name="PMC_SR__PLL_INT">
        <value name="0" caption="No PLL interrupt has occurred." value="0"/>
        <value name="1" caption="A PLL interrupt has occurred. PLL interrupt is defined by the configuration of the PMC_IMR register." value="1"/>
      </value-group>
      <value-group name="PMC_FSMR__RTTAL">
        <value name="0" caption="The RTT alarm has no effect on the IP_Acronym." value="0"/>
        <value name="1" caption="The RTT alarm enables a fast restart signal to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_FSMR__RTCAL">
        <value name="0" caption="The RTC alarm has no effect on the IP_Acronym." value="0"/>
        <value name="1" caption="The RTC alarm enables a fast restart signal to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_FSMR__USBAL">
        <value name="0" caption="The USB alarm has no effect on the IP_Acronym." value="0"/>
        <value name="1" caption="The USB alarm enables a fast restart signal to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_FSMR__WLAN">
        <value name="0" caption="The Wakeup on LAN[x] alarm has no effect on the PMC." value="0"/>
        <value name="1" caption="The Wakeup on LAN[x] alarm enables a fast restart signal to the PMC." value="1"/>
      </value-group>
      <value-group name="PMC_WCR__EN">
        <value name="0" caption="The selected wakeup input has no effect on the IP_Acronym." value="0"/>
        <value name="1" caption="The selected wakeup input enables a fast restart signal to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_WCR__CMD">
        <value name="0" caption="Read mode." value="0"/>
        <value name="1" caption="Write mode." value="1"/>
      </value-group>
      <value-group name="PMC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x504D43 (&quot;PMC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x504D43 (&quot;PMC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PMC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x504D43 (&quot;PMC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x504D43 (&quot;PMC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PMC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x504D43"/>
      </value-group>
      <value-group name="PMC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the PMC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the PMC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="PMC_PCR__GCLKCSS">
        <value name="MD_SLOW_CLK" caption="MD_SLCK is selected" value="0"/>
        <value name="TD_SLOW_CLOCK" caption="TD_SLCK is selected" value="1"/>
        <value name="MAINCK" caption="MAINCK is selected" value="2"/>
        <value name="MCK" caption="MCK is selected" value="3"/>
        <value name="PLLA" caption="PLLA is selected." value="4"/>
        <value name="UPLL" caption="UPLL is selected." value="5"/>
        <value name="AUDIOPLL" caption="Audio PLL is selected." value="6"/>
        <value name="PLLADIV2CLK" caption="PLLADIV2CLK is selected." value="8"/>
      </value-group>
      <value-group name="PMC_PCR__EN">
        <value name="0" caption="Selected Peripheral clock is disabled." value="0"/>
        <value name="1" caption="Selected Peripheral clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_PCR__GCLKEN">
        <value name="0" caption="The selected generic clock is disabled." value="0"/>
        <value name="1" caption="The selected generic clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_PCR__CMD">
        <value name="0" caption="Read mode." value="0"/>
        <value name="1" caption="Write mode." value="1"/>
      </value-group>
      <value-group name="PMC_CSR0__PID">
        <value name="0" caption="The corresponding peripheral clock is disabled." value="0"/>
        <value name="1" caption="The corresponding peripheral clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_CSR1__PID">
        <value name="0" caption="The corresponding peripheral clock is disabled." value="0"/>
        <value name="1" caption="The corresponding peripheral clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_GCSR0__GPID">
        <value name="0" caption="The corresponding Generic clock is disabled." value="0"/>
        <value name="1" caption="The corresponding Generic clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_GCSR1__GPID">
        <value name="0" caption="The corresponding Generic clock is disabled." value="0"/>
        <value name="1" caption="The corresponding Generic clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__LOCKA">
        <value name="0" caption="PLLA is not locked." value="0"/>
        <value name="1" caption="PLLA is locked." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__LOCKU">
        <value name="0" caption="UPLL is not locked." value="0"/>
        <value name="1" caption="UPLL is locked." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__AUDIOLOCK">
        <value name="0" caption="Audio PLL is not locked." value="0"/>
        <value name="1" caption="Audio PLL is locked." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__LVDSLOCK">
        <value name="0" caption="LVDS PLL is not locked." value="0"/>
        <value name="1" caption="LVDS PLL is locked." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__UNLOCKA">
        <value name="0" caption="PLLA is not unlocked." value="0"/>
        <value name="1" caption="PLLA is unlocked. To know the unlock type, the PMC_PISR1 register can be read." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__UNLOCKU">
        <value name="0" caption="UPLL is not unlocked." value="0"/>
        <value name="1" caption="UPLL is unlocked. To know the unlock type, the PMC_PISR1 register can be read." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__AUDIOUNLOCK">
        <value name="0" caption="Audio PLL is not unlocked." value="0"/>
        <value name="1" caption="Audio PLL is unlocked. To know the unlock type, the PMC_PISR1 register can be read." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__LVDSUNLOCK">
        <value name="0" caption="LVDS PLL is not unlocked." value="0"/>
        <value name="1" caption="LVDS PLL is unlocked." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR1__UDRAU">
        <value name="0" caption="AUDIO PLL is not in underflow state." value="0"/>
        <value name="1" caption="AUDIO PLL encountered an underflow." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR1__OVRAU">
        <value name="0" caption="AUDIO PLL is not in overflow state." value="0"/>
        <value name="1" caption="AUDIO PLL encountered an overflow." value="1"/>
      </value-group>
    </module>
    <module name="PMECC" id="11038" version="105" caption="Programmable Multibit Error Correction Code Controller">
      <register-group name="PMECC_ECC" size="0x40">
        <register name="PMECC_ECC" offset="0x0" rw="R" size="4" count="11" initval="0x00000000" caption="PMECC ECC x Register ">
          <bitfield name="ECC" caption="BCH Redundancy" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="PMECC_REM" size="0x40">
        <register name="PMECC_REM" offset="0x0" rw="R" size="4" count="12" initval="0x00000000" caption="PMECC REM x Register ">
          <bitfield name="REM2NP1" caption="BCH Remainder 2 * N + 1" mask="0x3FFF"/>
          <bitfield name="REM2NP3" caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000"/>
        </register>
      </register-group>
      <register-group name="PMECC" caption="Programmable Multibit Error Correction Code Controller">
        <register name="PMECC_CFG" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="PMECC Configuration Register">
          <bitfield name="BCH_ERR" caption="Error Correct Capability" mask="0x7" values="PMECC_CFG__BCH_ERR"/>
          <bitfield name="SECTORSZ" caption="Sector Size" mask="0x10" values="PMECC_CFG__SECTORSZ"/>
          <bitfield name="PAGESIZE" caption="Number of Sectors in the Page" mask="0x300" values="PMECC_CFG__PAGESIZE"/>
          <bitfield name="NANDWR" caption="NAND Write Access" mask="0x1000" values="PMECC_CFG__NANDWR"/>
          <bitfield name="SPAREEN" caption="Spare Enable" mask="0x10000" values="PMECC_CFG__SPAREEN"/>
          <bitfield name="AUTO" caption="Automatic Mode Enable" mask="0x100000" values="PMECC_CFG__AUTO"/>
        </register>
        <register name="PMECC_SAREA" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="PMECC Spare Area Size Register">
          <bitfield name="SPARESIZE" caption="Spare Area Size" mask="0x1FF"/>
        </register>
        <register name="PMECC_SADDR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="PMECC Start Address Register">
          <bitfield name="STARTADDR" caption="ECC Area Start Address (byte oriented address)" mask="0x1FF"/>
        </register>
        <register name="PMECC_EADDR" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="PMECC End Address Register">
          <bitfield name="ENDADDR" caption="ECC Area End Address (byte oriented address)" mask="0x1FF"/>
        </register>
        <register name="PMECC_CLK" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="PMECC Clock Control Register">
          <bitfield name="CLKCTRL" caption="Clock Control Register" mask="0x7"/>
        </register>
        <register name="PMECC_CTRL" offset="0x14" rw="W" size="4" caption="PMECC Control Register">
          <bitfield name="RST" caption="Reset the PMECC Module" mask="0x1"/>
          <bitfield name="DATA" caption="Start a Data Phase" mask="0x2"/>
          <bitfield name="USER" caption="Start a User Mode Phase" mask="0x4"/>
          <bitfield name="ENABLE" caption="PMECC Module Enable" mask="0x10"/>
          <bitfield name="DISABLE" caption="PMECC Module Disable" mask="0x20"/>
        </register>
        <register name="PMECC_SR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="PMECC Status Register">
          <bitfield name="BUSY" caption="The Kernel of the PMECC is Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="PMECC Module Status" mask="0x10" values="PMECC_SR__ENABLE"/>
        </register>
        <register name="PMECC_IER" offset="0x1C" rw="W" size="4" atomic-op="set:PMECC_IMR" caption="PMECC Interrupt Enable register">
          <bitfield name="ERRIE" caption="Error Interrupt Enable" mask="0x1"/>
        </register>
        <register name="PMECC_IDR" offset="0x20" rw="W" size="4" atomic-op="clear:PMECC_IMR" caption="PMECC Interrupt Disable Register">
          <bitfield name="ERRID" caption="Error Interrupt Disable" mask="0x1"/>
        </register>
        <register name="PMECC_IMR" offset="0x24" rw="R" size="4" initval="0x00000000" caption="PMECC Interrupt Mask Register">
          <bitfield name="ERRIM" caption="Error Interrupt Mask" mask="0x1"/>
        </register>
        <register name="PMECC_ISR" offset="0x28" rw="R" size="4" initval="0x00000000" caption="PMECC Interrupt Status Register">
          <bitfield name="ERRIS" caption="Error Interrupt Status" mask="0xFF"/>
        </register>
        <register-group name="PMECC_ECC" name-in-module="PMECC_ECC" offset="0x40" size="0x40" count="8"/>
        <register-group name="PMECC_REM" name-in-module="PMECC_REM" offset="0x240" size="0x40" count="8"/>
      </register-group>
      <value-group name="PMECC_CFG__BCH_ERR">
        <value name="BCH_ERR2" caption="2 errors" value="0"/>
        <value name="BCH_ERR4" caption="4 errors" value="1"/>
        <value name="BCH_ERR8" caption="8 errors" value="2"/>
        <value name="BCH_ERR12" caption="12 errors" value="3"/>
        <value name="BCH_ERR24" caption="24 errors" value="4"/>
      </value-group>
      <value-group name="PMECC_CFG__SECTORSZ">
        <value name="0" caption="The ECC computation is based on a sector of 512 bytes." value="0"/>
        <value name="1" caption="The ECC computation is based on a sector of 1024 bytes." value="1"/>
      </value-group>
      <value-group name="PMECC_CFG__PAGESIZE">
        <value name="PAGESIZE_1SEC" caption="1 sector for main area (512 or 1024 bytes)" value="0"/>
        <value name="PAGESIZE_2SEC" caption="2 sectors for main area (1024 or 2048 bytes)" value="1"/>
        <value name="PAGESIZE_4SEC" caption="4 sectors for main area (2048 or 4096 bytes)" value="2"/>
        <value name="PAGESIZE_8SEC" caption="8 errors for main area (4096 or 8192 bytes)" value="3"/>
      </value-group>
      <value-group name="PMECC_CFG__NANDWR">
        <value name="1" caption="NAND write access" value="1"/>
      </value-group>
      <value-group name="PMECC_CFG__SPAREEN">
        <value name="0" caption="The spare area is skipped" value="0"/>
        <value name="0" caption="The spare area is skipped." value="0"/>
        <value name="1" caption="The spare area is protected with the last sector of data." value="1"/>
        <value name="1" caption="The spare area contains protected data or only redundancy information." value="1"/>
      </value-group>
      <value-group name="PMECC_CFG__AUTO">
        <value name="0" caption="Indicates that the spare area is not protected. In that case the ECC computation takes into account the ECC area located in the spare area. (within the start address and the end address)." value="0"/>
        <value name="1" caption="Indicates that the spare is error protected. In this case, the ECC computation takes into account the whole spare area minus the ECC area in the ECC computation operation." value="1"/>
      </value-group>
      <value-group name="PMECC_SR__ENABLE">
        <value name="0" caption="The PMECC module is disabled and can be configured." value="0"/>
        <value name="1" caption="The PMECC module is enabled and the configuration registers cannot be written." value="1"/>
      </value-group>
    </module>
    <module name="PMERRLOC" id="11039" version="102" caption="Programmable Multibit ECC Error Location">
      <register-group name="PMERRLOC" caption="Programmable Multibit ECC Error Location">
        <register name="PMERRLOC_ELCFG" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Configuration Register">
          <bitfield name="SECTORSZ" caption="Sector Size" mask="0x1" values="PMERRLOC_ELCFG__SECTORSZ"/>
          <bitfield name="ERRNUM" caption="Number of Errors" mask="0x1F0000"/>
        </register>
        <register name="PMERRLOC_ELPRIM" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Primitive Register">
          <bitfield name="PRIMITIV" caption="Primitive Polynomial" mask="0xFFFF"/>
        </register>
        <register name="PMERRLOC_ELEN" offset="0x8" rw="RW" size="4" atomic-op="set:PMERRLOC_ELSR" initval="0x00000000" caption="Enable Register">
          <bitfield name="ENINIT" caption="Initial Number of Bits in the Codeword" mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_ELDIS" offset="0xC" rw="RW" size="4" atomic-op="clear:PMERRLOC_ELSR" initval="0x00000000" caption="Disable Register">
          <bitfield name="DIS" caption="Disable Error Location Engine" mask="0x1"/>
        </register>
        <register name="PMERRLOC_ELSR" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="BUSY" caption="Error Location Engine Busy" mask="0x1"/>
        </register>
        <register name="PMERRLOC_ELIER" offset="0x14" rw="W" size="4" atomic-op="set:PMERRLOC_ELIMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="DONE" caption="Computation Terminated Interrupt Enable" mask="0x1"/>
        </register>
        <register name="PMERRLOC_ELIDR" offset="0x18" rw="W" size="4" atomic-op="clear:PMERRLOC_ELIMR" initval="0x00000000" caption="Interrupt Disable Register">
          <bitfield name="DONE" caption="Computation Terminated Interrupt Disable" mask="0x1"/>
        </register>
        <register name="PMERRLOC_ELIMR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DONE" caption="Computation Terminated Interrupt Mask" mask="0x1"/>
        </register>
        <register name="PMERRLOC_ELISR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DONE" caption="Computation Terminated Interrupt Status" mask="0x1"/>
          <bitfield name="ERR_CNT" caption="Error Counter Value" mask="0x1F00"/>
        </register>
        <register name="PMERRLOC_SIGMA0" offset="0x28" rw="R" size="4" initval="0x00000001" caption="SIGMA0 Register">
          <bitfield name="SIGMA0" caption="Coefficient of Degree 0 in the SIGMA Polynomial" mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA1" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="SIGMA1 Register">
          <bitfield name="SIGMA1" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA2" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="SIGMA2 Register">
          <bitfield name="SIGMA2" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA3" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="SIGMA3 Register">
          <bitfield name="SIGMA3" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA4" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="SIGMA4 Register">
          <bitfield name="SIGMA4" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA5" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="SIGMA5 Register">
          <bitfield name="SIGMA5" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA6" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="SIGMA6 Register">
          <bitfield name="SIGMA6" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA7" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="SIGMA7 Register">
          <bitfield name="SIGMA7" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA8" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="SIGMA8 Register">
          <bitfield name="SIGMA8" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA9" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="SIGMA9 Register">
          <bitfield name="SIGMA9" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA10" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="SIGMA10 Register">
          <bitfield name="SIGMA10" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA11" offset="0x54" rw="RW" size="4" initval="0x00000000" caption="SIGMA11 Register">
          <bitfield name="SIGMA11" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA12" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="SIGMA12 Register">
          <bitfield name="SIGMA12" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA13" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="SIGMA13 Register">
          <bitfield name="SIGMA13" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA14" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="SIGMA14 Register">
          <bitfield name="SIGMA14" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA15" offset="0x64" rw="RW" size="4" initval="0x00000000" caption="SIGMA15 Register">
          <bitfield name="SIGMA15" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA16" offset="0x68" rw="RW" size="4" initval="0x00000000" caption="SIGMA16 Register">
          <bitfield name="SIGMA16" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA17" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="SIGMA17 Register">
          <bitfield name="SIGMA17" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA18" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="SIGMA18 Register">
          <bitfield name="SIGMA18" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA19" offset="0x74" rw="RW" size="4" initval="0x00000000" caption="SIGMA19 Register">
          <bitfield name="SIGMA19" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA20" offset="0x78" rw="RW" size="4" initval="0x00000000" caption="SIGMA20 Register">
          <bitfield name="SIGMA20" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA21" offset="0x7C" rw="RW" size="4" initval="0x00000000" caption="SIGMA21 Register">
          <bitfield name="SIGMA21" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA22" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="SIGMA22 Register">
          <bitfield name="SIGMA22" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA23" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="SIGMA23 Register">
          <bitfield name="SIGMA23" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_SIGMA24" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="SIGMA24 Register">
          <bitfield name="SIGMA24" caption="Coefficient of Degree x in the SIGMA Polynomial." mask="0x3FFF"/>
        </register>
        <register name="PMERRLOC_EL" offset="0x8C" rw="R" size="4" count="24" initval="0x00000000" caption="Error Location x Register">
          <bitfield name="ERRLOCN" caption="Error Position within the Set {sector area, spare area}." mask="0x3FFF"/>
        </register>
      </register-group>
      <value-group name="PMERRLOC_ELCFG__SECTORSZ">
        <value name="0" caption="The ECC computation is based on a 512-byte sector." value="0"/>
        <value name="1" caption="The ECC computation is based on a 1024-byte sector." value="1"/>
      </value-group>
    </module>
    <module name="PUF" id="05335" version="3.5.1-3" caption="Physically Unclonable Function">
      <register-group name="PUF" caption="Physically Unclonable Function">
        <register name="PUF_CR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="ZEROIZE" caption="Zeroize Operation" mask="0x1"/>
          <bitfield name="ENROLL" caption="Enroll Operation" mask="0x2"/>
          <bitfield name="START" caption="Start Operation" mask="0x4"/>
          <bitfield name="RECO" caption="Reconstruct Operation" mask="0x8"/>
          <bitfield name="STOP" caption="Stop Operation" mask="0x20"/>
          <bitfield name="GETKEY" caption="Get Key Operation" mask="0x40"/>
          <bitfield name="UNWRAP" caption="Unwrap Operation" mask="0x80"/>
          <bitfield name="WGENRAND" caption="Wrap Generated Random Operation" mask="0x100"/>
          <bitfield name="WRAP" caption="Wrap Operation" mask="0x200"/>
          <bitfield name="GENRAND" caption="Generate Random Operation" mask="0x8000"/>
          <bitfield name="RESEED" caption="Reseed Operation" mask="0x10000"/>
          <bitfield name="TESTMEM" caption="Test Memory Operation" mask="0x40000000"/>
          <bitfield name="TESTPUF" caption="Test PUF Operation" mask="0x80000000"/>
        </register>
        <register name="PUF_ORR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Operation Result Register">
          <bitfield name="RCODE" caption="Last Operation Result Code" mask="0xFF" values="PUF_ORR__RCODE"/>
          <bitfield name="RESEEDW" caption="Reseed Warning" mask="0x4000" values="PUF_ORR__RESEEDW"/>
          <bitfield name="RESEEDR" caption="Reseed Required" mask="0x8000" values="PUF_ORR__RESEEDR"/>
          <bitfield name="LOPNUM" caption="Last Operation Number" mask="0xFF000000" values="PUF_ORR__LOPNUM"/>
        </register>
        <register name="PUF_SR" offset="0x8" rw="RW" size="4" initval="0x00000001" caption="Status Register">
          <bitfield name="BUSY" caption="Operation in Progress" mask="0x1" values="PUF_SR__BUSY"/>
          <bitfield name="OK" caption="Last Operation Successfully Achieved" mask="0x2" values="PUF_SR__OK"/>
          <bitfield name="ERROR" caption="Last Operation Failed" mask="0x4" values="PUF_SR__ERROR"/>
          <bitfield name="ZEROIZED" caption="PUF Zeroization in Progress" mask="0x8" values="PUF_SR__ZEROIZED"/>
          <bitfield name="REJECTED" caption="Last Command Rejection Status (cleared by writing a 1)" mask="0x10" values="PUF_SR__REJECTED"/>
          <bitfield name="DIREQ" caption="Data In Request Status" mask="0x20" values="PUF_SR__DIREQ"/>
          <bitfield name="DOREQ" caption="Data Out Request Status" mask="0x40" values="PUF_SR__DOREQ"/>
          <bitfield name="RESEEDW" caption="Reseed Warning" mask="0x20000000" values="PUF_SR__RESEEDW"/>
          <bitfield name="RESEEDR" caption="Reseed Required" mask="0x40000000" values="PUF_SR__RESEEDR"/>
        </register>
        <register name="PUF_AR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Allow Register">
          <bitfield name="ENROLL" caption="Enroll Operation" mask="0x2"/>
          <bitfield name="START" caption="Start Operation" mask="0x4"/>
          <bitfield name="RECO" caption="Reconstruct Operation" mask="0x8"/>
          <bitfield name="STOP" caption="Stop Operation" mask="0x20"/>
          <bitfield name="GETKEY" caption="Get Key Operation" mask="0x40"/>
          <bitfield name="UNWRAP" caption="Unwrap Operation" mask="0x80"/>
          <bitfield name="WGENRAND" caption="Wrap Generated Random Operation" mask="0x100"/>
          <bitfield name="WRAP" caption="Wrap Operation" mask="0x200"/>
          <bitfield name="GENRAND" caption="Generate Random Operation" mask="0x8000"/>
          <bitfield name="RESEED" caption="Reseed Operation" mask="0x10000"/>
          <bitfield name="TESTMEM" caption="Test Memory Operation" mask="0x40000000"/>
          <bitfield name="TESTPUF" caption="Test PUF Operation" mask="0x80000000"/>
        </register>
        <register name="PUF_IER" offset="0x10" rw="RW" size="4" atomic-op="set:PUF_IMR" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="INTEN" caption="Interruption Enable" mask="0x1" values="PUF_IER__INTEN"/>
        </register>
        <register name="PUF_IMR" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="BUSY" caption="Operation Start Event" mask="0x1"/>
          <bitfield name="OK" caption="Last Operation Successful Achievement Event" mask="0x2"/>
          <bitfield name="ERROR" caption="Last Operation Fail Event" mask="0x4"/>
          <bitfield name="ZEROIZED" caption="Zeroized Operation Completed Event" mask="0x8"/>
          <bitfield name="REJECTED" caption="Last Activation Code Rejection Event" mask="0x10"/>
          <bitfield name="DIREQ" caption="Data In Request Event" mask="0x20"/>
          <bitfield name="DOREQ" caption="Data Out Request Event" mask="0x40"/>
          <bitfield name="RESEEDW" caption="Reseed Warning Event" mask="0x20000000"/>
          <bitfield name="RESEEDR" caption="Reseed Action Required Event" mask="0x40000000"/>
        </register>
        <register name="PUF_ISR" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="BUSY" caption="Operation in Progress (cleared by writing a 1)" mask="0x1"/>
          <bitfield name="OK" caption="Last Operation Achievement (cleared by writing a 1)" mask="0x2"/>
          <bitfield name="ERROR" caption="Last Operation Fail (cleared by writing a 1)" mask="0x4"/>
          <bitfield name="ZEROIZED" caption="Zeroized Operation Completed (cleared by writing a 1)" mask="0x8"/>
          <bitfield name="REJECTED" caption="Last Activation Code Rejection (cleared by writing a 1)" mask="0x10"/>
          <bitfield name="DIREQ" caption="Data In Request (cleared by writing a 1)" mask="0x20"/>
          <bitfield name="DOREQ" caption="Data Out Request (cleared by writing a 1)" mask="0x40"/>
          <bitfield name="RESEEDW" caption="Reseed Warning (cleared by writing a 1)" mask="0x20000000"/>
          <bitfield name="RESEEDR" caption="Reseed Action Required (cleared by writing a 1)" mask="0x40000000"/>
        </register>
        <register name="PUF_DATA_DEST" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Data Destination Register">
          <bitfield name="DO" caption="Data Output on PUF_DOR" mask="0x1" values="PUF_DATA_DEST__DO"/>
          <bitfield name="SO" caption="Data Output on Private Key Bus" mask="0x2" values="PUF_DATA_DEST__SO"/>
        </register>
        <register name="PUF_DATA_SRC" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Data Source Register">
          <bitfield name="DI" caption="Data Input Loaded from PUF_DIR" mask="0x1" values="PUF_DATA_SRC__DI"/>
        </register>
        <register name="PUF_KEY_INDEX" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Key Index Register">
          <bitfield name="KI" caption="Key Index" mask="0xF"/>
        </register>
        <register name="PUF_DIR" offset="0xA0" rw="W" size="4" caption="Data Input Register">
          <bitfield name="DI" caption="Data Input Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="PUF_DOR" offset="0xA8" rw="R" size="4" initval="0x00000000" caption="Data Output Register">
          <bitfield name="DO" caption="Data Output Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="PUF_MISC" offset="0xC0" rw="RW" size="4" initval="0x00000001" caption="Miscellaneous Register">
          <bitfield name="DEND" caption="Data Endianness" mask="0x1" values="PUF_MISC__DEND"/>
        </register>
        <register name="PUF_IF_SR" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="Interface Status Register">
          <bitfield name="BUSERR" caption="Bus Access Error (cleared by writing a 1)" mask="0x1" values="PUF_IF_SR__BUSERR"/>
        </register>
        <register name="PUF_TEST" offset="0xD8" rw="RW" size="4" initval="0x00000000" caption="Test Register">
          <bitfield name="BISTEN" caption="Built-In Self-Test Enable" mask="0x1" values="PUF_TEST__BISTEN"/>
          <bitfield name="BISTRUN" caption="Built-In Self-Test Run Status" mask="0x10" values="PUF_TEST__BISTRUN"/>
          <bitfield name="BISTACTIVE" caption="Built-In Self-Test Activity Status" mask="0x20" values="PUF_TEST__BISTACTIVE"/>
          <bitfield name="BISTOK" caption="Built-In Self-Test Run Passed" mask="0x40" values="PUF_TEST__BISTOK"/>
          <bitfield name="BISTERR" caption="Built-In Self-Test Error" mask="0x80" values="PUF_TEST__BISTERR"/>
          <bitfield name="BISTALLOW" caption="Built-In Self-Test Allowed" mask="0x80000000" values="PUF_TEST__BISTALLOW"/>
        </register>
        <register name="PUF_PSR" offset="0xDC" rw="R" size="4" initval="0x0000000F" caption="Score Register">
          <bitfield name="SCORE" caption="Last Test Score" mask="0xF"/>
        </register>
        <register name="PUF_HW_RUC" offset="0xE0" rw="R" size="4" count="2" initval="0" caption="Hardware Restrict User Context x Register">
          <bitfield name="RUC0" caption="Restrict User Context Bit 0" mask="0x1" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC1" caption="Restrict User Context Bit 1" mask="0x2" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC2" caption="Restrict User Context Bit 2" mask="0x4" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC3" caption="Restrict User Context Bit 3" mask="0x8" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC4" caption="Restrict User Context Bit 4" mask="0x10" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC5" caption="Restrict User Context Bit 5" mask="0x20" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC6" caption="Restrict User Context Bit 6" mask="0x40" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC7" caption="Restrict User Context Bit 7" mask="0x80" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC8" caption="Restrict User Context Bit 8" mask="0x100" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC9" caption="Restrict User Context Bit 9" mask="0x200" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC10" caption="Restrict User Context Bit 10" mask="0x400" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC11" caption="Restrict User Context Bit 11" mask="0x800" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC12" caption="Restrict User Context Bit 12" mask="0x1000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC13" caption="Restrict User Context Bit 13" mask="0x2000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC14" caption="Restrict User Context Bit 14" mask="0x4000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC15" caption="Restrict User Context Bit 15" mask="0x8000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC16" caption="Restrict User Context Bit 16" mask="0x10000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC17" caption="Restrict User Context Bit 17" mask="0x20000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC18" caption="Restrict User Context Bit 18" mask="0x40000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC19" caption="Restrict User Context Bit 19" mask="0x80000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC20" caption="Restrict User Context Bit 20" mask="0x100000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC21" caption="Restrict User Context Bit 21" mask="0x200000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC22" caption="Restrict User Context Bit 22" mask="0x400000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC23" caption="Restrict User Context Bit 23" mask="0x800000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC24" caption="Restrict User Context Bit 24" mask="0x1000000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC25" caption="Restrict User Context Bit 25" mask="0x2000000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC26" caption="Restrict User Context Bit 26" mask="0x4000000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC27" caption="Restrict User Context Bit 27" mask="0x8000000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC28" caption="Restrict User Context Bit 28" mask="0x10000000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC29" caption="Restrict User Context Bit 29" mask="0x20000000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC30" caption="Restrict User Context Bit 30" mask="0x40000000" values="PUF_HW_RUC__RUC"/>
          <bitfield name="RUC31" caption="Restrict User Context Bit 31" mask="0x80000000" values="PUF_HW_RUC__RUC"/>
        </register>
        <register name="PUF_HW_SETTINGS" offset="0xF0" rw="R" size="4" caption="Hardware Settings Register">
          <bitfield name="ENROLL" caption="Enroll Operation" mask="0x2"/>
          <bitfield name="START" caption="Start Operation" mask="0x4"/>
          <bitfield name="RECO" caption="Reconstruct Operation" mask="0x8"/>
          <bitfield name="STOP" caption="Stop Operation" mask="0x20"/>
          <bitfield name="GETKEY" caption="Get Key Operation" mask="0x40"/>
          <bitfield name="UNWRAP" caption="Unwrap Operation" mask="0x80"/>
          <bitfield name="WGENRAND" caption="Wrap Generated Random Operation" mask="0x100"/>
          <bitfield name="WRAP" caption="Wrap Operation" mask="0x200"/>
          <bitfield name="GENRAND" caption="Generate Random Operation" mask="0x8000"/>
          <bitfield name="RESEED" caption="Reseed Operation" mask="0x10000"/>
          <bitfield name="LABTEST" caption="Initialization to Lab Test Mode" mask="0x1000000"/>
          <bitfield name="LABTESTSEL" caption="Selection of Lab Test Mode, when LABTEST=0" mask="0x2000000"/>
          <bitfield name="EXTSVIADIR" caption="External Entropy Required via PUF_DIR During Reseed Operation" mask="0x8000000"/>
          <bitfield name="MEMTEST" caption="Memory Tests Included in Initialization" mask="0x20000000"/>
          <bitfield name="TESTMEM" caption="Test Memory Operation" mask="0x40000000"/>
          <bitfield name="TESTPUF" caption="Test PUF Operation" mask="0x80000000"/>
        </register>
        <register name="PUF_ASIER" offset="0x1D0" rw="RW" size="4" initval="0x00000000" caption="Access Security Interrupt Enable Register">
          <bitfield name="SECE" caption="Security Error Interrupt Enable" mask="0x1" values="PUF_ASIER__SECE"/>
        </register>
        <register name="PUF_ASISR" offset="0x1D4" rw="R" size="4" initval="0x00000000" caption="Access Security Interrupt Status Register">
          <bitfield name="SECE" caption="Access Security Error Interrupt Enable" mask="0x1" values="PUF_ASISR__SECE"/>
        </register>
        <register name="PUF_WPMR" offset="0x1E4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Configuration Enable" mask="0x1" values="PUF_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Enable for Interrupt" mask="0x2" values="PUF_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="" mask="0x4"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="PUF_WPMR__FIRSTE"/>
          <bitfield name="LCKWPEN" caption="Write Protection Lock Enable for Configuration Register" mask="0x20" values="PUF_WPMR__LCKWPEN"/>
          <bitfield name="LCKWPITEN" caption="Write Protection Lock Enable for Interrupt Register" mask="0x40" values="PUF_WPMR__LCKWPITEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PUF_WPMR__WPKEY"/>
        </register>
        <register name="PUF_WPSR" offset="0x1E8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="PUF_WPSR__WPVS"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="PUF_WPSR__SWE"/>
          <bitfield name="WPSRC" caption="Write Protection Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0x3000000" values="PUF_WPSR__SWETYP"/>
        </register>
      </register-group>
      <value-group name="PUF_ORR__RCODE">
        <value name="IID_PUF_OK" caption="The last operation was successful or an operation is in progress." value="0x00"/>
        <value name="IID_PUF_ERR_PRODUCT" caption="The provided activation code is not correct." value="0xF0"/>
        <value name="IID_PUF_ERR_PRODUCT_PH2" caption="The activation code in the second phase is not correct." value="0xF1"/>
        <value name="IID_PUF_ERR_TRANSFER" caption="The provided activation code is corrupted." value="0xF2"/>
        <value name="IID_PUF_ERR_TRANSFER_PH2" caption="The activation code in the second phase is corrupted." value="0xF3"/>
        <value name="IID_PUF_ERR_AUTH" caption="Authentication of the provided activation code failed." value="0xF4"/>
        <value name="IID_PUF_ERR_AUTH_PH2" caption="Authentication of the provided activation code failed in the second phase." value="0xF5"/>
        <value name="IID_PUF_ERR_PUF_QUALITY" caption="Dedicated Embedded Static RAM PUF quality verification fails." value="0xF6"/>
        <value name="IID_PUF_ERR_CONTEXT" caption="An incorrect or unsupported context is provided." value="0xF7"/>
        <value name="IID_PUF_ERR_DESTINATION" caption="A data destination that was set is not allowed according to other settings and the current PUF state." value="0xF8"/>
        <value name="IID_PUF_FAILURE_DRBG2_ENTROPY" caption="DRBG2 Reseed or Instantiation failed (DRBG1 cannot provide entropy)." value="0xFB"/>
        <value name="IID_PUF_FAILURE_DRBG1_ENTROPY" caption="The entropy test for DRBG1 failed." value="0xFC"/>
        <value name="IID_PUF_FAILURE_DRBG_HEALTH" caption="One or more of the DRBG health tests failed." value="0xFD"/>
        <value name="IID_PUF_FAILURE_SETTINGS" caption="Initialization cannot finish due to illegal values in PUF_HW_SETTINGS." value="0xFE"/>
        <value name="IID_PUF_FAILURE_SRAM" caption="PUF SRAM access has failed." value="0xFF"/>
      </value-group>
      <value-group name="PUF_ORR__RESEEDW">
        <value name="NO_ACTION" caption="No action required." value="0"/>
        <value name="RECOMMENDED_ACTION" caption="The DRBG reseed counter is close to its limit, it is recommended to reseed at the first suitable moment. This bit is the same as in PUF_SR." value="1"/>
      </value-group>
      <value-group name="PUF_ORR__RESEEDR">
        <value name="NO_ACTION" caption="No action required." value="0"/>
        <value name="REQUIRED_ACTION" caption="The maximum number of DRBG2 requests has been done. A reseed must be performed before other operations can be done. This bit is the same as in PUF_SR." value="1"/>
      </value-group>
      <value-group name="PUF_ORR__LOPNUM">
        <value name="IID_PUF_LO_PROGRESS" caption="An operation is in progress." value="0x00"/>
        <value name="IID_PUF_LO_ENROLL" caption="The last operation was ENROLL." value="0x01"/>
        <value name="IID_PUF_LO_START" caption="The last operation was START." value="0x02"/>
        <value name="IID_PUF_LO_RECONSTRUCT" caption="The last operation was RECONSTRUCT." value="0x03"/>
        <value name="IID_PUF_LO_STOP" caption="The last operation was STOP." value="0x05"/>
        <value name="IID_PUF_LO_GET_KEY" caption="The last operation was GET KEY." value="0x06"/>
        <value name="IID_PUF_LO_UNWRAP" caption="The last operation was UNWRAP." value="0x07"/>
        <value name="IID_PUF_LO_WRAP_GEN_RND" caption="The last operation was WRAP GENERATED RANDOM." value="0x08"/>
        <value name="IID_PUF_LO_WRAP" caption="The last operation was WRAP." value="0x09"/>
        <value name="IID_PUF_LO_GEN_RND" caption="The last operation was GENERATED RANDOM." value="0x0F"/>
        <value name="IID_PUF_LO_RESEED" caption="The last operation was RESEED." value="0x10"/>
        <value name="IID_PUF_LO_TEST_MEMORY" caption="The last operation was TESTMEMORY." value="0x1E"/>
        <value name="IID_PUF_LO_TEST_PUF" caption="The last operation was TESTPUF." value="0x1F"/>
        <value name="IID_PUF_LO_INITIALIZATION" caption="The last operation was INITIALIZATION." value="0x20"/>
        <value name="IID_PUF_LO_ZEROIZE" caption="The last operation was ZEROIZE." value="0x2F"/>
      </value-group>
      <value-group name="PUF_SR__BUSY">
        <value name="0" caption="No operation is in progress. A new operation can be initiated." value="0"/>
        <value name="1" caption="An operation is in progress. No new operation must be launched." value="1"/>
      </value-group>
      <value-group name="PUF_SR__OK">
        <value name="0" caption="ERROR bit must be checked." value="0"/>
        <value name="1" caption="The last operation completed successfully." value="1"/>
      </value-group>
      <value-group name="PUF_SR__ERROR">
        <value name="0" caption="The last operation completed successfully." value="0"/>
        <value name="1" caption="The last operation failed." value="1"/>
      </value-group>
      <value-group name="PUF_SR__ZEROIZED">
        <value name="0" caption="No zeroization is in progress." value="0"/>
        <value name="1" caption="A zeroization action is in progress or the PUF is in Locked state." value="1"/>
      </value-group>
      <value-group name="PUF_SR__REJECTED">
        <value name="0" caption="No rejection event occurred since the last clearing access." value="0"/>
        <value name="1" caption="A rejection event occurred when the last command has been launched. Cleared by writing a 1." value="1"/>
      </value-group>
      <value-group name="PUF_SR__DIREQ">
        <value name="0" caption="No data-in transfer is in progress." value="0"/>
        <value name="1" caption="A data-in transfer is in progress following a request via PUF_DIR." value="1"/>
      </value-group>
      <value-group name="PUF_SR__DOREQ">
        <value name="0" caption="No data-out transfer is in progress." value="0"/>
        <value name="1" caption="A data-out transfer is in progress following a request via PUF_DOR." value="1"/>
      </value-group>
      <value-group name="PUF_SR__RESEEDW">
        <value name="NO_ACTION" caption="No action required." value="0"/>
        <value name="RECOMMENDED_ACTION" caption="The reseed counter of the DRBG is close to its limit, it is recommended to reseed at the first suitable moment. This bit is the same as in PUF_ORR." value="1"/>
      </value-group>
      <value-group name="PUF_SR__RESEEDR">
        <value name="NO_ACTION" caption="No action required." value="0"/>
        <value name="REQUIRED_ACTION" caption="The maximum number of DRBG2 requests has been done. A reseed must be performed before other operations can be done. This bit is the same as in PUF_ORR." value="1"/>
      </value-group>
      <value-group name="PUF_IER__INTEN">
        <value name="0" caption="Disables the interruption." value="0"/>
        <value name="1" caption="Enables the PUF to trigger an interruption from the sources selected in PUF_IMR." value="1"/>
      </value-group>
      <value-group name="PUF_DATA_DEST__DO">
        <value name="DISABLED" caption="PUF_DOR cannot be used to read data from PUF operations." value="0x0"/>
        <value name="DO_VIA_DOR" caption="PUF_DOR is enabled to read data from PUF operations." value="0x1"/>
      </value-group>
      <value-group name="PUF_DATA_DEST__SO">
        <value name="DISABLED" caption="Private Key Bus cannot transfer PUF data." value="0x0"/>
        <value name="VIA_KEYBUS" caption="Private Key Bus is enabled to transfer PUF data." value="0x1"/>
      </value-group>
      <value-group name="PUF_DATA_SRC__DI">
        <value name="DISABLED" caption="PUF_DIR cannot be used to transfer data to PUF." value="0x0"/>
        <value name="DI_VIA_DIR" caption="PUF_DIR is enabled to load data to PUF." value="0x1"/>
      </value-group>
      <value-group name="PUF_MISC__DEND">
        <value name="LITTLE" caption="Little-endian mode." value="0x0"/>
        <value name="BIG" caption="Big-endian mode. This is the default value." value="0x1"/>
      </value-group>
      <value-group name="PUF_IF_SR__BUSERR">
        <value name="NONE" caption="No incorrect access performed since the last write access (BUSERR=1)." value="0x0"/>
        <value name="ERROR" caption="An incorrect access has been performed. Cleared by writing a 1." value="0x1"/>
      </value-group>
      <value-group name="PUF_TEST__BISTEN">
        <value name="0" caption="Disables the BIST, must be performed once BIST completion event occurred (BISTOK=1)." value="0"/>
        <value name="1" caption="Starts the BIST." value="1"/>
      </value-group>
      <value-group name="PUF_TEST__BISTRUN">
        <value name="0" caption="BIST is not active or has not started yet." value="0"/>
        <value name="1" caption="BIST is enabled." value="1"/>
      </value-group>
      <value-group name="PUF_TEST__BISTACTIVE">
        <value name="0" caption="BIST has completed if BISTRUN=1." value="0"/>
        <value name="1" caption="If BISTRUN=1, BIST is in progress." value="1"/>
      </value-group>
      <value-group name="PUF_TEST__BISTOK">
        <value name="0" caption="No action" value="0"/>
        <value name="1" caption="If BISTRUN=1 and BISTACTIVE=0, BIST has passed successfully." value="1"/>
      </value-group>
      <value-group name="PUF_TEST__BISTERR">
        <value name="0" caption="No action" value="0"/>
        <value name="1" caption="If BISTRUN=1 and BISTACTIVE=0, BIST has failed." value="1"/>
      </value-group>
      <value-group name="PUF_TEST__BISTALLOW">
        <value name="0" caption="BIST Start (BISTEN) command is disabled and has no effect." value="0"/>
        <value name="1" caption="BIST Start command (BISTEN) is allowed." value="1"/>
      </value-group>
      <value-group name="PUF_HW_RUC__RUC">
        <value name="0" caption="This bit can be used in the user context 0 field." value="0"/>
        <value name="1" caption="This bit cannot be used in the user context 0 field." value="1"/>
      </value-group>
      <value-group name="PUF_ASIER__SECE">
        <value name="0" caption="Disables triggering of the interrupt line on incorrect/abnormal access to the PUF user interface." value="0"/>
        <value name="1" caption="Enables triggering of the interrupt line on incorrect/abnormal access to the PUF user interface." value="1"/>
      </value-group>
      <value-group name="PUF_ASISR__SECE">
        <value name="0" caption="Disables triggering of the interrupt line on incorrect/abnormal access to user interface." value="0"/>
        <value name="1" caption="Enables triggering of the interrupt line on incorrect/abnormal access to user interface." value="1"/>
      </value-group>
      <value-group name="PUF_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x505546 (&quot;PUF&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x505546 (&quot;PUF&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PUF_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x505546 (&quot;PUF&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x505546 (&quot;PUF&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PUF_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in PUF_WPSR.WPSRC and the last software control error type is reported in PUF_WPSR.SWETYP. The PUF_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in PUF_WPSR.WPSRC and only the first software control error type is reported in PUF_WPSR.SWETYP. The PUF_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="PUF_WPMR__LCKWPEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Locks the write access to the WPEN bit until the next system reset. WPEN must be set in the same access to perform the action." value="1"/>
      </value-group>
      <value-group name="PUF_WPMR__LCKWPITEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Locks the write access to the WPITEN bit until the next system reset. WPITEN must be set in the same access to perform the action." value="1"/>
      </value-group>
      <value-group name="PUF_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0x505546"/>
      </value-group>
      <value-group name="PUF_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of PUF_WPSR." value="0"/>
        <value name="1" caption="Violation of a write protection (PUF_WPMR.WPEN=1 or WPITEN=1) has occurred since the last read of PUF_WPSR." value="1"/>
      </value-group>
      <value-group name="PUF_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of PUF_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of PUF_WPSR. The field SWETYP details the type of error. The associated incorrect software access is reported in the field WPSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="PUF_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a read-only register." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address." value="2"/>
        <value name="BAD_DXR" caption="Unexpected access to PUF_DIR/PUF_DOR." value="3"/>
      </value-group>
    </module>
    <module name="PWM" id="6044" version="130" caption="Pulse Width Modulation Controller">
      <register-group name="PWM_CH_NUM" size="0x20">
        <register name="PWM_CMR" offset="0x0" rw="RW" size="4" initval="0x0" caption="PWM Channel Mode Register ">
          <bitfield name="CPRE" caption="Channel Prescaler" mask="0xF" values="PWM_CMR__CPRE"/>
          <bitfield name="CALG" caption="Channel Alignment" mask="0x100" values="PWM_CMR__CALG"/>
          <bitfield name="CPOL" caption="Channel Polarity" mask="0x200" values="PWM_CMR__CPOL"/>
          <bitfield name="CPD" caption="Channel Update Period" mask="0x400" values="PWM_CMR__CPD"/>
        </register>
        <register name="PWM_CDTY" offset="0x4" rw="RW" size="4" initval="0x0" caption="PWM Channel Duty Cycle Register ">
          <bitfield name="CDTY" caption="Channel Duty Cycle" mask="0xFFFFFFFF"/>
        </register>
        <register name="PWM_CPRD" offset="0x8" rw="RW" size="4" initval="0x0" caption="PWM Channel Period Register ">
          <bitfield name="CPRD" caption="Channel Period" mask="0xFFFFFFFF"/>
        </register>
        <register name="PWM_CCNT" offset="0xC" rw="R" size="4" initval="0x0" caption="PWM Channel Counter Register ">
          <bitfield name="CNT" caption="Channel Counter Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="PWM_CUPD" offset="0x10" rw="W" size="4" caption="PWM Channel Update Register ">
          <bitfield name="CUPD" caption="Channel Update Register" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="PWM" caption="Pulse Width Modulation Controller">
        <register name="PWM_MR" offset="0x0" rw="RW" size="4" initval="0" caption="PWM Mode Register">
          <bitfield name="DIVA" caption="CLKA Divide Factor" mask="0xFF" values="PWM_MR__DIVA"/>
          <bitfield name="PREA" caption="CLKA Source Clock Selection" mask="0xF00" values="PWM_MR__PREA"/>
          <bitfield name="DIVB" caption="CLKB Divide Factor" mask="0xFF0000" values="PWM_MR__DIVB"/>
          <bitfield name="PREB" caption="CLKB Source Clock Selection" mask="0xF000000" values="PWM_MR__PREB"/>
        </register>
        <register name="PWM_ENA" offset="0x4" rw="W" size="4" caption="PWM Enable Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_ENA__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_ENA__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_ENA__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_ENA__CHID"/>
        </register>
        <register name="PWM_DIS" offset="0x8" rw="W" size="4" atomic-op="clear:PWM_SR" caption="PWM Disable Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_DIS__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_DIS__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_DIS__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_DIS__CHID"/>
        </register>
        <register name="PWM_SR" offset="0xC" rw="R" size="4" initval="0" caption="PWM Status Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_SR__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_SR__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_SR__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_SR__CHID"/>
        </register>
        <register name="PWM_IER" offset="0x10" rw="W" size="4" atomic-op="set:PWM_IMR" caption="PWM Interrupt Enable Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_IER__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_IER__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_IER__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_IER__CHID"/>
        </register>
        <register name="PWM_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:PWM_IMR" caption="PWM Interrupt Disable Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_IDR__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_IDR__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_IDR__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_IDR__CHID"/>
        </register>
        <register name="PWM_IMR" offset="0x18" rw="R" size="4" initval="0" caption="PWM Interrupt Mask Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_IMR__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_IMR__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_IMR__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_IMR__CHID"/>
        </register>
        <register name="PWM_ISR" offset="0x1C" rw="R" size="4" initval="0" caption="PWM Interrupt Status Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_ISR__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_ISR__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_ISR__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_ISR__CHID"/>
        </register>
        <register-group name="PWM_CH_NUM" name-in-module="PWM_CH_NUM" offset="0x200" size="0x20" count="4"/>
      </register-group>
      <value-group name="PWM_CMR__CPRE">
        <value name="MCK" caption="Peripheral clock" value="0x0"/>
        <value name="MCKDIV2" caption="Peripheral clock divided by 2" value="0x1"/>
        <value name="MCKDIV4" caption="Peripheral clock divided by 4" value="0x2"/>
        <value name="MCKDIV8" caption="Peripheral clock divided by 8" value="0x3"/>
        <value name="MCKDIV16" caption="Peripheral clock divided by 16" value="0x4"/>
        <value name="MCKDIV32" caption="Peripheral clock divided by 32" value="0x5"/>
        <value name="MCKDIV64" caption="Peripheral clock divided by 64" value="0x6"/>
        <value name="MCKDIV128" caption="Peripheral clock divided by 128" value="0x7"/>
        <value name="MCKDIV256" caption="Peripheral clock divided by 256" value="0x8"/>
        <value name="MCKDIV512" caption="Peripheral clock divided by 512" value="0x9"/>
        <value name="MCKDIV1024" caption="Peripheral clock divided by 1024" value="0xA"/>
        <value name="CLKA" caption="Clock A" value="0xB"/>
        <value name="CLKB" caption="Clock B" value="0xC"/>
      </value-group>
      <value-group name="PWM_CMR__CALG">
        <value name="LEFT_ALIGNED" caption="The period is left-aligned." value="0"/>
        <value name="CENTER_ALIGNED" caption="The period is center-aligned." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__CPOL">
        <value name="LOW_POLARITY" caption="The output waveform starts at a low level." value="0"/>
        <value name="HIGH_POLARITY" caption="The output waveform starts at a high level." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__CPD">
        <value name="0" caption="Writing to PWM_CUPDx will modify the duty cycle at the next period start event." value="0"/>
        <value name="1" caption="Writing to PWM_CUPDx will modify the period at the next period start event." value="1"/>
      </value-group>
      <value-group name="PWM_MR__DIVA">
        <value name="CLK_OFF" caption="CLKA clock is turned off" value="0"/>
        <value name="CLK_DIV1" caption="CLKA clock is clock selected by PREA" value="1"/>
      </value-group>
      <value-group name="PWM_MR__PREA">
        <value name="MCK" caption="Peripheral clock" value="0x0"/>
        <value name="MCKDIV2" caption="Peripheral clock divided by 2" value="0x1"/>
        <value name="MCKDIV4" caption="Peripheral clock divided by 4" value="0x2"/>
        <value name="MCKDIV8" caption="Peripheral clock divided by 8" value="0x3"/>
        <value name="MCKDIV16" caption="Peripheral clock divided by 16" value="0x4"/>
        <value name="MCKDIV32" caption="Peripheral clock divided by 32" value="0x5"/>
        <value name="MCKDIV64" caption="Peripheral clock divided by 64" value="0x6"/>
        <value name="MCKDIV128" caption="Peripheral clock divided by 128" value="0x7"/>
        <value name="MCKDIV256" caption="Peripheral clock divided by 256" value="0x8"/>
        <value name="MCKDIV512" caption="Peripheral clock divided by 512" value="0x9"/>
        <value name="MCKDIV1024" caption="Peripheral clock divided by 1024" value="0xA"/>
      </value-group>
      <value-group name="PWM_MR__DIVB">
        <value name="CLK_OFF" caption="CLKB clock is turned off" value="0"/>
        <value name="CLK_DIV1" caption="CLKB clock is clock selected by PREB" value="1"/>
      </value-group>
      <value-group name="PWM_MR__PREB">
        <value name="MCK" caption="Peripheral clock" value="0x0"/>
        <value name="MCKDIV2" caption="Peripheral clock divided by 2" value="0x1"/>
        <value name="MCKDIV4" caption="Peripheral clock divided by 4" value="0x2"/>
        <value name="MCKDIV8" caption="Peripheral clock divided by 8" value="0x3"/>
        <value name="MCKDIV16" caption="Peripheral clock divided by 16" value="0x4"/>
        <value name="MCKDIV32" caption="Peripheral clock divided by 32" value="0x5"/>
        <value name="MCKDIV64" caption="Peripheral clock divided by 64" value="0x6"/>
        <value name="MCKDIV128" caption="Peripheral clock divided by 128" value="0x7"/>
        <value name="MCKDIV256" caption="Peripheral clock divided by 256" value="0x8"/>
        <value name="MCKDIV512" caption="Peripheral clock divided by 512" value="0x9"/>
        <value name="MCKDIV1024" caption="Peripheral clock divided by 1024" value="0xA"/>
      </value-group>
      <value-group name="PWM_ENA__CHID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable PWM output for channel x." value="1"/>
      </value-group>
      <value-group name="PWM_DIS__CHID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable PWM output for channel x." value="1"/>
      </value-group>
      <value-group name="PWM_SR__CHID">
        <value name="0" caption="PWM output for channel x is disabled." value="0"/>
        <value name="1" caption="PWM output for channel x is enabled." value="1"/>
      </value-group>
      <value-group name="PWM_IER__CHID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable interrupt for PWM channel x." value="1"/>
      </value-group>
      <value-group name="PWM_IDR__CHID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable interrupt for PWM channel x." value="1"/>
      </value-group>
      <value-group name="PWM_IMR__CHID">
        <value name="0" caption="Interrupt for PWM channel x is disabled." value="0"/>
        <value name="1" caption="Interrupt for PWM channel x is enabled." value="1"/>
      </value-group>
      <value-group name="PWM_ISR__CHID">
        <value name="0" caption="No new channel period has been achieved since the last read of PWM_ISR." value="0"/>
        <value name="1" caption="At least one new channel period has been achieved since the last read of PWM_ISR." value="1"/>
      </value-group>
    </module>
    <module name="QSPI" id="44132" version="343" caption="Quad Serial Peripheral Interface">
      <register-group name="QSPI" caption="Quad Serial Peripheral Interface">
        <register name="QSPI_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="QSPIEN" caption="QSPI Enable" mask="0x1" values="QSPI_CR__QSPIEN"/>
          <bitfield name="QSPIDIS" caption="QSPI Disable" mask="0x2" values="QSPI_CR__QSPIDIS"/>
          <bitfield name="SRFRSH" caption="Start REFRESH" mask="0x20" values="QSPI_CR__SRFRSH"/>
          <bitfield name="SWRST" caption="QSPI Software Reset" mask="0x80" values="QSPI_CR__SWRST"/>
          <bitfield name="UPDCFG" caption="Update Configuration" mask="0x100" values="QSPI_CR__UPDCFG"/>
          <bitfield name="STTFR" caption="Start Transfer" mask="0x200" values="QSPI_CR__STTFR"/>
          <bitfield name="RTOUT" caption="Reset Time-out" mask="0x400" values="QSPI_CR__RTOUT"/>
          <bitfield name="LASTXFER" caption="Last Transfer" mask="0x1000000" values="QSPI_CR__LASTXFER"/>
        </register>
        <register name="QSPI_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="SMM" caption="Serial Memory Mode" mask="0x1" values="QSPI_MR__SMM"/>
          <bitfield name="WDRBT" caption="Wait Data Read Before Transfer" mask="0x4" values="QSPI_MR__WDRBT"/>
          <bitfield name="DQSDLYEN" caption="DQS Delay Enable" mask="0x8" values="QSPI_MR__DQSDLYEN"/>
          <bitfield name="CSMODE" caption="Chip Select Mode" mask="0x30" values="QSPI_MR__CSMODE"/>
          <bitfield name="TAMPCLR" caption="Tamper Clear Enable" mask="0x80" values="QSPI_MR__TAMPCLR"/>
          <bitfield name="NBBITS" caption="Number Of Bits Per Transfer" mask="0xF00" values="QSPI_MR__NBBITS"/>
          <bitfield name="QICMEN" caption="QSPI Inter-chip Mode Enable" mask="0x2000" values="QSPI_MR__QICMEN"/>
          <bitfield name="OENSD" caption="Output Enable Shift Disabled" mask="0x8000" values="QSPI_MR__OENSD"/>
          <bitfield name="DLYBCT" caption="Delay Between Consecutive Transfers" mask="0xFF0000"/>
          <bitfield name="DLYCS" caption="Minimum Inactive QCS Delay" mask="0xFF000000"/>
        </register>
        <register name="QSPI_RDR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Receive Data Register">
          <bitfield name="RD" caption="Receive Data" mask="0xFFFF"/>
        </register>
        <register name="QSPI_TDR" offset="0xC" rw="W" size="4" caption="Transmit Data Register">
          <bitfield name="TD" caption="Transmit Data" mask="0xFFFF"/>
        </register>
        <register name="QSPI_ISR" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="RDRF" caption="Receive Data Register Full (cleared by reading QSPI_RDR)" mask="0x1" values="QSPI_ISR__RDRF"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty (cleared by writing QSPI_TDR)" mask="0x2" values="QSPI_ISR__TDRE"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty (cleared by writing QSPI_TDR)" mask="0x4" values="QSPI_ISR__TXEMPTY"/>
          <bitfield name="OVRES" caption="Overrun Error Status (cleared on read)" mask="0x8" values="QSPI_ISR__OVRES"/>
          <bitfield name="CSR" caption="Chip Select Rise (cleared on read)" mask="0x100" values="QSPI_ISR__CSR"/>
          <bitfield name="INSTRE" caption="Instruction End Status (cleared on read)" mask="0x400" values="QSPI_ISR__INSTRE"/>
          <bitfield name="LWRA" caption="Last Write Access (cleared on read)" mask="0x800" values="QSPI_ISR__LWRA"/>
          <bitfield name="QITF" caption="QSPI Interrupt Fall" mask="0x1000" values="QSPI_ISR__QITF"/>
          <bitfield name="QITR" caption="QSPI Interrupt Rise" mask="0x2000" values="QSPI_ISR__QITR"/>
          <bitfield name="CSFA" caption="Chip Select Fall Autoclear" mask="0x4000" values="QSPI_ISR__CSFA"/>
          <bitfield name="CSRA" caption="Chip Select Rise Autoclear" mask="0x8000" values="QSPI_ISR__CSRA"/>
          <bitfield name="RFRSHD" caption="Refresh Done" mask="0x10000" values="QSPI_ISR__RFRSHD"/>
          <bitfield name="TOUT" caption="QSPI Time-out" mask="0x20000" values="QSPI_ISR__TOUT"/>
        </register>
        <register name="QSPI_IER" offset="0x14" rw="W" size="4" atomic-op="set:QSPI_IMR" caption="Interrupt Enable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Enable" mask="0x1"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Enable" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Enable" mask="0x8"/>
          <bitfield name="CSR" caption="Chip Select Rise Interrupt Enable" mask="0x100"/>
          <bitfield name="INSTRE" caption="Instruction End Interrupt Enable" mask="0x400"/>
          <bitfield name="LWRA" caption="Last Write Access Interrupt Enable" mask="0x800"/>
          <bitfield name="QITF" caption="QSPI Interrupt Fall Interrupt Enable" mask="0x1000"/>
          <bitfield name="QITR" caption="QSPI Interrupt Rise Interrupt Enable" mask="0x2000"/>
          <bitfield name="CSFA" caption="Chip Select Fall Autoclear Interrupt Enable" mask="0x4000"/>
          <bitfield name="CSRA" caption="Chip Select Rise Autoclear Interrupt Enable" mask="0x8000"/>
          <bitfield name="RFRSHD" caption="Refresh Done Interrupt Enable" mask="0x10000"/>
          <bitfield name="TOUT" caption="QSPI Time-out Interrupt Enable" mask="0x20000"/>
        </register>
        <register name="QSPI_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:QSPI_IMR" caption="Interrupt Disable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Disable" mask="0x1"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Disable" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Disable" mask="0x8"/>
          <bitfield name="CSR" caption="Chip Select Rise Interrupt Disable" mask="0x100"/>
          <bitfield name="INSTRE" caption="Instruction End Interrupt Disable" mask="0x400"/>
          <bitfield name="LWRA" caption="Last Write Access Interrupt Disable" mask="0x800"/>
          <bitfield name="QITF" caption="QSPI Interrupt Fall Interrupt Disable" mask="0x1000"/>
          <bitfield name="QITR" caption="QSPI Interrupt Rise Interrupt Disable" mask="0x2000"/>
          <bitfield name="CSFA" caption="Chip Select Fall Autoclear Interrupt Disable" mask="0x4000"/>
          <bitfield name="CSRA" caption="Chip Select Rise Autoclear Interrupt Disable" mask="0x8000"/>
          <bitfield name="RFRSHD" caption="Refresh Done Interrupt Disable" mask="0x10000"/>
          <bitfield name="TOUT" caption="QSPI Time-out Interrupt Disable" mask="0x20000"/>
        </register>
        <register name="QSPI_IMR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Mask" mask="0x1"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Mask" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Mask" mask="0x8"/>
          <bitfield name="CSR" caption="Chip Select Rise Interrupt Mask" mask="0x100"/>
          <bitfield name="INSTRE" caption="Instruction End Interrupt Mask" mask="0x400"/>
          <bitfield name="LWRA" caption="Last Write Access Interrupt Mask" mask="0x800"/>
          <bitfield name="QITF" caption="QSPI Interrupt Fall Interrupt Mask" mask="0x1000"/>
          <bitfield name="QITR" caption="QSPI Interrupt Rise Interrupt Mask" mask="0x2000"/>
          <bitfield name="CSFA" caption="Chip Select Fall Autoclear Interrupt Mask" mask="0x4000"/>
          <bitfield name="CSRA" caption="Chip Select Rise Autoclear Interrupt Mask" mask="0x8000"/>
          <bitfield name="RFRSHD" caption="Refresh Done Interrupt Mask" mask="0x10000"/>
          <bitfield name="TOUT" caption="QSPI Time-out Interrupt Mask" mask="0x20000"/>
        </register>
        <register name="QSPI_SCR" offset="0x20" rw="RW" size="4" atomic-op="clear:QSPI_SR" initval="0x00000000" caption="Serial Clock Register">
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x1" values="QSPI_SCR__CPOL"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x2" values="QSPI_SCR__CPHA"/>
          <bitfield name="DLYBS" caption="Delay Before QSCK" mask="0xFF0000"/>
        </register>
        <register name="QSPI_SR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="SYNCBSY" caption="Synchronization Busy" mask="0x1" values="QSPI_SR__SYNCBSY"/>
          <bitfield name="QSPIENS" caption="QSPI Enable Status" mask="0x2" values="QSPI_SR__QSPIENS"/>
          <bitfield name="CSS" caption="Chip Select Status" mask="0x4" values="QSPI_SR__CSS"/>
          <bitfield name="RBUSY" caption="Read Busy" mask="0x8" values="QSPI_SR__RBUSY"/>
          <bitfield name="HIDLE" caption="QSPI Idle" mask="0x10" values="QSPI_SR__HIDLE"/>
        </register>
        <register name="QSPI_IAR" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Instruction Address Register">
          <bitfield name="ADDR" caption="Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="QSPI_WICR" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Write Instruction Code Register">
          <bitfield name="WRINST" caption="Write Instruction Code" mask="0xFFFF"/>
          <bitfield name="WROPT" caption="Write Option Code" mask="0xFF0000"/>
        </register>
        <register name="QSPI_IFR" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Instruction Frame Register">
          <bitfield name="WIDTH" caption="Width of Instruction Code, Address, Option Code and Data" mask="0xF" values="QSPI_IFR__WIDTH"/>
          <bitfield name="INSTEN" caption="Instruction Enable" mask="0x10" values="QSPI_IFR__INSTEN"/>
          <bitfield name="ADDREN" caption="Address Enable" mask="0x20" values="QSPI_IFR__ADDREN"/>
          <bitfield name="OPTEN" caption="Option Enable" mask="0x40" values="QSPI_IFR__OPTEN"/>
          <bitfield name="DATAEN" caption="Data Enable" mask="0x80" values="QSPI_IFR__DATAEN"/>
          <bitfield name="OPTL" caption="Option Code Length" mask="0x300" values="QSPI_IFR__OPTL"/>
          <bitfield name="ADDRL" caption="Address Length" mask="0xC00" values="QSPI_IFR__ADDRL"/>
          <bitfield name="TFRTYP" caption="Data Transfer Type" mask="0x1000" values="QSPI_IFR__TFRTYP"/>
          <bitfield name="CRM" caption="Continuous Read Mode" mask="0x4000" values="QSPI_IFR__CRM"/>
          <bitfield name="DDREN" caption="DDR Mode Enable" mask="0x8000" values="QSPI_IFR__DDREN"/>
          <bitfield name="NBDUM" caption="Number Of Dummy Cycles" mask="0x1F0000"/>
          <bitfield name="END" caption="Endianness" mask="0x400000" values="QSPI_IFR__END"/>
          <bitfield name="SMRM" caption="Serial Memory Register Mode" mask="0x800000" values="QSPI_IFR__SMRM"/>
          <bitfield name="APBTFRTYP" caption="Peripheral BusTransfer Type" mask="0x1000000" values="QSPI_IFR__APBTFRTYP"/>
          <bitfield name="DQSEN" caption="DQS Sampling Enable" mask="0x2000000" values="QSPI_IFR__DQSEN"/>
          <bitfield name="DDRCMDEN" caption="DDR Mode Command Enable" mask="0x4000000" values="QSPI_IFR__DDRCMDEN"/>
          <bitfield name="HFWBEN" caption="HyperFlash Write Buffer Enable" mask="0x8000000" values="QSPI_IFR__HFWBEN"/>
          <bitfield name="PROTTYP" caption="Protocol Type" mask="0x30000000" values="QSPI_IFR__PROTTYP"/>
        </register>
        <register name="QSPI_RICR" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="Read Instruction Code Register">
          <bitfield name="RDINST" caption="Read Instruction Code" mask="0xFFFF"/>
          <bitfield name="RDOPT" caption="Read Option Code" mask="0xFF0000"/>
        </register>
        <register name="QSPI_SMR" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Scrambling Mode Register">
          <bitfield name="SCREN" caption="Scrambling/Unscrambling Enable" mask="0x1" values="QSPI_SMR__SCREN"/>
          <bitfield name="RVDIS" caption="Scrambling/Unscrambling Random Value Disable" mask="0x2" values="QSPI_SMR__RVDIS"/>
          <bitfield name="SCRKL" caption="Scrambling Key Lock" mask="0x4" values="QSPI_SMR__SCRKL"/>
        </register>
        <register name="QSPI_SKR" offset="0x44" rw="W" size="4" caption="Scrambling Key Register">
          <bitfield name="USRK" caption="User Scrambling Key" mask="0xFFFFFFFF"/>
        </register>
        <register name="QSPI_REFRESH" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Refresh Register">
          <bitfield name="REFRESH" caption="REFRESH Delay Counter" mask="0xFFFFFFFF"/>
        </register>
        <register name="QSPI_WRACNT" offset="0x54" rw="RW" size="4" initval="0x00000000" caption="Write Access Counter Register">
          <bitfield name="NBWRA" caption="Number of Write Accesses" mask="0xFFFFFFFF"/>
        </register>
        <register name="QSPI_PCALCFG" offset="0x5C" rw="RW" size="4" initval="0x00000070" caption="Pad Calibration Configuration Register">
          <bitfield name="DIFFPM" caption="Differential Pad Mode" mask="0x4" values="QSPI_PCALCFG__DIFFPM"/>
        </register>
        <register name="QSPI_TOUT" offset="0x64" rw="RW" size="4" initval="0x00000000" caption="Timeout Register">
          <bitfield name="TCNTM" caption="Time-out Counter Maximum Value" mask="0xFFFF"/>
        </register>
        <register name="QSPI_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="QSPI_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="QSPI_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Register Enable" mask="0x4" values="QSPI_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="QSPI_WPMR__WPKEY"/>
        </register>
        <register name="QSPI_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="QSPI_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
        </register>
        <register name="QSPI_DLL_OS" offset="0x300" rw="RW" size="4" initval="0x00000000" caption="QSPI DLL Offset Selection Register">
          <bitfield name="SELOFF" caption="Offset Selection" mask="0x1" values="QSPI_DLL_OS__SELOFF"/>
        </register>
        <register name="QSPI_DLL_MAO" offset="0x304" rw="RW" size="4" initval="0x00000000" caption="QSPI DLL Host Offset Register">
          <bitfield name="MAOFF" caption="Host Delay Line Offset" mask="0xFF"/>
        </register>
        <register name="QSPI_DLL_SO0" offset="0x308" rw="RW" size="4" initval="0x00000000" caption="QSPI DLL Client Offset 0 Register">
          <bitfield name="S0OFF" caption="SLAVEx Delay Line Offset" mask="0xFF"/>
          <bitfield name="S1OFF" caption="SLAVEx Delay Line Offset" mask="0xFF00"/>
          <bitfield name="S2OFF" caption="SLAVEx Delay Line Offset" mask="0xFF0000"/>
          <bitfield name="S3OFF" caption="SLAVEx Delay Line Offset" mask="0xFF000000"/>
        </register>
        <register name="QSPI_DLL_SO1" offset="0x30C" rw="RW" size="4" initval="0x00000000" caption="QSPI DLL Client Offset 1 Register">
          <bitfield name="S4OFF" caption="SLAVEx Delay Line Offset" mask="0xFF"/>
          <bitfield name="S5OFF" caption="SLAVEx Delay Line Offset" mask="0xFF00"/>
          <bitfield name="S6OFF" caption="SLAVEx Delay Line Offset" mask="0xFF0000"/>
          <bitfield name="S7OFF" caption="SLAVEx Delay Line Offset" mask="0xFF000000"/>
        </register>
        <register name="QSPI_DLL_SM0" offset="0x318" rw="R" size="4" initval="0x00000000" caption="QSPI DLL Status Host 0 Register">
          <bitfield name="MDINC" caption="MASTER0 Delay Increment" mask="0x1" values="QSPI_DLL_SM0__MDINC"/>
          <bitfield name="MDDEC" caption="MASTER0 Delay Decrement" mask="0x2" values="QSPI_DLL_SM0__MDDEC"/>
          <bitfield name="MDOVF" caption="MASTER0 Delay Overflow Flag" mask="0x4" values="QSPI_DLL_SM0__MDOVF"/>
          <bitfield name="MDLVAL" caption="MASTER0 Delay Lock Value" mask="0xFF00"/>
          <bitfield name="MDCNT" caption="MASTER0 Delay Counter Value" mask="0xFF00000"/>
        </register>
        <register name="QSPI_DLL_SSL" offset="0x328" rw="R" size="4" count="3" initval="0x00000000" caption="QSPI DLL Status Client x Register">
          <bitfield name="SDCOVF" caption="SLAVE0 Delay Correction Overflow Flag" mask="0x1" values="QSPI_DLL_SSL__SDCOVF"/>
          <bitfield name="SDCUDF" caption="SLAVE0 Delay Correction Underflow Flag" mask="0x2" values="QSPI_DLL_SSL__SDCUDF"/>
          <bitfield name="SDERF" caption="SLAVE0 Delay Correction Error Flag" mask="0x4" values="QSPI_DLL_SSL__SDERF"/>
          <bitfield name="SDCNT" caption="SLAVE0 Delay Counter Value" mask="0xFF00"/>
          <bitfield name="SDCVAL" caption="SLAVE0 Delay Correction Value" mask="0xFF00000"/>
        </register>
        <register name="QSPI_DLL_BCR" offset="0x3D0" rw="RW" size="4" initval="0x00000000" caption="QSPI DLL BIST Control Register">
          <bitfield name="BMOD" caption="BIST Mode" mask="0x1"/>
          <bitfield name="BMOD2" caption="BIST Mode 2" mask="0x2"/>
          <bitfield name="BISTKEY" caption="BIST Key" mask="0xFFFFFF00" values="QSPI_DLL_BCR__BISTKEY"/>
        </register>
        <register name="QSPI_DLL_BSR" offset="0x3D4" rw="R" size="4" initval="0x00000000" caption="QSPI DLL BIST Status Register">
          <bitfield name="BEND" caption="BIST End" mask="0x1" values="QSPI_DLL_BSR__BEND"/>
          <bitfield name="B2END" caption="BIST 2 End" mask="0x2" values="QSPI_DLL_BSR__B2END"/>
          <bitfield name="B2PASS" caption="BIST 2 Pass" mask="0x4" values="QSPI_DLL_BSR__B2PASS"/>
          <bitfield name="B2FAIL" caption="BIST 2 Fail" mask="0x8" values="QSPI_DLL_BSR__B2FAIL"/>
          <bitfield name="DLB2FAIL0" caption="Delay Line BIST 2 Fail for Delay Line 0" mask="0x100" values="QSPI_DLL_BSR__DLB2FAIL"/>
          <bitfield name="DLB2FAIL1" caption="Delay Line BIST 2 Fail for Delay Line 1" mask="0x200" values="QSPI_DLL_BSR__DLB2FAIL"/>
          <bitfield name="DLB2FAIL2" caption="Delay Line BIST 2 Fail for Delay Line 2" mask="0x400" values="QSPI_DLL_BSR__DLB2FAIL"/>
          <bitfield name="DLB2FAIL3" caption="Delay Line BIST 2 Fail for Delay Line 3" mask="0x800" values="QSPI_DLL_BSR__DLB2FAIL"/>
        </register>
        <register name="QSPI_DLL_SYNCR" offset="0x3E0" rw="RW" size="4" initval="0x00000000" caption="QSPI DLL Synchro Register">
          <bitfield name="UPDT" caption="Update configuration" mask="0x1" values="QSPI_DLL_SYNCR__UPDT"/>
        </register>
        <register name="QSPI_DLL_REVISION" offset="0x3FC" rw="R" size="4" initval="0x0" caption="QSPI DQSDELAY Revision Register">
          <bitfield name="VERSION" caption="Hardware Module Version" mask="0xFFF"/>
          <bitfield name="MFN" caption="Metal Fix Number" mask="0x70000"/>
        </register>
      </register-group>
      <value-group name="QSPI_CR__QSPIEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the QSPI to transfer and receive data." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__QSPIDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the QSPI." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__SRFRSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a refresh sequence. QSPI_ISR.RFRSHD indicates when the refresh sequence is over." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the QSPI. A software-triggered hardware reset of the QSPI interface is performed." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__UPDCFG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Requests an update of the QSPI Controller core configuration." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__STTFR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts the transfer when TFRTYP = 0 and SMRM = 1 or when DATAEN = 0." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__RTOUT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Request a TOUT flag reset." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__LASTXFER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The chip select is deasserted after the end of character transmission." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__SMM">
        <value name="SPI" caption="The QSPI is in SPI mode." value="0"/>
        <value name="MEMORY" caption="The QSPI is in Serial Memory mode." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__WDRBT">
        <value name="DISABLED" caption="No effect. In SPI mode, a transfer can be initiated whatever the state of QSPI_RDR is." value="0"/>
        <value name="ENABLED" caption="In SPI mode, a transfer can start only if QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__DQSDLYEN">
        <value name="DISABLED" caption="DQS Delay cell is disabled." value="0"/>
        <value name="ENABLED" caption="DQS Delay cell is enabled. The DQS Delay cell automatic refresh is triggered according to the configuration of QSPI_REFRESH." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__CSMODE">
        <value name="NOT_RELOADED" caption="The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer." value="0"/>
        <value name="LASTXFER" caption="The chip select is deasserted when the bit LASTXFER is written to '1' and the character written in QSPI_TDR.TD has been transferred." value="1"/>
        <value name="SYSTEMATICALLY" caption="The chip select is deasserted systematically after each transfer." value="2"/>
      </value-group>
      <value-group name="QSPI_MR__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on QSPI scrambling keys." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears QSPI scrambling keys." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__NBBITS">
        <value name="8_BIT" caption="8 bits for transfer" value="0"/>
        <value name="16_BIT" caption="16 bits for transfer" value="8"/>
      </value-group>
      <value-group name="QSPI_MR__QICMEN">
        <value name="DISABLED" caption="QSPI_WICR.WROPT and QSPI_RICR.RDOPT define the transfer options and QSPI_IFR.NBDUM defines the number of dummy cycles." value="0"/>
        <value name="ENABLED" caption="No dummy cycles are inserted for write accesses, whatever the value configured in QSPI_IFR.NBDUM. The option field of the frame is automatically generated by the QSPI depending on the type of system bus transfer (the fields QSPI_RICR.RDOPT and QSPI_WICR.WROPT have no effect)." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__OENSD">
        <value name="0" caption="By default, the pad output enable signal is held for one QSCK period during the dummy cycles if QSPI.IFR_NBDUM is not equal to '0'." value="0"/>
        <value name="1" caption="The pad output enable signal is not held for one QSCK period during the dummy cycles." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__RDRF">
        <value name="0" caption="No data has been received since the last read of QSPI_RDR." value="0"/>
        <value name="1" caption="Data has been received and the received data has been transferred from the serializer to QSPI_RDR since the last read of QSPI_RDR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__TDRE">
        <value name="0" caption="Data has been written to QSPI_TDR and not yet transferred to the serializer." value="0"/>
        <value name="1" caption="The last data written in the QSPI_TDR has been transferred to the serializer." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__TXEMPTY">
        <value name="0" caption="As soon as data is written in QSPI_TDR." value="0"/>
        <value name="1" caption="QSPI_TDR and the internal shifter are empty. If a transfer delay has been defined, TXEMPTY is set after the completion of such delay." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__OVRES">
        <value name="0" caption="No overrun has been detected since the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="At least one overrun error has occurred since the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__CSR">
        <value name="0" caption="No chip select rise has been detected since the last read of QSPI_SR." value="0"/>
        <value name="1" caption="At least one chip select rise has been detected since the last read of QSPI_SR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__INSTRE">
        <value name="0" caption="No instruction end has been detected since the last read of QSPI_SR." value="0"/>
        <value name="1" caption="At least one instruction end has been detected since the last read of QSPI_SR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__LWRA">
        <value name="0" caption="Last write access has not been sent since the last read of QSPI_SR or NBWRA = 0." value="0"/>
        <value name="1" caption="At least one last write access has been sent since the last read of QSPI_SR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__QITF">
        <value name="0" caption="No falling of the QSPI memory interrupt line has been detected since the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="At least one QSPI memory interrupt line falling edge occurred since the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__QITR">
        <value name="0" caption="No rising of the QSPI memory interrupt line has been detected since the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="At least one QSPI memory interrupt line rising edge occurred since the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__CSFA">
        <value name="0" caption="No chip select fall has been detected since end of the last command or the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="One chip select fall has been detected since the end of the last command or the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__CSRA">
        <value name="0" caption="No chip select rise has been detected since beginning of the last command or the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="One chip select rise has been detected since the beginning of the last command or the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__RFRSHD">
        <value name="0" caption="No refresh done event occurred since the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="One refresh done event has been detected since the end of the last refresh command or the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__TOUT">
        <value name="0" caption="No QSPI time-out occurred since the last write of RTOUT bit on QSPI_CR." value="0"/>
        <value name="1" caption="At least one QSPI time-out occurred since the last write of RTOUT bit on QSPI_CR." value="1"/>
      </value-group>
      <value-group name="QSPI_SCR__CPOL">
        <value name="0" caption="The inactive state value of QSCK is logic level zero." value="0"/>
        <value name="1" caption="The inactive state value of QSCK is logic level one." value="1"/>
      </value-group>
      <value-group name="QSPI_SCR__CPHA">
        <value name="0" caption="Data is captured on the leading edge of QSCK and changed on the following edge of QSCK." value="0"/>
        <value name="1" caption="Data is changed on the leading edge of QSCK and captured on the following edge of QSCK." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__SYNCBSY">
        <value name="0" caption="No event synchronization between the QSPI Controller interface and QSPI Controller core is ongoing. Register accesses requiring synchronization are allowed, see Register Synchronization." value="0"/>
        <value name="1" caption="Event synchronization between the QSPI Controller interface and QSPI Controller core is ongoing. Register accesses requiring synchronization are not allowed, see Register Synchronization." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__QSPIENS">
        <value name="0" caption="The QSPI is disabled." value="0"/>
        <value name="1" caption="The QSPI is enabled." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__CSS">
        <value name="0" caption="The chip select is asserted." value="0"/>
        <value name="1" caption="The chip select is not asserted." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__RBUSY">
        <value name="0" caption="The system bus interface has no activity." value="0"/>
        <value name="1" caption="The system bus interface is currently processing accesses." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__HIDLE">
        <value name="0" caption="The QSPI is not in Idle state (either transmitting or Chip Select is active)." value="0"/>
        <value name="1" caption="The QSPI is in Idle state (not transmitting and Chip Select is inactive)." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__WIDTH">
        <value name="SINGLE_BIT_SPI" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" value="0"/>
        <value name="DUAL_OUTPUT" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" value="1"/>
        <value name="QUAD_OUTPUT" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" value="2"/>
        <value name="DUAL_IO" caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" value="3"/>
        <value name="QUAD_IO" caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" value="4"/>
        <value name="DUAL_CMD" caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" value="5"/>
        <value name="QUAD_CMD" caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" value="6"/>
        <value name="OCT_OUTPUT" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Octal SPI" value="7"/>
        <value name="OCT_IO" caption="Instruction: Single-bit SPI / Address-Option: Octal SPI / Data: Octal SPI" value="8"/>
        <value name="OCT_CMD" caption="Instruction: Octal SPI / Address-Option: Octal SPI / Data: Octal SPI" value="9"/>
      </value-group>
      <value-group name="QSPI_IFR__INSTEN">
        <value name="0" caption="The instruction is not sent to the serial Flash memory." value="0"/>
        <value name="1" caption="The instruction is sent to the serial Flash memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__ADDREN">
        <value name="0" caption="The transfer address is not sent to the serial Flash memory." value="0"/>
        <value name="1" caption="The transfer address is sent to the serial Flash memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__OPTEN">
        <value name="0" caption="The option is not sent to the serial Flash memory." value="0"/>
        <value name="1" caption="The option is sent to the serial Flash memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__DATAEN">
        <value name="0" caption="No data is sent/received to/from the serial Flash memory." value="0"/>
        <value name="1" caption="Data is sent/received to/from the serial Flash memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__OPTL">
        <value name="OPTION_1BIT" caption="The option code is 1 bit long." value="0"/>
        <value name="OPTION_2BIT" caption="The option code is 2 bits long." value="1"/>
        <value name="OPTION_4BIT" caption="The option code is 4 bits long." value="2"/>
        <value name="OPTION_8BIT" caption="The option code is 8 bits long." value="3"/>
      </value-group>
      <value-group name="QSPI_IFR__ADDRL">
        <value name="8_BIT" caption="8-bit address size" value="0"/>
        <value name="16_BIT" caption="16-bit address size" value="1"/>
        <value name="24_BIT" caption="24-bit address size" value="2"/>
        <value name="32_BIT" caption="32-bit address size" value="3"/>
      </value-group>
      <value-group name="QSPI_IFR__TFRTYP">
        <value name="TRSFR_REGISTER" caption="Read/Write of memory register, write of memory page buffer. This configuration implies the following: Either the AHB or the APB interface can be used to initiate the transfer (SMRM bit). Returned data represents the memory register value. If the APB interface is used, the RDRF and TDRE flags help to control the frame. Scrambling is possible only if the APB interface is used. For HyperFlash memories the &quot;target&quot; bit is set to register space in the HyperFlash header." value="0x0"/>
        <value name="TRSFR_MEMORY" caption="Read/Write accesses to the memory space. This configuration implies the following: Only the System Bus interface can be used to trigger accesses. Access to random location is possible. Address mask is applied and full size accesses only are performed. Internal optimization algorithm is enabled to minimize latency. Data are returned in a system bus protocol compliant way. Seamless scrambling is enabled. Seamless handling of HyperFlash Write Buffer programming command (one command for each data) Seamless protocol-specific page boundary handling Address shift is handled seamlessly (e.g. halfword memories)." value="0x1"/>
      </value-group>
      <value-group name="QSPI_IFR__CRM">
        <value name="DISABLED" caption="Continuous Read mode is disabled." value="0"/>
        <value name="ENABLED" caption="Continuous Read mode is enabled." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__DDREN">
        <value name="DISABLED" caption="Transfers are performed in Single Data Rate mode." value="0"/>
        <value name="ENABLED" caption="Transfers are performed in Double Data Rate mode, whereas the instruction field is still transferred in Single Data Rate mode." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__END">
        <value name="0" caption="Data are sent in little-endian format to the memory." value="0"/>
        <value name="1" caption="Data are sent in big-endian format to the memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__SMRM">
        <value name="0" caption="Serial Memory registers are written via AHB access. See Instruction Frame Transmission for details." value="0"/>
        <value name="1" caption="Serial Memory registers are written via APB access. See Instruction Frame Transmission for details." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__APBTFRTYP">
        <value name="0" caption="Peripheral bus register transfer to the memory is a write transfer. Used when TRFTYP is written to '0' and SMRM to '1'." value="0"/>
        <value name="1" caption="Peripheral bus register transfer to the memory is a read transfer. Used when TRFTYP is written to '0' and SMRM to '1'." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__DQSEN">
        <value name="0" caption="Data from the memory are not sampled with DQS signal." value="0"/>
        <value name="1" caption="Data from the memory are sampled with DQS signal." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__DDRCMDEN">
        <value name="DISABLED" caption="Transfer of instruction field is performed in Single Data Rate mode even if DDREN is written to '1'." value="0"/>
        <value name="ENABLED" caption="Transfer of instruction field is performed in Double Data Rate mode if DDREN bit is written to '1'. If DDREN is written to '0', the instruction field is sent in Single Data Rate mode." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__HFWBEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Each write access received on the system bus interface generates a new command. IMPORTANT: Mandatory if HyperFlash Write Buffer feature is used." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__PROTTYP">
        <value name="STD_SPI" caption="Standard (Q)SPI Protocol" value="0"/>
        <value name="TWIN_QUAD" caption="Twin-Quad Protocol" value="1"/>
        <value name="OCTAFLASH" caption="OctaFlash Protocol" value="2"/>
        <value name="HYPERFLASH" caption="HyperFlash Protocol" value="3"/>
      </value-group>
      <value-group name="QSPI_SMR__SCREN">
        <value name="DISABLED" caption="The scrambling/unscrambling is disabled." value="0"/>
        <value name="ENABLED" caption="The scrambling/unscrambling is enabled." value="1"/>
      </value-group>
      <value-group name="QSPI_SMR__RVDIS">
        <value name="0" caption="The scrambling/unscrambling algorithm includes the user scrambling key plus a random value that may differ between devices." value="0"/>
        <value name="1" caption="The scrambling/unscrambling algorithm includes only the user scrambling key." value="1"/>
      </value-group>
      <value-group name="QSPI_SMR__SCRKL">
        <value name="0" caption="No action." value="0"/>
        <value name="1" caption="QSPI_SKR.USRK cannot be written until the next VDDCORE reset." value="1"/>
      </value-group>
      <value-group name="QSPI_PCALCFG__DIFFPM">
        <value name="0" caption="Pad differential mode is not enabled." value="0"/>
        <value name="1" caption="Pad differential mode is enabled." value="1"/>
      </value-group>
      <value-group name="QSPI_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x515350 (&quot;QSP&quot; in ASCII)" value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x515350 (&quot;QSP&quot; in ASCII)" value="1"/>
      </value-group>
      <value-group name="QSPI_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on Interrupt registers if WPKEY corresponds to 0x515350." value="0"/>
        <value name="1" caption="Enables the write protection on Interrupt registers if WPKEY corresponds to 0x515350." value="1"/>
      </value-group>
      <value-group name="QSPI_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on the Control register if WPKEY corresponds to 0x515350." value="0"/>
        <value name="1" caption="Enables the write protection on the Control register if WPKEY corresponds to 0x515350." value="1"/>
      </value-group>
      <value-group name="QSPI_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x515350"/>
      </value-group>
      <value-group name="QSPI_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the QSPI_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the QSPI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_OS__SELOFF">
        <value name="0" caption="The hardcoded offsets are selected." value="0"/>
        <value name="1" caption="The programmable offsets are selected." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_SM0__MDINC">
        <value name="0" caption="The DQSDELAY is not incrementing the MASTER0 delay counter." value="0"/>
        <value name="1" caption="The DQSDELAY is incrementing the MASTER0 delay counter." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_SM0__MDDEC">
        <value name="0" caption="The DQSDELAY is not decrementing the MASTER0 delay counter." value="0"/>
        <value name="1" caption="The DQSDELAY is decrementing the MASTER0 delay counter." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_SM0__MDOVF">
        <value name="0" caption="The MASTER0 delay counter has not reached its maximum value, or MASTER0 is not locked yet." value="0"/>
        <value name="1" caption="The MASTER0 delay counter has reached its maximum value, the MASTER0 delay counter increment is stopped and the DQSDELAY forces the MASTER0 clock. If this flag is set, it means the DDR-SDRAM controller clock frequency is too low compared to MASTER0 delay line number of elements." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_SSL__SDCOVF">
        <value name="0" caption="Due to the correction, the SLAVE0 delay counter has not reached its maximum value, or SLAVE0 is not locked yet." value="0"/>
        <value name="1" caption="Due to the correction, the SLAVE0 delay counter has reached its maximum value. The correction is not optimal because it is not applied entirely." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_SSL__SDCUDF">
        <value name="0" caption="Due to the correction, the SLAVE0 delay counter has not reached its minimum value, or SLAVE0 is not locked yet." value="0"/>
        <value name="1" caption="Due to the correction, the SLAVE0 delay counter has reached its minimum value. The correction is not optimal because it has not been applied entirely." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_SSL__SDERF">
        <value name="0" caption="The DQSDELAY has succeeded in computing the SLAVE0 delay correction, or the client is not locked yet." value="0"/>
        <value name="1" caption="The DQSDELAY has not succeeded in computing the SLAVE0 delay correction." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_BCR__BISTKEY">
        <value name="VALUE" caption="Write to 0xDD3313 to enable modification of BMOD or BMOD2 state." value="0xDD3313"/>
      </value-group>
      <value-group name="QSPI_DLL_BSR__BEND">
        <value name="0" caption="BIST test has not started or is in progress." value="0"/>
        <value name="1" caption="BIST test is finished." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_BSR__B2END">
        <value name="0" caption="BIST 2 test has not started or in progress." value="0"/>
        <value name="1" caption="BIST 2 test is finished." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_BSR__B2PASS">
        <value name="0" caption="The BIST 2 test has not finished or failed." value="0"/>
        <value name="1" caption="The BIST 2 test ended successfully." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_BSR__B2FAIL">
        <value name="0" caption="The BIST 2 test has not finished or succeeded." value="0"/>
        <value name="1" caption="The BIST 2 test failed. Check DLB2FAILx bits to identify the corrupted delay lines." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_BSR__DLB2FAIL">
        <value name="0" caption="The BIST 2 test did not fail." value="0"/>
        <value name="1" caption="The BIST 2 test failed for delay line x." value="1"/>
      </value-group>
      <value-group name="QSPI_DLL_SYNCR__UPDT">
        <value name="0" caption="No effect." value="0"/>
        <value name="0" caption="Configuration is up to date." value="0"/>
        <value name="1" caption="Initiates the configuration update." value="1"/>
        <value name="1" caption="Configuration is being updated." value="1"/>
      </value-group>
    </module>
    <module name="RSTC" id="44161" version="0" caption="Reset Controller">
      <register-group name="RSTC" caption="Reset Controller">
        <register name="RSTC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="PROCRST" caption="Processor Reset" mask="0x1" values="RSTC_CR__PROCRST"/>
          <bitfield name="EXTRST" caption="External Reset" mask="0x8" values="RSTC_CR__EXTRST"/>
          <bitfield name="KEY" caption="System Reset Key" mask="0xFF000000" values="RSTC_CR__KEY"/>
        </register>
        <register name="RSTC_SR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="URSTS" caption="User Reset Status" mask="0x1" values="RSTC_SR__URSTS"/>
          <bitfield name="RSTTYP" caption="Reset Type" mask="0x700" values="RSTC_SR__RSTTYP"/>
          <bitfield name="NRSTL" caption="NRST Pin Level" mask="0x10000"/>
          <bitfield name="SRCMP" caption="Software Reset Command in Progress" mask="0x20000" values="RSTC_SR__SRCMP"/>
        </register>
        <register name="RSTC_MR" offset="0x8" rw="RW" size="4" initval="0x00000001" caption="Mode Register">
          <bitfield name="URSTEN" caption="User Reset Enable" mask="0x1" values="RSTC_MR__URSTEN"/>
          <bitfield name="SCKSW" caption="Slow Clock Switching" mask="0x2" values="RSTC_MR__SCKSW"/>
          <bitfield name="URSTASYNC" caption="User Reset Asynchronous Control" mask="0x4" values="RSTC_MR__URSTASYNC"/>
          <bitfield name="URSTIEN" caption="User Reset Interrupt Enable" mask="0x10" values="RSTC_MR__URSTIEN"/>
          <bitfield name="ERSTL" caption="External Reset Length" mask="0xF00"/>
          <bitfield name="ENGCLR" caption="Enable GPBR Clear on Tamper Event" mask="0x100000" values="RSTC_MR__ENGCLR"/>
          <bitfield name="KEY" caption="Write Access Password" mask="0xFF000000" values="RSTC_MR__KEY"/>
        </register>
      </register-group>
      <value-group name="RSTC_CR__PROCRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If KEY = 0xA5, resets the processor and all the embedded peripherals." value="1"/>
      </value-group>
      <value-group name="RSTC_CR__EXTRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If KEY = 0xA5, asserts the NRST_OUT pin." value="1"/>
      </value-group>
      <value-group name="RSTC_CR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0xA5"/>
      </value-group>
      <value-group name="RSTC_SR__URSTS">
        <value name="0" caption="No high-to-low edge on NRST happened since the last read of RSTC_SR." value="0"/>
        <value name="1" caption="At least one high-to-low transition of NRST has been detected since the last read of RSTC_SR." value="1"/>
      </value-group>
      <value-group name="RSTC_SR__RSTTYP">
        <value name="GENERAL_RST" caption="First powerup reset" value="0"/>
        <value name="BACKUP_RST" caption="Return from Backup mode" value="1"/>
        <value name="WDT_RST" caption="Watchdog fault occurred" value="2"/>
        <value name="SOFT_RST" caption="Processor reset required by the software" value="3"/>
        <value name="USER_RST" caption="NRST pin detected low" value="4"/>
        <value name="SLCK_XTAL_RST" caption="32.768 kHz crystal failure detection fault occurred" value="7"/>
      </value-group>
      <value-group name="RSTC_SR__SRCMP">
        <value name="0" caption="No software command is being performed by the RSTC. The RSTC is ready for a software command." value="0"/>
        <value name="1" caption="A Software reset command is being performed by the RSTC. The RSTC is busy." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__URSTEN">
        <value name="0" caption="The detection of a low level on the NRST pin does not generate a User reset." value="0"/>
        <value name="1" caption="The detection of a low level on the NRST pin triggers a User reset." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__SCKSW">
        <value name="0" caption="The detection of a 32.768 kHz crystal failure has no effect." value="0"/>
        <value name="1" caption="The detection of a 32.768 kHz crystal failure resets the logic supplied by VDDCORE." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__URSTASYNC">
        <value name="0" caption="The NRST input signal is managed synchronously." value="0"/>
        <value name="1" caption="The NRST input signal is managed asynchronously. Note: this mode cannot be selected if the external bus interface drives an SDR/DDR memory device and another memory on the same bus." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__URSTIEN">
        <value name="0" caption="RSTC_SR.USRTS at '1' has no effect on the RSTC interrupt line." value="0"/>
        <value name="1" caption="RSTC_SR.USRTS at '1' asserts the RSTC interrupt line if URSTEN = 0." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__ENGCLR">
        <value name="0" caption="Disables the GPBR immediate clear on tamper detection event." value="0"/>
        <value name="1" caption="Enables the GPBR immediate clear on tamper detection event." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0xA5"/>
      </value-group>
    </module>
    <module name="RTC" id="6056" version="222" caption="Real-time Clock">
      <register-group name="RTC" caption="Real-time Clock">
        <register name="RTC_CR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="UPDTIM" caption="Update Request Time Register" mask="0x1" values="RTC_CR__UPDTIM"/>
          <bitfield name="UPDCAL" caption="Update Request Calendar Register" mask="0x2" values="RTC_CR__UPDCAL"/>
          <bitfield name="TIMEVSEL" caption="Time Event Selection" mask="0x300" values="RTC_CR__TIMEVSEL"/>
          <bitfield name="CALEVSEL" caption="Calendar Event Selection" mask="0x30000" values="RTC_CR__CALEVSEL"/>
        </register>
        <register name="RTC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="HRMOD" caption="12-/24-hour Mode" mask="0x1" values="RTC_MR__HRMOD"/>
          <bitfield name="PERSIAN" caption="PERSIAN Calendar" mask="0x2" values="RTC_MR__PERSIAN"/>
          <bitfield name="UTC" caption="UTC Time Format" mask="0x4" values="RTC_MR__UTC"/>
          <bitfield name="NEGPPM" caption="NEGative PPM Correction" mask="0x10" values="RTC_MR__NEGPPM"/>
          <bitfield name="CORRECTION" caption="Slow Clock Correction" mask="0x7F00" values="RTC_MR__CORRECTION"/>
          <bitfield name="HIGHPPM" caption="HIGH PPM Correction" mask="0x8000" values="RTC_MR__HIGHPPM"/>
          <bitfield name="OUT0" caption="All ADC Channel Trigger Event Source Selection" mask="0x70000" values="RTC_MR__OUT0"/>
          <bitfield name="OUT1" caption="ADC Last Channel Trigger Event Source Selection" mask="0x700000" values="RTC_MR__OUT1"/>
          <bitfield name="THIGH" caption="High Duration of the Output Pulse" mask="0x7000000" values="RTC_MR__THIGH"/>
          <bitfield name="TPERIOD" caption="Period of the Output Pulse" mask="0x30000000" values="RTC_MR__TPERIOD"/>
        </register>
        <register name="RTC_TIMR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Time Register">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="SEC" caption="Current Second" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="MIN" caption="Current Minute" mask="0x7F00"/>
          <bitfield modes="DEFAULT" name="HOUR" caption="Current Hour" mask="0x3F0000"/>
          <bitfield modes="DEFAULT" name="AMPM" caption="Ante Meridiem Post Meridiem Indicator" mask="0x400000" values="RTC_TIMR__AMPM"/>
          <bitfield modes="UTC" name="UTC_TIME" caption="Current UTC Time" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTC_CALR" offset="0xC" rw="RW" size="4" initval="0x01E11320" caption="Calendar Register">
          <bitfield name="CENT" caption="Current Century" mask="0x7F"/>
          <bitfield name="YEAR" caption="Current Year" mask="0xFF00"/>
          <bitfield name="MONTH" caption="Current Month" mask="0x1F0000"/>
          <bitfield name="DAY" caption="Current Day in Current Week" mask="0xE00000"/>
          <bitfield name="DATE" caption="Current Day in Current Month" mask="0x3F000000"/>
        </register>
        <register name="RTC_TIMALR" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Time Alarm Register">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="SEC" caption="Second Alarm" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="SECEN" caption="Second Alarm Enable" mask="0x80" values="RTC_TIMALR__SECEN"/>
          <bitfield modes="DEFAULT" name="MIN" caption="Minute Alarm" mask="0x7F00"/>
          <bitfield modes="DEFAULT" name="MINEN" caption="Minute Alarm Enable" mask="0x8000" values="RTC_TIMALR__MINEN"/>
          <bitfield modes="DEFAULT" name="HOUR" caption="Hour Alarm" mask="0x3F0000"/>
          <bitfield modes="DEFAULT" name="AMPM" caption="AM/PM Indicator" mask="0x400000"/>
          <bitfield modes="DEFAULT" name="HOUREN" caption="Hour Alarm Enable" mask="0x800000" values="RTC_TIMALR__HOUREN"/>
          <bitfield modes="UTC" name="UTC_TIME" caption="UTC_TIME Alarm" mask="0xFFFFFFFF" values="RTC_TIMALR__UTC_TIME"/>
        </register>
        <register name="RTC_CALALR" offset="0x14" rw="RW" size="4" initval="0x01010000" caption="Calendar Alarm Register">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="UTC" name="UTCEN" caption="UTC Alarm Enable" mask="0x1" values="RTC_CALALR__UTCEN"/>
          <bitfield modes="DEFAULT" name="MONTH" caption="Month Alarm" mask="0x1F0000"/>
          <bitfield modes="DEFAULT" name="MTHEN" caption="Month Alarm Enable" mask="0x800000" values="RTC_CALALR__MTHEN"/>
          <bitfield modes="DEFAULT" name="DATE" caption="Date Alarm" mask="0x3F000000"/>
          <bitfield modes="DEFAULT" name="DATEEN" caption="Date Alarm Enable" mask="0x80000000" values="RTC_CALALR__DATEEN"/>
        </register>
        <register name="RTC_SR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="ACKUPD" caption="Acknowledge for Update" mask="0x1" values="RTC_SR__ACKUPD"/>
          <bitfield name="ALARM" caption="Alarm Flag" mask="0x2" values="RTC_SR__ALARM"/>
          <bitfield name="SEC" caption="Second Event" mask="0x4" values="RTC_SR__SEC"/>
          <bitfield name="TIMEV" caption="Time Event" mask="0x8" values="RTC_SR__TIMEV"/>
          <bitfield name="CALEV" caption="Calendar Event" mask="0x10" values="RTC_SR__CALEV"/>
          <bitfield name="TDERR" caption="Time and/or Date Free Running Error" mask="0x20" values="RTC_SR__TDERR"/>
        </register>
        <register name="RTC_SCCR" offset="0x1C" rw="W" size="4" caption="Status Clear Command Register">
          <bitfield name="ACKCLR" caption="Acknowledge Clear" mask="0x1"/>
          <bitfield name="ALRCLR" caption="Alarm Clear" mask="0x2"/>
          <bitfield name="SECCLR" caption="Second Clear" mask="0x4"/>
          <bitfield name="TIMCLR" caption="Time Clear" mask="0x8"/>
          <bitfield name="CALCLR" caption="Calendar Clear" mask="0x10"/>
          <bitfield name="TDERRCLR" caption="Time and/or Date Free Running Error Clear" mask="0x20"/>
        </register>
        <register name="RTC_IER" offset="0x20" rw="W" size="4" atomic-op="set:RTC_IMR" caption="Interrupt Enable Register">
          <bitfield name="ACKEN" caption="Acknowledge Update Interrupt Enable" mask="0x1"/>
          <bitfield name="ALREN" caption="Alarm Interrupt Enable" mask="0x2"/>
          <bitfield name="SECEN" caption="Second Event Interrupt Enable" mask="0x4"/>
          <bitfield name="TIMEN" caption="Time Event Interrupt Enable" mask="0x8"/>
          <bitfield name="CALEN" caption="Calendar Event Interrupt Enable" mask="0x10"/>
          <bitfield name="TDERREN" caption="Time and/or Date Error Interrupt Enable" mask="0x20"/>
        </register>
        <register name="RTC_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:RTC_IMR" caption="Interrupt Disable Register">
          <bitfield name="ACKDIS" caption="Acknowledge Update Interrupt Disable" mask="0x1"/>
          <bitfield name="ALRDIS" caption="Alarm Interrupt Disable" mask="0x2"/>
          <bitfield name="SECDIS" caption="Second Event Interrupt Disable" mask="0x4"/>
          <bitfield name="TIMDIS" caption="Time Event Interrupt Disable" mask="0x8"/>
          <bitfield name="CALDIS" caption="Calendar Event Interrupt Disable" mask="0x10"/>
          <bitfield name="TDERRDIS" caption="Time and/or Date Error Interrupt Disable" mask="0x20"/>
        </register>
        <register name="RTC_IMR" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="ACK" caption="Acknowledge Update Interrupt Mask" mask="0x1"/>
          <bitfield name="ALR" caption="Alarm Interrupt Mask" mask="0x2"/>
          <bitfield name="SEC" caption="Second Event Interrupt Mask" mask="0x4"/>
          <bitfield name="TIM" caption="Time Event Interrupt Mask" mask="0x8"/>
          <bitfield name="CAL" caption="Calendar Event Interrupt Mask" mask="0x10"/>
          <bitfield name="TDERR" caption="Time and/or Date Error Mask" mask="0x20"/>
        </register>
        <register name="RTC_VER" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Valid Entry Register">
          <bitfield name="NVTIM" caption="Non-valid Time" mask="0x1" values="RTC_VER__NVTIM"/>
          <bitfield name="NVCAL" caption="Non-valid Calendar" mask="0x2" values="RTC_VER__NVCAL"/>
          <bitfield name="NVTIMALR" caption="Non-valid Time Alarm" mask="0x4" values="RTC_VER__NVTIMALR"/>
          <bitfield name="NVCALALR" caption="Non-valid Calendar Alarm" mask="0x8" values="RTC_VER__NVCALALR"/>
        </register>
        <register name="RTC_TMR" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="Tamper Mode Register">
          <bitfield name="EN0" caption="WKUPx+1 Tamper Source Enable" mask="0x1" values="RTC_TMR__EN"/>
          <bitfield name="EN1" caption="WKUPx+1 Tamper Source Enable" mask="0x2" values="RTC_TMR__EN"/>
          <bitfield name="EN2" caption="WKUPx+1 Tamper Source Enable" mask="0x4" values="RTC_TMR__EN"/>
          <bitfield name="EN3" caption="WKUPx+1 Tamper Source Enable" mask="0x8" values="RTC_TMR__EN"/>
          <bitfield name="EN4" caption="WKUPx+1 Tamper Source Enable" mask="0x10" values="RTC_TMR__EN"/>
          <bitfield name="EN5" caption="WKUPx+1 Tamper Source Enable" mask="0x20" values="RTC_TMR__EN"/>
          <bitfield name="EN6" caption="WKUPx+1 Tamper Source Enable" mask="0x40" values="RTC_TMR__EN"/>
          <bitfield name="EN7" caption="WKUPx+1 Tamper Source Enable" mask="0x80" values="RTC_TMR__EN"/>
          <bitfield name="POL0" caption="WKUPx+1 Polarity" mask="0x10000" values="RTC_TMR__POL"/>
          <bitfield name="POL1" caption="WKUPx+1 Polarity" mask="0x20000" values="RTC_TMR__POL"/>
          <bitfield name="POL2" caption="WKUPx+1 Polarity" mask="0x40000" values="RTC_TMR__POL"/>
          <bitfield name="POL3" caption="WKUPx+1 Polarity" mask="0x80000" values="RTC_TMR__POL"/>
          <bitfield name="POL4" caption="WKUPx+1 Polarity" mask="0x100000" values="RTC_TMR__POL"/>
          <bitfield name="POL5" caption="WKUPx+1 Polarity" mask="0x200000" values="RTC_TMR__POL"/>
          <bitfield name="POL6" caption="WKUPx+1 Polarity" mask="0x400000" values="RTC_TMR__POL"/>
          <bitfield name="POL7" caption="WKUPx+1 Polarity" mask="0x800000" values="RTC_TMR__POL"/>
          <bitfield name="TRLOCK" caption="Tamper Registers Lock (Write-once, cleared by VDDCORE reset)" mask="0x80000000" values="RTC_TMR__TRLOCK"/>
        </register>
        <register name="RTC_TDPR" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="Tamper Debounce Period register">
          <bitfield name="PERA" caption="Debounce Period A" mask="0xF" values="RTC_TDPR__PERA"/>
          <bitfield name="PERB" caption="Debounce Period B" mask="0xF0" values="RTC_TDPR__PERB"/>
          <bitfield name="SELP0" caption="WKUPx+1 Debounce Period Selection" mask="0x10000" values="RTC_TDPR__SELP"/>
          <bitfield name="SELP1" caption="WKUPx+1 Debounce Period Selection" mask="0x20000" values="RTC_TDPR__SELP"/>
          <bitfield name="SELP2" caption="WKUPx+1 Debounce Period Selection" mask="0x40000" values="RTC_TDPR__SELP"/>
          <bitfield name="SELP3" caption="WKUPx+1 Debounce Period Selection" mask="0x80000" values="RTC_TDPR__SELP"/>
          <bitfield name="SELP4" caption="WKUPx+1 Debounce Period Selection" mask="0x100000" values="RTC_TDPR__SELP"/>
          <bitfield name="SELP5" caption="WKUPx+1 Debounce Period Selection" mask="0x200000" values="RTC_TDPR__SELP"/>
          <bitfield name="SELP6" caption="WKUPx+1 Debounce Period Selection" mask="0x400000" values="RTC_TDPR__SELP"/>
          <bitfield name="SELP7" caption="WKUPx+1 Debounce Period Selection" mask="0x800000" values="RTC_TDPR__SELP"/>
        </register>
        <register name="RTC_TSTR0" offset="0xB0" rw="R" size="4" initval="0x00000000" caption="Timestamp Time Register 0">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="SEC" caption="Seconds of the Tamper (cleared by reading RTC_TSSR0)" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="MIN" caption="Minutes of the Tamper (cleared by reading RTC_TSSR0)" mask="0x7F00"/>
          <bitfield modes="DEFAULT" name="HOUR" caption="Hours of the Tamper (cleared by reading RTC_TSSR0)" mask="0x3F0000"/>
          <bitfield modes="DEFAULT" name="AMPM" caption="AM/PM Indicator of the Tamper (cleared by reading RTC_TSSR0)" mask="0x400000"/>
          <bitfield name="TEVCNT" caption="Tamper Events Counter (cleared by reading RTC_TSSR0)" mask="0xF000000"/>
          <bitfield modes="UTC" name="BACKUP" caption="System Mode of the Tamper (cleared by reading RTC_TSSR0)" mask="0x80000000" values="RTC_TSTR0_UTC__BACKUP"/>
          <bitfield modes="DEFAULT" name="BACKUP" caption="System Mode of the Tamper (cleared by reading RTC_TSSR0)" mask="0x80000000" values="RTC_TSTR0__BACKUP"/>
        </register>
        <register name="RTC_TSDR0" offset="0xB4" rw="R" size="4" initval="0x00000000" caption="Timestamp Date Register 0">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="CENT" caption="Century of the Tamper (cleared by reading RTC_TSSRx)" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="YEAR" caption="Year of the Tamper (cleared by reading RTC_TSSRx)" mask="0xFF00"/>
          <bitfield modes="DEFAULT" name="MONTH" caption="Month of the Tamper (cleared by reading RTC_TSSRx)" mask="0x1F0000"/>
          <bitfield modes="DEFAULT" name="DAY" caption="Day of the Tamper (cleared by reading RTC_TSSRx)" mask="0xE00000"/>
          <bitfield modes="DEFAULT" name="DATE" caption="Date of the Tamper (cleared by reading RTC_TSSRx)" mask="0x3F000000"/>
          <bitfield modes="UTC" name="UTC_TIME" caption="Time of the Tamper (UTC format)" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTC_TSSR0" offset="0xB8" rw="R" size="4" initval="0x00000000" caption="Timestamp Source Register 0">
          <bitfield name="DET0" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x10000"/>
          <bitfield name="DET1" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x20000"/>
          <bitfield name="DET2" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x40000"/>
          <bitfield name="DET3" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x80000"/>
          <bitfield name="DET4" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x100000"/>
          <bitfield name="DET5" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x200000"/>
          <bitfield name="DET6" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x400000"/>
          <bitfield name="DET7" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x800000"/>
        </register>
        <register name="RTC_TSTR1" offset="0xBC" rw="R" size="4" initval="0x00000000" caption="Timestamp Time Register 1">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="SEC" caption="Seconds of the Tamper (cleared by reading RTC_TSSR1)" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="MIN" caption="Minutes of the Tamper (cleared by reading RTC_TSSR1)" mask="0x7F00"/>
          <bitfield modes="DEFAULT" name="HOUR" caption="Hours of the Tamper (cleared by reading RTC_TSSR1)" mask="0x3F0000"/>
          <bitfield modes="DEFAULT" name="AMPM" caption="AM/PM Indicator of the Tamper (cleared by reading RTC_TSSR1)" mask="0x400000"/>
          <bitfield name="BACKUP" caption="System Mode of the Tamper (cleared by reading RTC_TSSR1)" mask="0x80000000" values="RTC_TSTR1__BACKUP"/>
        </register>
        <register name="RTC_TSDR1" offset="0xC0" rw="R" size="4" initval="0x00000000" caption="Timestamp Date Register 1">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="CENT" caption="Century of the Tamper (cleared by reading RTC_TSSRx)" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="YEAR" caption="Year of the Tamper (cleared by reading RTC_TSSRx)" mask="0xFF00"/>
          <bitfield modes="DEFAULT" name="MONTH" caption="Month of the Tamper (cleared by reading RTC_TSSRx)" mask="0x1F0000"/>
          <bitfield modes="DEFAULT" name="DAY" caption="Day of the Tamper (cleared by reading RTC_TSSRx)" mask="0xE00000"/>
          <bitfield modes="DEFAULT" name="DATE" caption="Date of the Tamper (cleared by reading RTC_TSSRx)" mask="0x3F000000"/>
          <bitfield modes="UTC" name="UTC_TIME" caption="Time of the Tamper (UTC format)" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTC_TSSR1" offset="0xC4" rw="R" size="4" initval="0x00000000" caption="Timestamp Source Register 1">
          <bitfield name="DET0" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x10000"/>
          <bitfield name="DET1" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x20000"/>
          <bitfield name="DET2" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x40000"/>
          <bitfield name="DET3" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x80000"/>
          <bitfield name="DET4" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x100000"/>
          <bitfield name="DET5" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x200000"/>
          <bitfield name="DET6" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x400000"/>
          <bitfield name="DET7" caption="Tamper Detection on VDDCORE WKUP[8:1] (cleared on read)" mask="0x800000"/>
        </register>
      </register-group>
      <value-group name="RTC_CR__UPDTIM">
        <value name="CLOSE_UPDATE" caption="No effect or, if UPDTIM has been previously written to 1, stops the update procedure." value="0"/>
        <value name="START_UPDATE" caption="Stops the RTC time counting." value="1"/>
      </value-group>
      <value-group name="RTC_CR__UPDCAL">
        <value name="CLOSE_UPDATE" caption="No effect or, if UPDCAL has been previously written to 1, stops the update procedure." value="0"/>
        <value name="START_UPDATE" caption="Stops the RTC calendar counting." value="1"/>
      </value-group>
      <value-group name="RTC_CR__TIMEVSEL">
        <value name="MINUTE" caption="Minute change" value="0"/>
        <value name="HOUR" caption="Hour change" value="1"/>
        <value name="MIDNIGHT" caption="Every day at midnight" value="2"/>
        <value name="NOON" caption="Every day at noon" value="3"/>
      </value-group>
      <value-group name="RTC_CR__CALEVSEL">
        <value name="WEEK" caption="Week change (every Monday at time 00:00:00)" value="0"/>
        <value name="MONTH" caption="Month change (every 01 of each month at time 00:00:00)" value="1"/>
        <value name="YEAR" caption="Year change (every January 1 at time 00:00:00)" value="2"/>
      </value-group>
      <value-group name="RTC_MR__HRMOD">
        <value name="24HOURS" caption="24-hour mode is selected." value="0"/>
        <value name="AMPM" caption="12-hour mode is selected." value="1"/>
      </value-group>
      <value-group name="RTC_MR__PERSIAN">
        <value name="DISABLED" caption="Gregorian calendar." value="0"/>
        <value name="ENABLED" caption="Persian calendar." value="1"/>
      </value-group>
      <value-group name="RTC_MR__UTC">
        <value name="DISABLED" caption="Gregorian or Persian calendar." value="0"/>
        <value name="ENABLED" caption="UTC format." value="1"/>
      </value-group>
      <value-group name="RTC_MR__NEGPPM">
        <value name="DISABLED" caption="Positive correction (the divider will be slightly higher than 32768)." value="0"/>
        <value name="ENABLED" caption="Negative correction (the divider will be slightly lower than 32768)." value="1"/>
      </value-group>
      <value-group name="RTC_MR__CORRECTION">
        <value name="DISABLED" caption="No correction" value="0"/>
      </value-group>
      <value-group name="RTC_MR__HIGHPPM">
        <value name="DISABLED" caption="Lower range ppm correction with accurate correction (below 30 ppm ocrrection)." value="0"/>
        <value name="ENABLED" caption="Higher range ppm correction with accurate correction (higher than 30 ppm correction)." value="1"/>
      </value-group>
      <value-group name="RTC_MR__OUT0">
        <value name="NO_WAVE" caption="No waveform, stuck at '0'" value="0"/>
        <value name="FREQ1HZ" caption="1 Hz square wave" value="1"/>
        <value name="FREQ32HZ" caption="32 Hz square wave" value="2"/>
        <value name="FREQ64HZ" caption="64 Hz square wave" value="3"/>
        <value name="FREQ512HZ" caption="512 Hz square wave" value="4"/>
        <value name="ALARM_TOGGLE" caption="Output toggles when alarm flag rises" value="5"/>
        <value name="ALARM_FLAG" caption="Output is a copy of the alarm flag" value="6"/>
        <value name="PROG_PULSE" caption="Duty cycle programmable pulse" value="7"/>
      </value-group>
      <value-group name="RTC_MR__OUT1">
        <value name="NO_WAVE" caption="No waveform, stuck at '0'" value="0"/>
        <value name="FREQ1HZ" caption="1 Hz square wave" value="1"/>
        <value name="FREQ32HZ" caption="32 Hz square wave" value="2"/>
        <value name="FREQ64HZ" caption="64 Hz square wave" value="3"/>
        <value name="FREQ512HZ" caption="512 Hz square wave" value="4"/>
        <value name="ALARM_TOGGLE" caption="Output toggles when alarm flag rises" value="5"/>
        <value name="ALARM_FLAG" caption="Output is a copy of the alarm flag" value="6"/>
        <value name="PROG_PULSE" caption="Duty cycle programmable pulse" value="7"/>
      </value-group>
      <value-group name="RTC_MR__THIGH">
        <value name="H_31MS" caption="31.2 ms" value="0"/>
        <value name="H_16MS" caption="15.6 ms" value="1"/>
        <value name="H_4MS" caption="3.91 ms" value="2"/>
        <value name="H_976US" caption="976 us" value="3"/>
        <value name="H_488US" caption="488 us" value="4"/>
        <value name="H_122US" caption="122 us" value="5"/>
        <value name="H_30US" caption="30.5 us" value="6"/>
        <value name="H_15US" caption="15.2 us" value="7"/>
      </value-group>
      <value-group name="RTC_MR__TPERIOD">
        <value name="P_1S" caption="1 second" value="0"/>
        <value name="P_500MS" caption="500 ms" value="1"/>
        <value name="P_250MS" caption="250 ms" value="2"/>
        <value name="P_125MS" caption="125 ms" value="3"/>
      </value-group>
      <value-group name="RTC_TIMR__AMPM">
        <value name="0" caption="AM." value="0"/>
        <value name="1" caption="PM." value="1"/>
      </value-group>
      <value-group name="RTC_TIMALR__SECEN">
        <value name="DISABLED" caption="The second-matching alarm is disabled." value="0"/>
        <value name="ENABLED" caption="The second-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_TIMALR__MINEN">
        <value name="DISABLED" caption="The minute-matching alarm is disabled." value="0"/>
        <value name="ENABLED" caption="The minute-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_TIMALR__HOUREN">
        <value name="DISABLED" caption="The hour-matching alarm is disabled." value="0"/>
        <value name="ENABLED" caption="The hour-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_TIMALR__UTC_TIME">
        <value name="1" caption="Disable the UTC alarm by clearing the UTCEN bit in RTC_CALALR if it is not already cleared." value="1"/>
        <value name="2" caption="Change the UTC_TIME alarm value." value="2"/>
        <value name="3" caption="Enable the UTC alarm by setting the UTCEN bit in RTC_CALALR." value="3"/>
      </value-group>
      <value-group name="RTC_CALALR__UTCEN">
        <value name="DISABLED" caption="The UTC-matching alarm is disabled." value="0"/>
        <value name="ENABLED" caption="The UTC-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_CALALR__MTHEN">
        <value name="DISABLED" caption="The month-matching alarm is disabled." value="0"/>
        <value name="ENABLED" caption="The month-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_CALALR__DATEEN">
        <value name="DISABLED" caption="The date-matching alarm is disabled." value="0"/>
        <value name="ENABLED" caption="The date-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_SR__ACKUPD">
        <value name="FREERUN" caption="Time and calendar registers cannot be updated." value="0x0"/>
        <value name="UPDATE" caption="Time and calendar registers can be updated." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__ALARM">
        <value name="NO_ALARMEVENT" caption="No alarm matching condition occurred." value="0x0"/>
        <value name="ALARMEVENT" caption="An alarm matching condition has occurred." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__SEC">
        <value name="NO_SECEVENT" caption="No second event has occurred since the last clear." value="0x0"/>
        <value name="SECEVENT" caption="At least one second event has occurred since the last clear." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__TIMEV">
        <value name="NO_TIMEVENT" caption="No time event has occurred since the last clear." value="0x0"/>
        <value name="TIMEVENT" caption="At least one time event has occurred since the last clear." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__CALEV">
        <value name="NO_CALEVENT" caption="No calendar event has occurred since the last clear." value="0x0"/>
        <value name="CALEVENT" caption="At least one calendar event has occurred since the last clear." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__TDERR">
        <value name="CORRECT" caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." value="0x0"/>
        <value name="ERR_TIMEDATE" caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." value="0x1"/>
      </value-group>
      <value-group name="RTC_VER__NVTIM">
        <value name="0" caption="No invalid data has been detected in RTC_TIMR (Time register)." value="0"/>
        <value name="1" caption="RTC_TIMR has contained invalid data since it was last programmed." value="1"/>
      </value-group>
      <value-group name="RTC_VER__NVCAL">
        <value name="0" caption="No invalid data has been detected in RTC_CALR (Calendar register)." value="0"/>
        <value name="1" caption="RTC_CALR has contained invalid data since it was last programmed." value="1"/>
      </value-group>
      <value-group name="RTC_VER__NVTIMALR">
        <value name="0" caption="No invalid data has been detected in RTC_TIMALR (Time Alarm register)." value="0"/>
        <value name="1" caption="RTC_TIMALR has contained invalid data since it was last programmed." value="1"/>
      </value-group>
      <value-group name="RTC_VER__NVCALALR">
        <value name="0" caption="No invalid data has been detected in RTC_CALALR (Calendar Alarm register)." value="0"/>
        <value name="1" caption="RTC_CALALR has contained invalid data since it was last programmed." value="1"/>
      </value-group>
      <value-group name="RTC_TMR__EN">
        <value name="DISABLE" caption="WKUP pin index x+1 is not enabled as a source of tamper." value="0x0"/>
        <value name="ENABLE" caption="WKUP pin index x+1 is enabled as a source of tamper." value="0x1"/>
      </value-group>
      <value-group name="RTC_TMR__POL">
        <value name="LOW" caption="If the source of tamper remains low for a debounce period, a tamper event is generated." value="0x0"/>
        <value name="HIGH" caption="If the source of tamper remains high for a debounce period, a tamper event is generated." value="0x1"/>
      </value-group>
      <value-group name="RTC_TMR__TRLOCK">
        <value name="UNLOCKED" caption="RTC_TMR and RTC_TDPR can be written." value="0x0"/>
        <value name="LOCKED" caption="RTC_TMR and RTC_TDPR cannot be written until the next VDDCORE domain reset." value="0x1"/>
      </value-group>
      <value-group name="RTC_TDPR__PERA">
        <value name="MD_SLCK_2" caption="The source of tamper must remain active for at least 2 monitoring domain slow clock cycles to generate a tamper event." value="0"/>
        <value name="MD_SLCK_4" caption="The source of tamper must remain active for at least 4 monitoring domain slow clock cycles to generate a tamper event." value="1"/>
        <value name="MD_SLCK_8" caption="The source of tamper must remain active for at least 8 monitoring domain slow clock cycles to generate a tamper event." value="2"/>
        <value name="MD_SLCK_16" caption="The source of tamper must remain active for at least 16 monitoring domain slow clock cycles to generate a tamper event." value="3"/>
        <value name="MD_SLCK_32" caption="The source of tamper must remain active for at least 32 monitoring domain slow clock cycles to generate a tamper event." value="4"/>
        <value name="MD_SLCK_64" caption="The source of tamper must remain active for at least 64 monitoring domain slow clock cycles to generate a tamper event." value="5"/>
        <value name="MD_SLCK_128" caption="The source of tamper must remain active for at least 128 monitoring domain slow clock cycles to generate a tamper event." value="6"/>
        <value name="MD_SLCK_256" caption="The source of tamper must remain active for at least 256 monitoring domain slow clock cycles to generate a tamper event." value="7"/>
      </value-group>
      <value-group name="RTC_TDPR__PERB">
        <value name="MD_SLCK_2" caption="The source of tamper must remain active for at least 2 monitoring domain slow clock cycles to generate a tamper event." value="0"/>
        <value name="MD_SLCK_4" caption="The source of tamper must remain active for at least 4 monitoring domain slow clock cycles to generate a tamper event." value="1"/>
        <value name="MD_SLCK_8" caption="The source of tamper must remain active for at least 8 monitoring domain slow clock cycles to generate a tamper event." value="2"/>
        <value name="MD_SLCK_16" caption="The source of tamper must remain active for at least 16 monitoring domain slow clock cycles to generate a tamper event." value="3"/>
        <value name="MD_SLCK_32" caption="The source of tamper must remain active for at least 32 monitoring domain slow clock cycles to generate a tamper event." value="4"/>
        <value name="MD_SLCK_64" caption="The source of tamper must remain active for at least 64 monitoring domain slow clock cycles to generate a tamper event." value="5"/>
        <value name="MD_SLCK_128" caption="The source of tamper must remain active for at least 128 monitoring domain slow clock cycles to generate a tamper event." value="6"/>
        <value name="MD_SLCK_256" caption="The source of tamper must remain active for at least 256 monitoring domain slow clock cycles to generate a tamper event." value="7"/>
      </value-group>
      <value-group name="RTC_TDPR__SELP">
        <value name="SEL_PA" caption="WKUP pin index x+1 is debounced with PERA period." value="0x0"/>
        <value name="SEL_PB" caption="WKUP pin index x+1 is debounced with PERB period." value="0x1"/>
      </value-group>
      <value-group name="RTC_TSTR0_UTC__BACKUP">
        <value name="0" caption="The state of the system is different from Backup mode when the tamper event occurs." value="0"/>
        <value name="1" caption="The system is in Backup mode when the tamper event occurs." value="1"/>
      </value-group>
      <value-group name="RTC_TSTR0__BACKUP">
        <value name="0" caption="The state of the system is different from backup mode when the tamper event occurs." value="0"/>
        <value name="1" caption="The system is in backup mode when the tamper event occurs." value="1"/>
      </value-group>
      <value-group name="RTC_TSTR1__BACKUP">
        <value name="0" caption="The state of the system is different from Backup mode when the tamper event occurs." value="0"/>
        <value name="1" caption="The system is in Backup mode when the tamper event occurs." value="1"/>
      </value-group>
    </module>
    <module name="RTT" id="6081" version="0" caption="Real-time Timer">
      <register-group name="RTT" caption="Real-time Timer">
        <register name="RTT_MR" offset="0x0" rw="RW" size="4" initval="0x00008000" caption="Mode Register">
          <bitfield name="RTPRES" caption="Real-time Timer Prescaler Value" mask="0xFFFF"/>
          <bitfield name="ALMIEN" caption="Alarm Interrupt Enable" mask="0x10000" values="RTT_MR__ALMIEN"/>
          <bitfield name="RTTINCIEN" caption="Real-time Timer Increment Interrupt Enable" mask="0x20000" values="RTT_MR__RTTINCIEN"/>
          <bitfield name="RTTRST" caption="Real-time Timer Restart" mask="0x40000" values="RTT_MR__RTTRST"/>
          <bitfield name="RTTDIS" caption="Real-time Timer Disable" mask="0x100000" values="RTT_MR__RTTDIS"/>
          <bitfield name="INC2AEN" caption="RTTINC2 Alarm and Interrupt Enable" mask="0x200000" values="RTT_MR__INC2AEN"/>
          <bitfield name="RTC1HZ" caption="Real-Time Clock 1Hz Clock Selection" mask="0x1000000" values="RTT_MR__RTC1HZ"/>
        </register>
        <register name="RTT_AR" offset="0x4" rw="RW" size="4" initval="0xFFFFFFFF" caption="Alarm Register">
          <bitfield name="ALMV" caption="Alarm Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTT_VR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Value Register">
          <bitfield name="CRTV" caption="Current Real-time Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTT_SR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="ALMS" caption="Real-time Alarm Status (cleared on read)" mask="0x1" values="RTT_SR__ALMS"/>
          <bitfield name="RTTINC" caption="Prescaler Roll-over Status (cleared on read)" mask="0x2" values="RTT_SR__RTTINC"/>
          <bitfield name="RTTINC2" caption="Predefined Number of Prescaler Roll-overs Status (cleared on read)" mask="0x4" values="RTT_SR__RTTINC2"/>
        </register>
        <register name="RTT_MODR" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Modulo Selection Register">
          <bitfield name="SELINC2" caption="Selection of the 32-bit Counter Modulo to generate RTTINC2 Flag" mask="0x7" values="RTT_MODR__SELINC2"/>
        </register>
        <register name="RTT_TSR" offset="0x14" rw="R" size="4" initval="0x00000000" caption="TimeStamp Register">
          <bitfield name="TSTAMP" caption="Real-time Timer Value Timestamp" mask="0xFFFFFF"/>
        </register>
      </register-group>
      <value-group name="RTT_MR__ALMIEN">
        <value name="0" caption="The bit ALMS in RTT_SR has no effect on interrupt." value="0"/>
        <value name="1" caption="The bit ALMS in RTT_SR asserts interrupt." value="1"/>
      </value-group>
      <value-group name="RTT_MR__RTTINCIEN">
        <value name="0" caption="The bit RTTINC in RTT_SR has no effect on interrupt." value="0"/>
        <value name="1" caption="The bit RTTINC in RTT_SR asserts interrupt." value="1"/>
      </value-group>
      <value-group name="RTT_MR__RTTRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter." value="1"/>
      </value-group>
      <value-group name="RTT_MR__RTTDIS">
        <value name="0" caption="The real-time timer is enabled." value="0"/>
        <value name="1" caption="The real-time timer is disabled (no dynamic power consumption)." value="1"/>
      </value-group>
      <value-group name="RTT_MR__INC2AEN">
        <value name="0" caption="The RTTINC2 flag is not a source of the RTT alarm signal nor a source of interrupt." value="0"/>
        <value name="1" caption="The RTTINC2 flag is a source of the RTT alarm signal and a source of interrupt." value="1"/>
      </value-group>
      <value-group name="RTT_MR__RTC1HZ">
        <value name="0" caption="The RTT 32-bit counter is driven by the 16-bit prescaler roll-over events." value="0"/>
        <value name="1" caption="The RTT 32-bit counter is driven by the 1Hz RTC clock." value="1"/>
      </value-group>
      <value-group name="RTT_SR__ALMS">
        <value name="0" caption="The Real-time Alarm has not occurred since the last read of RTT_SR." value="0"/>
        <value name="1" caption="The Real-time Alarm occurred since the last read of RTT_SR." value="1"/>
      </value-group>
      <value-group name="RTT_SR__RTTINC">
        <value name="0" caption="No prescaler roll-over occurred since the last read of the RTT_SR." value="0"/>
        <value name="1" caption="Prescaler roll-over occurred since the last read of the RTT_SR." value="1"/>
      </value-group>
      <value-group name="RTT_SR__RTTINC2">
        <value name="0" caption="SELINC2=0 or the number of prescaler roll-overs programmed through the SELINC2 field in RTT_MODR has not been reached since the last read of the RTT_SR." value="0"/>
        <value name="1" caption="The number of prescaler roll-overs programmed through the SELINC2 field has been reached since the last read of the RTT_SR." value="1"/>
      </value-group>
      <value-group name="RTT_MODR__SELINC2">
        <value name="NO_RTTINC2" caption="The RTTINC2 flag never rises" value="0"/>
        <value name="MOD64" caption="The RTTINC2 flag is set when CRTV modulo 64 equals 0" value="1"/>
        <value name="MOD128" caption="The RTTINC2 flag is set when CRTV modulo 128 equals 0" value="2"/>
        <value name="MOD256" caption="The RTTINC2 flag is set when CRTV modulo 256 equals 0" value="3"/>
        <value name="MOD512" caption="The RTTINC2 flag is set when CRTV modulo 512 equals 0" value="4"/>
        <value name="MOD1024" caption="The RTTINC2 flag is set when CRTV modulo 1024 equals 0. Example: If RTPRES=32 then RTTINC2 flag rises once per second if the slow clock is 32.768 kHz." value="5"/>
        <value name="MOD2048" caption="The RTTINC2 flag is set when CRTV modulo 2048 equals 0" value="6"/>
        <value name="MOD4096" caption="The RTTINC2 flag is set when CRTV modulo 4096 equals 0" value="7"/>
      </value-group>
    </module>
    <module name="SCKC" id="11073" version="0" caption="Slow Clock Controller">
      <register-group name="SCKC" caption="Slow Clock Controller">
        <register name="SCKC_CR" offset="0x0" rw="RW" size="4" initval="0x00000001" caption="Slow Clock Controller Configuration Register">
          <bitfield name="OSC32EN" caption="32.768 kHz Crystal Oscillator" mask="0x2" values="SCKC_CR__OSC32EN"/>
          <bitfield name="OSC32BYP" caption="32.768 kHz Crystal Oscillator Bypass" mask="0x4" values="SCKC_CR__OSC32BYP"/>
          <bitfield name="TD_OSCSEL" caption="Timing Domain Slow Clock Selector" mask="0x1000000" values="SCKC_CR__TD_OSCSEL"/>
        </register>
      </register-group>
      <value-group name="SCKC_CR__OSC32EN">
        <value name="0" caption="32.768 kHz crystal oscillator is disabled." value="0"/>
        <value name="1" caption="32.768 kHz crystal oscillator is enabled." value="1"/>
      </value-group>
      <value-group name="SCKC_CR__OSC32BYP">
        <value name="0" caption="32.768 kHz crystal oscillator is not bypassed." value="0"/>
        <value name="1" caption="32.768 kHz crystal oscillator is bypassed and accepts an external slow clock on XIN32." value="1"/>
      </value-group>
      <value-group name="SCKC_CR__TD_OSCSEL">
        <value name="RC" caption="Slow clock of the timing domain is driven by the embedded 32 kHz (typical) RC oscillator." value="0"/>
        <value name="XTAL" caption="Slow clock of the timing domain is driven by the 32.768 kHz crystal oscillator." value="1"/>
      </value-group>
    </module>
    <module name="SDMMC" id="44002" version="186" caption="Secure Digital MultiMedia Card Controller">
      <register-group name="SDMMC" caption="Secure Digital MultiMedia Card Controller">
        <register name="SDMMC_SSAR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="SDMA System Address / Argument 2 Register">
          <mode name="DEFAULT"/>
          <mode name="CMD23"/>
          <bitfield modes="DEFAULT" name="ADDR" caption="SDMA System Address" mask="0xFFFFFFFF"/>
          <bitfield modes="CMD23" name="ARG2" caption="Argument 2" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_BSR" offset="0x4" rw="RW" size="2" initval="0x0000" caption="Block Size Register">
          <bitfield name="BLKSIZE" caption="Transfer Block Size" mask="0x3FF"/>
          <bitfield name="BOUNDARY" caption="SDMA Buffer Boundary" mask="0x7000" values="SDMMC_BSR__BOUNDARY"/>
        </register>
        <register name="SDMMC_BCR" offset="0x6" rw="RW" size="2" initval="0x0000" caption="Block Count Register">
          <bitfield name="BLKCNT" caption="Block Count for Current Transfer" mask="0xFFFF"/>
        </register>
        <register name="SDMMC_ARG1R" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Argument 1 Register">
          <bitfield name="ARG1" caption="Argument 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_TMR" offset="0xC" rw="RW" size="2" initval="0x0000" caption="Transfer Mode Register">
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x1" values="SDMMC_TMR__DMAEN"/>
          <bitfield name="BCEN" caption="Block Count Enable" mask="0x2" values="SDMMC_TMR__BCEN"/>
          <bitfield name="ACMDEN" caption="Auto Command Enable" mask="0xC" values="SDMMC_TMR__ACMDEN"/>
          <bitfield name="DTDSEL" caption="Data Transfer Direction Selection" mask="0x10" values="SDMMC_TMR__DTDSEL"/>
          <bitfield name="MSBSEL" caption="Multi/Single Block Selection" mask="0x20"/>
        </register>
        <register name="SDMMC_CR" offset="0xE" rw="RW" size="2" initval="0x0000" caption="Command Register">
          <bitfield name="RESPTYP" caption="Response Type" mask="0x3" values="SDMMC_CR__RESPTYP"/>
          <bitfield name="CMDCCEN" caption="Command CRC Check Enable" mask="0x8" values="SDMMC_CR__CMDCCEN"/>
          <bitfield name="CMDICEN" caption="Command Index Check Enable" mask="0x10" values="SDMMC_CR__CMDICEN"/>
          <bitfield name="DPSEL" caption="Data Present Select" mask="0x20" values="SDMMC_CR__DPSEL"/>
          <bitfield name="CMDTYP" caption="Command Type" mask="0xC0" values="SDMMC_CR__CMDTYP"/>
          <bitfield name="CMDIDX" caption="Command Index" mask="0x3F00"/>
        </register>
        <register name="SDMMC_RR" offset="0x10" rw="R" size="4" count="4" initval="0x00000000" caption="Response Register x">
          <bitfield name="CMDRESP" caption="Command Response" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_BDPR" offset="0x20" rw="RW" size="4" caption="Buffer Data Port Register">
          <bitfield name="BUFDATA" caption="Buffer Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_PSR" offset="0x24" rw="R" size="4" initval="0x00F80000" caption="Present State Register">
          <bitfield name="CMDINHC" caption="Command Inhibit (CMD)" mask="0x1" values="SDMMC_PSR__CMDINHC"/>
          <bitfield name="CMDINHD" caption="Command Inhibit (DAT)" mask="0x2" values="SDMMC_PSR__CMDINHD"/>
          <bitfield name="DLACT" caption="DAT Line Active" mask="0x4" values="SDMMC_PSR__DLACT"/>
          <bitfield name="WTACT" caption="Write Transfer Active" mask="0x100"/>
          <bitfield name="RTACT" caption="Read Transfer Active" mask="0x200"/>
          <bitfield name="BUFWREN" caption="Buffer Write Enable" mask="0x400"/>
          <bitfield name="BUFRDEN" caption="Buffer Read Enable" mask="0x800"/>
          <bitfield name="DATLL" caption="DAT[3:0] Line Level" mask="0xF00000"/>
          <bitfield name="CMDLL" caption="CMD Line Level" mask="0x1000000"/>
        </register>
        <register name="SDMMC_HC1R" offset="0x28" rw="RW" size="1" initval="0x00" caption="Host Control 1 Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="LEDCTRL" caption="LED Control" mask="0x1" values="SDMMC_HC1R__LEDCTRL"/>
          <bitfield modes="SD_SDIO" name="DW" caption="Data Width" mask="0x2" values="SDMMC_HC1R__DW"/>
          <bitfield modes="SD_SDIO" name="HSEN" caption="High Speed Enable" mask="0x4" values="SDMMC_HC1R__HSEN"/>
          <bitfield modes="SD_SDIO" name="DMASEL" caption="DMA Select" mask="0x18" values="SDMMC_HC1R__DMASEL"/>
          <bitfield modes="SD_SDIO" name="CARDDTL" caption="Card Detect Test Level" mask="0x40" values="SDMMC_HC1R__CARDDTL"/>
          <bitfield modes="EMMC" name="DW" caption="Data Width" mask="0x2" values="SDMMC_HC1R_EMMC__DW"/>
          <bitfield modes="EMMC" name="HSEN" caption="High Speed Enable" mask="0x4"/>
          <bitfield modes="EMMC" name="DMASEL" caption="DMA Select" mask="0x18" values="SDMMC_HC1R_EMMC__DMASEL"/>
          <bitfield modes="EMMC" name="EXTDW" caption="Extended Data Width" mask="0x20"/>
        </register>
        <register name="SDMMC_PCR" offset="0x29" rw="RW" size="1" initval="0x0E" caption="Power Control Register">
          <bitfield name="SDBPWR" caption="SD Bus Power" mask="0x1"/>
        </register>
        <register name="SDMMC_BGCR" offset="0x2A" rw="RW" size="1" initval="0x00" caption="Block Gap Control Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield name="STPBGR" caption="Stop At Block Gap Request" mask="0x1" values="SDMMC_BGCR__STPBGR"/>
          <bitfield name="CONTR" caption="Continue Request" mask="0x2" values="SDMMC_BGCR__CONTR"/>
          <bitfield modes="SD_SDIO" name="RWCTRL" caption="Read Wait Control" mask="0x4" values="SDMMC_BGCR__RWCTRL"/>
          <bitfield modes="SD_SDIO" name="INTBG" caption="Interrupt at Block Gap" mask="0x8" values="SDMMC_BGCR__INTBG"/>
        </register>
        <register name="SDMMC_WCR" offset="0x2B" rw="RW" size="1" initval="0x00" caption="Wakeup Control Register">
          <bitfield name="WKENCINT" caption="Wakeup Event Enable on Card Interrupt" mask="0x1" values="SDMMC_WCR__WKENCINT"/>
        </register>
        <register name="SDMMC_CCR" offset="0x2C" rw="RW" size="2" initval="0x0000" caption="Clock Control Register">
          <bitfield name="INTCLKEN" caption="Internal Clock Enable" mask="0x1" values="SDMMC_CCR__INTCLKEN"/>
          <bitfield name="INTCLKS" caption="Internal Clock Stable" mask="0x2" values="SDMMC_CCR__INTCLKS"/>
          <bitfield name="SDCLKEN" caption="SD Clock Enable" mask="0x4" values="SDMMC_CCR__SDCLKEN"/>
          <bitfield name="CLKGSEL" caption="Clock Generator Select" mask="0x20" values="SDMMC_CCR__CLKGSEL"/>
          <bitfield name="USDCLKFSEL" caption="Upper Bits of SDCLK Frequency Select" mask="0xC0"/>
          <bitfield name="SDCLKFSEL" caption="SDCLK Frequency Select" mask="0xFF00"/>
        </register>
        <register name="SDMMC_TCR" offset="0x2E" rw="RW" size="1" initval="0x00" caption="Timeout Control Register">
          <bitfield name="DTCVAL" caption="Data Timeout Counter Value" mask="0xF"/>
        </register>
        <register name="SDMMC_SRR" offset="0x2F" rw="RW" size="1" initval="0x00" caption="Software Reset Register">
          <bitfield name="SWRSTALL" caption="Software reset for All" mask="0x1" values="SDMMC_SRR__SWRSTALL"/>
          <bitfield name="SWRSTCMD" caption="Software reset for CMD line" mask="0x2" values="SDMMC_SRR__SWRSTCMD"/>
          <bitfield name="SWRSTDAT" caption="Software reset for DAT line" mask="0x4" values="SDMMC_SRR__SWRSTDAT"/>
        </register>
        <register name="SDMMC_NISTR" offset="0x30" rw="RW" size="2" initval="0x0000" caption="Normal Interrupt Status Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDC" caption="Command Complete" mask="0x1" values="SDMMC_NISTR__CMDC"/>
          <bitfield modes="SD_SDIO" name="TRFC" caption="Transfer Complete" mask="0x2" values="SDMMC_NISTR__TRFC"/>
          <bitfield modes="SD_SDIO" name="BLKGE" caption="Block Gap Event" mask="0x4" values="SDMMC_NISTR__BLKGE"/>
          <bitfield modes="SD_SDIO" name="DMAINT" caption="DMA Interrupt" mask="0x8" values="SDMMC_NISTR_SD_SDIO__DMAINT"/>
          <bitfield caption="Buffer Write Ready" mask="0x00000010" name="BWRRDY" modes="SD_SDIO"/>
          <bitfield caption="Buffer Read Ready" mask="0x00000020" name="BRDRDY" modes="SD_SDIO"/>
          <bitfield modes="EMMC" name="DMAINT" caption="DMA Interrupt" mask="0x8" values="SDMMC_NISTR_EMMC__DMAINT"/>
          <bitfield caption="Error Interrupt" mask="0x00008000" name="ERRINT" modes="SD_SDIO"/>
          <bitfield caption="Command Complete" mask="0x00000001" name="CMDC" modes="EMMC"/>
          <bitfield modes="EMMC" name="BWRRDY" caption="Buffer Write Ready" mask="0x10" values="SDMMC_NISTR__BWRRDY"/>
          <bitfield caption="Block Gap Event" mask="0x00000004" name="BLKGE" modes="EMMC"/>
          <bitfield caption="DMA Interrupt" mask="0x00000008" name="DMAINT" modes="EMMC"/>
          <bitfield modes="EMMC" name="BRDRDY" caption="Buffer Read Ready" mask="0x20" values="SDMMC_NISTR__BRDRDY"/>
          <bitfield modes="SD_SDIO" name="CINT" caption="Card Interrupt" mask="0x100" values="SDMMC_NISTR__CINT"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received" mask="0x4000" values="SDMMC_NISTR__BOOTAR"/>
          <bitfield modes="EMMC" name="ERRINT" caption="Error Interrupt" mask="0x8000" values="SDMMC_NISTR__ERRINT"/>
        </register>
        <register name="SDMMC_EISTR" offset="0x32" rw="RW" size="2" initval="0x0000" caption="Error Interrupt Status Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDTEO" caption="Command Timeout Error" mask="0x1"/>
          <bitfield modes="SD_SDIO" name="CMDCRC" caption="Command CRC Error" mask="0x2"/>
          <bitfield modes="SD_SDIO" name="CMDEND" caption="Command End Bit Error" mask="0x4" values="SDMMC_EISTR__CMDEND"/>
          <bitfield modes="SD_SDIO" name="CMDIDX" caption="Command Index Error" mask="0x8" values="SDMMC_EISTR__CMDIDX"/>
          <bitfield modes="SD_SDIO" name="DATTEO" caption="Data Timeout Error" mask="0x10" values="SDMMC_EISTR__DATTEO"/>
          <bitfield caption="Data End Bit Error" mask="0x00000040" name="DATEND" modes="SD_SDIO"/>
          <bitfield caption="Current Limit Error" mask="0x00000080" name="CURLIM" modes="SD_SDIO"/>
          <bitfield caption="Auto CMD Error" mask="0x00000100" name="ACMD" modes="SD_SDIO"/>
          <bitfield caption="ADMA Error" mask="0x00000200" name="ADMA" modes="SD_SDIO"/>
          <bitfield caption="Command Timeout Error" mask="0x00000001" name="CMDTEO" modes="EMMC"/>
          <bitfield caption="Command CRC Error" mask="0x00000002" name="CMDCRC" modes="EMMC"/>
          <bitfield caption="Command End Bit Error" mask="0x00000004" name="CMDEND" modes="EMMC"/>
          <bitfield caption="Command Index Error" mask="0x00000008" name="CMDIDX" modes="EMMC"/>
          <bitfield modes="EMMC" name="DATTEO" caption="Data Timeout error" mask="0x10" values="SDMMC_EISTR__DATTEO"/>
          <bitfield modes="EMMC" name="DATCRC" caption="Data CRC Error" mask="0x20" values="SDMMC_EISTR__DATCRC"/>
          <bitfield modes="SD_SDIO" name="DATCRC" caption="Data CRC error" mask="0x20" values="SDMMC_EISTR__DATCRC"/>
          <bitfield modes="EMMC" name="DATEND" caption="Data End Bit Error" mask="0x40" values="SDMMC_EISTR__DATEND"/>
          <bitfield modes="EMMC" name="CURLIM" caption="Current Limit Error" mask="0x80" values="SDMMC_EISTR__CURLIM"/>
          <bitfield modes="EMMC" name="ACMD" caption="Auto CMD Error" mask="0x100" values="SDMMC_EISTR__ACMD"/>
          <bitfield modes="EMMC" name="ADMA" caption="ADMA Error" mask="0x200" values="SDMMC_EISTR__ADMA"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error" mask="0x1000" values="SDMMC_EISTR__BOOTAE"/>
        </register>
        <register name="SDMMC_NISTER" offset="0x34" rw="RW" size="2" initval="0x0000" caption="Normal Interrupt Status Enable Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDC" caption="Command Complete Status Enable" mask="0x1" values="SDMMC_NISTER__CMDC"/>
          <bitfield modes="SD_SDIO" name="TRFC" caption="Transfer Complete Status Enable" mask="0x2" values="SDMMC_NISTER__TRFC"/>
          <bitfield modes="SD_SDIO" name="BLKGE" caption="Block Gap Event Status Enable" mask="0x4" values="SDMMC_NISTER__BLKGE"/>
          <bitfield modes="SD_SDIO" name="DMAINT" caption="DMA Interrupt Status Enable" mask="0x8" values="SDMMC_NISTER__DMAINT"/>
          <bitfield modes="SD_SDIO" name="BWRRDY" caption="Buffer Write Ready Status Enable" mask="0x10" values="SDMMC_NISTER__BWRRDY"/>
          <bitfield modes="SD_SDIO" name="BRDRDY" caption="Buffer Read Ready Status Enable" mask="0x20" values="SDMMC_NISTER__BRDRDY"/>
          <bitfield modes="SD_SDIO" name="CINT" caption="Card Interrupt Status Enable" mask="0x100" values="SDMMC_NISTER__CINT"/>
          <bitfield caption="Command Complete Status Enable" mask="0x00000001" name="CMDC" values="SDMMC_NISTER_EMMC__CMDC" modes="EMMC"/>
          <bitfield caption="Transfer Complete Status Enable" mask="0x00000002" name="TRFC" values="SDMMC_NISTER_EMMC__TRFC" modes="EMMC"/>
          <bitfield caption="Block Gap Event Status Enable" mask="0x00000004" name="BLKGE" values="SDMMC_NISTER_EMMC__BLKGE" modes="EMMC"/>
          <bitfield caption="DMA Interrupt Status Enable" mask="0x00000008" name="DMAINT" values="SDMMC_NISTER_EMMC__DMAINT" modes="EMMC"/>
          <bitfield caption="Buffer Write Ready Status Enable" mask="0x00000010" name="BWRRDY" values="SDMMC_NISTER_EMMC__BWRRDY" modes="EMMC"/>
          <bitfield caption="Buffer Read Ready Status Enable" mask="0x00000020" name="BRDRDY" values="SDMMC_NISTER_EMMC__BRDRDY" modes="EMMC"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received Status Enable" mask="0x4000" values="SDMMC_NISTER__BOOTAR"/>
        </register>
        <register name="SDMMC_EISTER" offset="0x36" rw="RW" size="2" initval="0x0000" caption="Error Interrupt Status Enable Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDTEO" caption="Command Timeout Error Status Enable" mask="0x1" values="SDMMC_EISTER__CMDTEO"/>
          <bitfield modes="SD_SDIO" name="CMDCRC" caption="Command CRC Error Status Enable" mask="0x2" values="SDMMC_EISTER__CMDCRC"/>
          <bitfield modes="SD_SDIO" name="CMDEND" caption="Command End Bit Error Status Enable" mask="0x4" values="SDMMC_EISTER__CMDEND"/>
          <bitfield modes="SD_SDIO" name="CMDIDX" caption="Command Index Error Status Enable" mask="0x8" values="SDMMC_EISTER__CMDIDX"/>
          <bitfield modes="SD_SDIO" name="DATTEO" caption="Data Timeout Error Status Enable" mask="0x10" values="SDMMC_EISTER__DATTEO"/>
          <bitfield modes="SD_SDIO" name="DATCRC" caption="Data CRC Error Status Enable" mask="0x20" values="SDMMC_EISTER__DATCRC"/>
          <bitfield modes="SD_SDIO" name="DATEND" caption="Data End Bit Error Status Enable" mask="0x40" values="SDMMC_EISTER__DATEND"/>
          <bitfield modes="SD_SDIO" name="CURLIM" caption="Current Limit Error Status Enable" mask="0x80" values="SDMMC_EISTER__CURLIM"/>
          <bitfield modes="SD_SDIO" name="ACMD" caption="Auto CMD Error Status Enable" mask="0x100" values="SDMMC_EISTER__ACMD"/>
          <bitfield modes="SD_SDIO" name="ADMA" caption="ADMA Error Status Enable" mask="0x200" values="SDMMC_EISTER__ADMA"/>
          <bitfield caption="Command Timeout Error Status Enable" mask="0x00000001" name="CMDTEO" values="SDMMC_EISTER_EMMC__CMDTEO" modes="EMMC"/>
          <bitfield caption="Command CRC Error Status Enable" mask="0x00000002" name="CMDCRC" values="SDMMC_EISTER_EMMC__CMDCRC" modes="EMMC"/>
          <bitfield caption="Command End Bit Error Status Enable" mask="0x00000004" name="CMDEND" values="SDMMC_EISTER_EMMC__CMDEND" modes="EMMC"/>
          <bitfield caption="Command Index Error Status Enable" mask="0x00000008" name="CMDIDX" values="SDMMC_EISTER_EMMC__CMDIDX" modes="EMMC"/>
          <bitfield caption="Data Timeout Error Status Enable" mask="0x00000010" name="DATTEO" values="SDMMC_EISTER_EMMC__DATTEO" modes="EMMC"/>
          <bitfield caption="Data CRC Error Status Enable" mask="0x00000020" name="DATCRC" values="SDMMC_EISTER_EMMC__DATCRC" modes="EMMC"/>
          <bitfield caption="Data End Bit Error Status Enable" mask="0x00000040" name="DATEND" values="SDMMC_EISTER_EMMC__DATEND" modes="EMMC"/>
          <bitfield caption="Current Limit Error Status Enable" mask="0x00000080" name="CURLIM" values="SDMMC_EISTER_EMMC__CURLIM" modes="EMMC"/>
          <bitfield caption="Auto CMD Error Status Enable" mask="0x00000100" name="ACMD" values="SDMMC_EISTER_EMMC__ACMD" modes="EMMC"/>
          <bitfield caption="ADMA Error Status Enable" mask="0x00000200" name="ADMA" values="SDMMC_EISTER_EMMC__ADMA" modes="EMMC"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error Status Enable" mask="0x1000" values="SDMMC_EISTER__BOOTAE"/>
        </register>
        <register name="SDMMC_NISIER" offset="0x38" rw="RW" size="2" initval="0x0000" caption="Normal Interrupt Signal Enable Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDC" caption="Command Complete Signal Enable" mask="0x1" values="SDMMC_NISIER__CMDC"/>
          <bitfield modes="SD_SDIO" name="TRFC" caption="Transfer Complete Signal Enable" mask="0x2" values="SDMMC_NISIER__TRFC"/>
          <bitfield modes="SD_SDIO" name="BLKGE" caption="Block Gap Event Signal Enable" mask="0x4" values="SDMMC_NISIER__BLKGE"/>
          <bitfield modes="SD_SDIO" name="DMAINT" caption="DMA Interrupt Signal Enable" mask="0x8" values="SDMMC_NISIER__DMAINT"/>
          <bitfield modes="SD_SDIO" name="BWRRDY" caption="Buffer Write Ready Signal Enable" mask="0x10" values="SDMMC_NISIER__BWRRDY"/>
          <bitfield modes="SD_SDIO" name="BRDRDY" caption="Buffer Read Ready Signal Enable" mask="0x20" values="SDMMC_NISIER__BRDRDY"/>
          <bitfield modes="SD_SDIO" name="CINT" caption="Card Interrupt Signal Enable" mask="0x100" values="SDMMC_NISIER__CINT"/>
          <bitfield caption="Command Complete Signal Enable" mask="0x00000001" name="CMDC" values="SDMMC_NISIER_EMMC__CMDC" modes="EMMC"/>
          <bitfield caption="Transfer Complete Signal Enable" mask="0x00000002" name="TRFC" values="SDMMC_NISIER_EMMC__TRFC" modes="EMMC"/>
          <bitfield caption="Block Gap Event Signal Enable" mask="0x00000004" name="BLKGE" values="SDMMC_NISIER_EMMC__BLKGE" modes="EMMC"/>
          <bitfield caption="DMA Interrupt Signal Enable" mask="0x00000008" name="DMAINT" values="SDMMC_NISIER_EMMC__DMAINT" modes="EMMC"/>
          <bitfield caption="Buffer Write Ready Signal Enable" mask="0x00000010" name="BWRRDY" values="SDMMC_NISIER_EMMC__BWRRDY" modes="EMMC"/>
          <bitfield caption="Buffer Read Ready Signal Enable" mask="0x00000020" name="BRDRDY" values="SDMMC_NISIER_EMMC__BRDRDY" modes="EMMC"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received Signal Enable" mask="0x4000" values="SDMMC_NISIER__BOOTAR"/>
        </register>
        <register name="SDMMC_EISIER" offset="0x3A" rw="RW" size="2" initval="0x0000" caption="Error Interrupt Signal Enable Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDTEO" caption="Command Timeout Error Signal Enable" mask="0x1" values="SDMMC_EISIER__CMDTEO"/>
          <bitfield modes="SD_SDIO" name="CMDCRC" caption="Command CRC Error Signal Enable" mask="0x2" values="SDMMC_EISIER__CMDCRC"/>
          <bitfield modes="SD_SDIO" name="CMDEND" caption="Command End Bit Error Signal Enable" mask="0x4" values="SDMMC_EISIER__CMDEND"/>
          <bitfield modes="SD_SDIO" name="CMDIDX" caption="Command Index Error Signal Enable" mask="0x8" values="SDMMC_EISIER__CMDIDX"/>
          <bitfield modes="SD_SDIO" name="DATTEO" caption="Data Timeout Error Signal Enable" mask="0x10" values="SDMMC_EISIER__DATTEO"/>
          <bitfield modes="SD_SDIO" name="DATCRC" caption="Data CRC Error Signal Enable" mask="0x20" values="SDMMC_EISIER__DATCRC"/>
          <bitfield modes="SD_SDIO" name="DATEND" caption="Data End Bit Error Signal Enable" mask="0x40" values="SDMMC_EISIER__DATEND"/>
          <bitfield modes="SD_SDIO" name="CURLIM" caption="Current Limit Error Signal Enable" mask="0x80" values="SDMMC_EISIER__CURLIM"/>
          <bitfield modes="SD_SDIO" name="ACMD" caption="Auto CMD Error Signal Enable" mask="0x100" values="SDMMC_EISIER__ACMD"/>
          <bitfield modes="SD_SDIO" name="ADMA" caption="ADMA Error Signal Enable" mask="0x200" values="SDMMC_EISIER__ADMA"/>
          <bitfield caption="Command Timeout Error Signal Enable" mask="0x00000001" name="CMDTEO" values="SDMMC_EISIER_EMMC__CMDTEO" modes="EMMC"/>
          <bitfield caption="Command CRC Error Signal Enable" mask="0x00000002" name="CMDCRC" values="SDMMC_EISIER_EMMC__CMDCRC" modes="EMMC"/>
          <bitfield caption="Command End Bit Error Signal Enable" mask="0x00000004" name="CMDEND" values="SDMMC_EISIER_EMMC__CMDEND" modes="EMMC"/>
          <bitfield caption="Command Index Error Signal Enable" mask="0x00000008" name="CMDIDX" values="SDMMC_EISIER_EMMC__CMDIDX" modes="EMMC"/>
          <bitfield caption="Data Timeout Error Signal Enable" mask="0x00000010" name="DATTEO" values="SDMMC_EISIER_EMMC__DATTEO" modes="EMMC"/>
          <bitfield caption="Data CRC Error Signal Enable" mask="0x00000020" name="DATCRC" values="SDMMC_EISIER_EMMC__DATCRC" modes="EMMC"/>
          <bitfield caption="Data End Bit Error Signal Enable" mask="0x00000040" name="DATEND" values="SDMMC_EISIER_EMMC__DATEND" modes="EMMC"/>
          <bitfield caption="Current Limit Error Signal Enable" mask="0x00000080" name="CURLIM" values="SDMMC_EISIER_EMMC__CURLIM" modes="EMMC"/>
          <bitfield caption="Auto CMD Error Signal Enable" mask="0x00000100" name="ACMD" values="SDMMC_EISIER_EMMC__ACMD" modes="EMMC"/>
          <bitfield caption="ADMA Error Signal Enable" mask="0x00000200" name="ADMA" values="SDMMC_EISIER_EMMC__ADMA" modes="EMMC"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error Signal Enable" mask="0x1000" values="SDMMC_EISIER__BOOTAE"/>
        </register>
        <register name="SDMMC_ACESR" offset="0x3C" rw="R" size="2" initval="0x0000" caption="Auto CMD Error Status Register">
          <bitfield name="ACMD12NE" caption="Auto CMD12 Not Executed" mask="0x1" values="SDMMC_ACESR__ACMD12NE"/>
          <bitfield name="ACMDTEO" caption="Auto CMD Timeout Error" mask="0x2"/>
          <bitfield name="ACMDCRC" caption="Auto CMD CRC Error" mask="0x4"/>
          <bitfield name="ACMDEND" caption="Auto CMD End Bit Error" mask="0x8" values="SDMMC_ACESR__ACMDEND"/>
          <bitfield name="ACMDIDX" caption="Auto CMD Index Error" mask="0x10" values="SDMMC_ACESR__ACMDIDX"/>
          <bitfield name="CMDNI" caption="Command Not Issued by Auto CMD12 Error" mask="0x80" values="SDMMC_ACESR__CMDNI"/>
        </register>
        <register name="SDMMC_HC2R" offset="0x3E" rw="RW" size="2" initval="0x0000" caption="Host Control 2 Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="ASINTEN" caption="Asynchronous Interrupt Enable" mask="0x4000" values="SDMMC_HC2R__ASINTEN"/>
          <bitfield name="PVALEN" caption="Preset Value Enable" mask="0x8000" values="SDMMC_HC2R__PVALEN"/>
        </register>
        <register name="SDMMC_CA0R" offset="0x40" rw="RW" size="4" initval="0x27E832B2" caption="Capabilities 0 Register">
          <bitfield name="TEOCLKF" caption="Timeout Clock Frequency" mask="0x3F"/>
          <bitfield name="TEOCLKU" caption="Timeout Clock Unit" mask="0x80" values="SDMMC_CA0R__TEOCLKU"/>
          <bitfield name="BASECLKF" caption="Base Clock Frequency" mask="0xFF00"/>
          <bitfield name="MAXBLKL" caption="Max Block Length" mask="0x30000" values="SDMMC_CA0R__MAXBLKL"/>
          <bitfield name="ED8SUP" caption="8-Bit Support for Embedded Device" mask="0x40000" values="SDMMC_CA0R__ED8SUP"/>
          <bitfield name="ADMA2SUP" caption="ADMA2 Support" mask="0x80000" values="SDMMC_CA0R__ADMA2SUP"/>
          <bitfield name="HSSUP" caption="High Speed Support" mask="0x200000" values="SDMMC_CA0R__HSSUP"/>
          <bitfield name="SDMASUP" caption="SDMA Support" mask="0x400000" values="SDMMC_CA0R__SDMASUP"/>
          <bitfield name="SRSUP" caption="Suspend/Resume Support" mask="0x800000" values="SDMMC_CA0R__SRSUP"/>
          <bitfield name="V33VSUP" caption="Voltage Support 3.3V" mask="0x1000000" values="SDMMC_CA0R__V33VSUP"/>
          <bitfield name="V30VSUP" caption="Voltage Support 3.0V" mask="0x2000000" values="SDMMC_CA0R__V30VSUP"/>
          <bitfield name="V18VSUP" caption="Voltage Support 1.8V" mask="0x4000000" values="SDMMC_CA0R__V18VSUP"/>
          <bitfield name="SB64SUP" caption="64-Bit System Bus Support" mask="0x10000000" values="SDMMC_CA0R__SB64SUP"/>
          <bitfield name="ASINTSUP" caption="Asynchronous Interrupt Support" mask="0x20000000" values="SDMMC_CA0R__ASINTSUP"/>
          <bitfield name="SLTYPE" caption="Slot Type" mask="0xC0000000" values="SDMMC_CA0R__SLTYPE"/>
        </register>
        <register name="SDMMC_CA1R" offset="0x44" rw="RW" size="4" initval="0x27E832B2" caption="Capabilities 1 Register">
          <bitfield name="SDR50SUP" caption="SDR50 Support" mask="0x1" values="SDMMC_CA1R__SDR50SUP"/>
          <bitfield name="SDR104SUP" caption="SDR104 Support" mask="0x2" values="SDMMC_CA1R__SDR104SUP"/>
          <bitfield name="DDR50SUP" caption="DDR50 Support" mask="0x4" values="SDMMC_CA1R__DDR50SUP"/>
          <bitfield name="DRVASUP" caption="Driver Type A Support" mask="0x10" values="SDMMC_CA1R__DRVASUP"/>
          <bitfield name="DRVCSUP" caption="Driver Type C Support" mask="0x20" values="SDMMC_CA1R__DRVCSUP"/>
          <bitfield name="DRVDSUP" caption="Driver Type D Support" mask="0x40" values="SDMMC_CA1R__DRVDSUP"/>
          <bitfield name="CLKMULT" caption="Clock Multiplier" mask="0xFF0000"/>
        </register>
        <register name="SDMMC_MCCAR" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Maximum Current Capabilities Register">
          <bitfield name="MAXCUR33V" caption="Maximum Current for 3.3V" mask="0xFF"/>
          <bitfield name="MAXCUR30V" caption="Maximum Current for 3.0V" mask="0xFF00"/>
          <bitfield name="MAXCUR18V" caption="Maximum Current for 1.8V" mask="0xFF0000"/>
        </register>
        <register name="SDMMC_FERACES" offset="0x50" rw="W" size="2" caption="Force Event Register for Auto CMD Error Status">
          <bitfield name="ACMD12NE" caption="Force Event for Auto CMD12 Not Executed" mask="0x1"/>
          <bitfield name="ACMDTEO" caption="Force Event for Auto CMD Timeout Error" mask="0x2"/>
          <bitfield name="ACMDCRC" caption="Force Event for Auto CMD CRC Error" mask="0x4"/>
          <bitfield name="ACMDEND" caption="Force Event for Auto CMD End Bit Error" mask="0x8"/>
          <bitfield name="ACMDIDX" caption="Force Event for Auto CMD Index Error" mask="0x10"/>
          <bitfield name="CMDNI" caption="Force Event for Command Not Issued by Auto CMD12 Error" mask="0x80"/>
        </register>
        <register name="SDMMC_FEREIS" offset="0x52" rw="W" size="2" caption="Force Event Register for Error Interrupt Status">
          <bitfield name="CMDTEO" caption="Force Event for Command Timeout Error" mask="0x1"/>
          <bitfield name="CMDCRC" caption="Force Event for Command CRC Error" mask="0x2"/>
          <bitfield name="CMDEND" caption="Force Event for Command End Bit Error" mask="0x4"/>
          <bitfield name="CMDIDX" caption="Force Event for Command Index Error" mask="0x8"/>
          <bitfield name="DATTEO" caption="Force Event for Data Timeout error" mask="0x10"/>
          <bitfield name="DATCRC" caption="Force Event for Data CRC error" mask="0x20"/>
          <bitfield name="DATEND" caption="Force Event for Data End Bit Error" mask="0x40"/>
          <bitfield name="CURLIM" caption="Force Event for Current Limit Error" mask="0x80"/>
          <bitfield name="ACMD" caption="Force Event for Auto CMD Error" mask="0x100"/>
          <bitfield name="ADMA" caption="Force Event for ADMA Error" mask="0x200"/>
          <bitfield name="BOOTAE" caption="Force Event for Boot Acknowledge Error" mask="0x1000"/>
        </register>
        <register name="SDMMC_AESR" offset="0x54" rw="R" size="1" initval="0x00" caption="ADMA Error Status Register">
          <bitfield name="ERRST" caption="ADMA Error State" mask="0x3" values="SDMMC_AESR__ERRST"/>
          <bitfield name="LMIS" caption="ADMA Length Mismatch Error" mask="0x4" values="SDMMC_AESR__LMIS"/>
        </register>
        <register name="SDMMC_ASAR0" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="ADMA System Address Register 0">
          <bitfield name="ADMASA" caption="ADMA System Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_PVR" offset="0x60" rw="RW" size="2" count="3" initval="0x0000" caption="Preset Value Register x (for initialization)">
          <bitfield name="SDCLKFSEL" caption="SDCLK Frequency Select" mask="0x3FF"/>
          <bitfield name="CLKGSEL" caption="Clock Generator Select" mask="0x400"/>
        </register>
        <register name="SDMMC_SISR" offset="0xFC" rw="R" size="2" initval="0x0000" caption="Slot Interrupt Status Register">
          <bitfield name="INTSSL" caption="Interrupt Signal for Each Slot" mask="0x3"/>
        </register>
        <register name="SDMMC_HCVR" offset="0xFE" rw="R" size="2" initval="0x1802" caption="Host Controller Version Register">
          <bitfield name="SVER" caption="Specification Version Number" mask="0xFF"/>
          <bitfield name="VVER" caption="Vendor Version Number" mask="0xFF00"/>
        </register>
        <register name="SDMMC_APSR" offset="0x200" rw="R" size="4" initval="0x0000000F" caption="Additional Present State Register">
          <bitfield name="HDATLL" caption="DAT[7:4] High Line Level" mask="0xF"/>
        </register>
        <register name="SDMMC_MC1R" offset="0x204" rw="RW" size="1" initval="0x00" caption="e.MMC Control 1 Register">
          <bitfield name="CMDTYP" caption="e.MMC Command Type" mask="0x3" values="SDMMC_MC1R__CMDTYP"/>
          <bitfield name="DDR" caption="e.MMC HSDDR Mode" mask="0x8" values="SDMMC_MC1R__DDR"/>
          <bitfield name="OPD" caption="e.MMC Open Drain Mode" mask="0x10" values="SDMMC_MC1R__OPD"/>
          <bitfield name="BOOTA" caption="e.MMC Boot Acknowledge Enable" mask="0x20"/>
        </register>
        <register name="SDMMC_MC2R" offset="0x205" rw="W" size="1" caption="e.MMC Control 2 Register">
          <bitfield name="SRESP" caption="e.MMC Abort Wait IRQ" mask="0x1"/>
          <bitfield name="ABOOT" caption="e.MMC Abort Boot" mask="0x2"/>
        </register>
        <register name="SDMMC_ACR" offset="0x208" rw="RW" size="4" initval="0x00" caption="AHB Control Register">
          <bitfield name="BMAX" caption="AHB Maximum Burst" mask="0x3" values="SDMMC_ACR__BMAX"/>
        </register>
        <register name="SDMMC_CC2R" offset="0x20C" rw="RW" size="4" initval="0x00000000" caption="Clock Control 2 Register">
          <bitfield name="FSDCLKD" caption="Force SDCLK Disabled" mask="0x1" values="SDMMC_CC2R__FSDCLKD"/>
        </register>
        <register name="SDMMC_CACR" offset="0x230" rw="RW" size="4" initval="0x00000000" caption="Capabilities Control Register">
          <bitfield name="CAPWREN" caption="Capabilities Write Enable" mask="0x1" values="SDMMC_CACR__CAPWREN"/>
          <bitfield name="KEY" caption="Key" mask="0xFF00" values="SDMMC_CACR__KEY"/>
        </register>
        <register name="SDMMC_DBGR" offset="0x234" rw="RW" size="4" initval="0x00000000" caption="Debug Register">
          <bitfield name="NIDBG" caption="Nonintrusive Debug" mask="0x1" values="SDMMC_DBGR__NIDBG"/>
        </register>
      </register-group>
      <value-group name="SDMMC_BSR__BOUNDARY">
        <value name="4K" caption="4-Kbyte boundary" value="0"/>
        <value name="8K" caption="8-Kbyte boundary" value="1"/>
        <value name="16K" caption="16-Kbyte boundary" value="2"/>
        <value name="32K" caption="32-Kbyte boundary" value="3"/>
        <value name="64K" caption="64-Kbyte boundary" value="4"/>
        <value name="128K" caption="128-Kbyte boundary" value="5"/>
        <value name="256k" caption="256-Kbyte boundary" value="6"/>
        <value name="512K" caption="512-Kbyte boundary" value="7"/>
      </value-group>
      <value-group name="SDMMC_TMR__DMAEN">
        <value name="DISABLED" caption="DMA functionality is disabled." value="0"/>
        <value name="ENABLED" caption="DMA functionality is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_TMR__BCEN">
        <value name="DISABLED" caption="Block count is disabled." value="0"/>
        <value name="ENABLED" caption="Block count is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_TMR__ACMDEN">
        <value name="DISABLED" caption="Auto Command Disabled" value="0"/>
        <value name="CMD12" caption="Auto CMD12 Enabled" value="1"/>
        <value name="CMD23" caption="Auto CMD23 Enabled" value="2"/>
      </value-group>
      <value-group name="SDMMC_TMR__DTDSEL">
        <value name="WRITE" caption="Writes data from the SDMMC to the device." value="0"/>
        <value name="READ" caption="Reads data from the device to the SDMMC." value="1"/>
      </value-group>
      <value-group name="SDMMC_CR__RESPTYP">
        <value name="NORESP" caption="No Response" value="0"/>
        <value name="RL136" caption="Response Length 136" value="1"/>
        <value name="RL48" caption="Response Length 48" value="2"/>
        <value name="RL48BUSY" caption="Response Length 48 with Busy" value="3"/>
      </value-group>
      <value-group name="SDMMC_CR__CMDCCEN">
        <value name="DISABLED" caption="The Command CRC Check is disabled." value="0"/>
        <value name="ENABLED" caption="The Command CRC Check is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CR__CMDICEN">
        <value name="DISABLED" caption="The Command Index Check is disabled." value="0"/>
        <value name="ENABLED" caption="The Command Index Check is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CR__DPSEL">
        <value name="0" caption="No data present" value="0"/>
        <value name="1" caption="Data present" value="1"/>
      </value-group>
      <value-group name="SDMMC_CR__CMDTYP">
        <value name="NORMAL" caption="Other commands" value="0"/>
        <value name="SUSPEND" caption="CMD52 to write &quot;Bus Suspend&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" value="1"/>
        <value name="RESUME" caption="CMD52 to write &quot;Function Select&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" value="2"/>
        <value name="ABORT" caption="CMD12, CMD52 to write &quot;I/O Abort&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" value="3"/>
      </value-group>
      <value-group name="SDMMC_PSR__CMDINHC">
        <value name="0" caption="Can issue a command using only CMD line." value="0"/>
        <value name="1" caption="Cannot issue a command." value="1"/>
      </value-group>
      <value-group name="SDMMC_PSR__CMDINHD">
        <value name="0" caption="Can issue a command which uses the DAT line(s)." value="0"/>
        <value name="1" caption="Cannot issue a command which uses the DAT line(s)." value="1"/>
      </value-group>
      <value-group name="SDMMC_PSR__DLACT">
        <value name="0" caption="DAT line inactive." value="0"/>
        <value name="1" caption="DAT line active." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__LEDCTRL">
        <value name="OFF" caption="LED off." value="0"/>
        <value name="ON" caption="LED on." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__DW">
        <value name="1_BIT" caption="1-bit mode." value="0"/>
        <value name="4_BIT" caption="4-bit mode." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__HSEN">
        <value name="0" caption="Normal Speed mode." value="0"/>
        <value name="1" caption="High Speed mode." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__DMASEL">
        <value name="SDMA" caption="SDMA is selected" value="0"/>
        <value name="ADMA32" caption="32-bit Address ADMA2 is selected" value="2"/>
      </value-group>
      <value-group name="SDMMC_HC1R__CARDDTL">
        <value name="0" caption="No card." value="0"/>
        <value name="1" caption="Card inserted." value="1"/>
      </value-group>
      <value-group caption="Data Width" name="SDMMC_HC1R_EMMC__DW">
        <value caption="1-bit mode." name="_1_BIT" value="0"/>
        <value caption="4-bit mode." name="_4_BIT" value="1"/>
      </value-group>
      <value-group caption="DMA Select" name="SDMMC_HC1R_EMMC__DMASEL">
        <value caption="SDMA is selected" name="SDMA" value="0x0"/>
        <value caption="32-bit Address ADMA2 is selected" name="ADMA32" value="0x2"/>
      </value-group>
      <value-group name="SDMMC_BGCR__STPBGR">
        <value name="0" caption="Transfer" value="0"/>
        <value name="1" caption="Stop" value="1"/>
      </value-group>
      <value-group name="SDMMC_BGCR__CONTR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restart." value="1"/>
      </value-group>
      <value-group name="SDMMC_BGCR__RWCTRL">
        <value name="0" caption="Disables Read Wait control." value="0"/>
        <value name="1" caption="Enables Read Wait control." value="1"/>
      </value-group>
      <value-group name="SDMMC_BGCR__INTBG">
        <value name="DISABLED" caption="Interrupt detection disabled." value="0"/>
        <value name="ENABLED" caption="Interrupt detection enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_WCR__WKENCINT">
        <value name="DISABLED" caption="Wakeup Event disabled." value="0"/>
        <value name="ENABLED" caption="Wakeup Event enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CCR__INTCLKEN">
        <value name="0" caption="The internal clock stops." value="0"/>
        <value name="1" caption="The internal clock oscillates." value="1"/>
      </value-group>
      <value-group name="SDMMC_CCR__INTCLKS">
        <value name="0" caption="Internal clock not ready." value="0"/>
        <value name="1" caption="Internal clock ready." value="1"/>
      </value-group>
      <value-group name="SDMMC_CCR__SDCLKEN">
        <value name="0" caption="SD Clock disabled" value="0"/>
        <value name="1" caption="SD Clock enabled" value="1"/>
      </value-group>
      <value-group name="SDMMC_CCR__CLKGSEL">
        <value name="0" caption="Divided Clock mode (BASECLK is used to generate SDCLK)." value="0"/>
        <value name="1" caption="Programmable Clock mode (MULTCLK is used to generate SDCLK)." value="1"/>
      </value-group>
      <value-group name="SDMMC_SRR__SWRSTALL">
        <value name="0" caption="Work" value="0"/>
        <value name="1" caption="Reset" value="1"/>
      </value-group>
      <value-group name="SDMMC_SRR__SWRSTCMD">
        <value name="0" caption="Work" value="0"/>
        <value name="1" caption="Reset" value="1"/>
      </value-group>
      <value-group name="SDMMC_SRR__SWRSTDAT">
        <value name="0" caption="Work" value="0"/>
        <value name="1" caption="Reset" value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__CMDC">
        <value name="0" caption="No command complete." value="0"/>
        <value name="1" caption="Command complete." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__TRFC">
        <value name="0" caption="Command execution is not complete." value="0"/>
        <value name="1" caption="Command execution is complete." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__BLKGE">
        <value name="0" caption="No block gap event." value="0"/>
        <value name="1" caption="Transaction stopped at block gap." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR_SD_SDIO__DMAINT">
        <value name="0" caption="No DMA Interrupt." value="0"/>
        <value name="1" caption="DMA Interrupt." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR_EMMC__DMAINT">
        <value name="0" caption="No DMA interrupt." value="0"/>
        <value name="1" caption="DMA interrupt." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__BWRRDY">
        <value name="0" caption="Not ready to write buffer." value="0"/>
        <value name="1" caption="Ready to write buffer." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__BRDRDY">
        <value name="0" caption="Not ready to read buffer." value="0"/>
        <value name="1" caption="Ready to read buffer." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__CINT">
        <value name="0" caption="No card interrupt." value="0"/>
        <value name="1" caption="Card interrupt." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__BOOTAR">
        <value name="0" caption="Boot Acknowledge pattern not received." value="0"/>
        <value name="1" caption="Boot Acknowledge pattern received." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__ERRINT">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__CMDEND">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__CMDIDX">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__DATTEO">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__DATCRC">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__DATEND">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__CURLIM">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__ACMD">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__ADMA">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__BOOTAE">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__CMDC">
        <value name="MASKED" caption="The CMDC status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDC status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__TRFC">
        <value name="MASKED" caption="The TRFC status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The TRFC status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__BLKGE">
        <value name="MASKED" caption="The BLKGE status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BLKGE status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__DMAINT">
        <value name="MASKED" caption="The DMAINT status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The DMAINT status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__BWRRDY">
        <value name="MASKED" caption="The BWRRDY status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BWRRDY status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__BRDRDY">
        <value name="MASKED" caption="The BRDRDY status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BRDRDY status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__CINT">
        <value name="MASKED" caption="The CINT status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CINT status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__BOOTAR">
        <value name="MASKED" caption="The BOOTAR status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BOOTAR status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CMDTEO">
        <value name="MASKED" caption="The CMDTEO status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDTEO status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CMDCRC">
        <value name="MASKED" caption="The CMDCRC status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDCRC status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CMDEND">
        <value name="MASKED" caption="The CMDEND status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDEND status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CMDIDX">
        <value name="MASKED" caption="The CMDIDX status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDIDX status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__DATTEO">
        <value name="MASKED" caption="The DATTEO status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The DATTEO status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__DATCRC">
        <value name="MASKED" caption="The DATCRC status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The DATCRC status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__DATEND">
        <value name="MASKED" caption="The DATEND status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The DATEND status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CURLIM">
        <value name="MASKED" caption="The CURLIM status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CURLIM status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__ACMD">
        <value name="MASKED" caption="The ACMD status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The ACMD status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__ADMA">
        <value name="MASKED" caption="The ADMA status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The ADMA status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__BOOTAE">
        <value name="MASKED" caption="The BOOTAE status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BOOTAE status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__CMDC">
        <value name="MASKED" caption="No interrupt is generated when the CMDC status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDC status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__TRFC">
        <value name="MASKED" caption="No interrupt is generated when the TRFC status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the TRFC status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__BLKGE">
        <value name="MASKED" caption="No interrupt is generated when the BLKGE status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BLKGE status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__DMAINT">
        <value name="MASKED" caption="No interrupt is generated when the DMAINT status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the DMAINT status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__BWRRDY">
        <value name="MASKED" caption="No interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__BRDRDY">
        <value name="MASKED" caption="No interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__CINT">
        <value name="MASKED" caption="No interrupt is generated when the CINT status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CINT status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__BOOTAR">
        <value name="MASKED" caption="No interrupt is generated when the BOOTAR status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BOOTAR status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CMDTEO">
        <value name="MASKED" caption="No interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CMDCRC">
        <value name="MASKED" caption="No interrupt is generated when the CDMCRC status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDCRC status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CMDEND">
        <value name="MASKED" caption="No interrupt is generated when the CMDEND status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDEND status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CMDIDX">
        <value name="MASKED" caption="No interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__DATTEO">
        <value name="MASKED" caption="No interrupt is generated when the DATTEO status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the DATTEO status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__DATCRC">
        <value name="MASKED" caption="No interrupt is generated when the DATCRC status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the DATCRC status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__DATEND">
        <value name="MASKED" caption="No interrupt is generated when the DATEND status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the DATEND status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CURLIM">
        <value name="MASKED" caption="No interrupt is generated when the CURLIM status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CURLIM status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__ACMD">
        <value name="MASKED" caption="No interrupt is generated when the ACMD status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the ACMD status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__ADMA">
        <value name="MASKED" caption="No interrupt is generated when the ADMA status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the ADMA status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__BOOTAE">
        <value name="MASKED" caption="No interrupt is generated when the BOOTAE status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BOOTAE status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACESR__ACMD12NE">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACESR__ACMDEND">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACESR__ACMDIDX">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACESR__CMDNI">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC2R__ASINTEN">
        <value name="0" caption="Disabled" value="0"/>
        <value name="1" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="SDMMC_HC2R__PVALEN">
        <value name="0" caption="SDCLK and Driver strength are controlled by the user." value="0"/>
        <value name="1" caption="Automatic selection by Preset Value is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__TEOCLKU">
        <value name="0" caption="KHz" value="0"/>
        <value name="1" caption="MHz" value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__MAXBLKL">
        <value name="512" caption="512 bytes" value="0"/>
        <value name="1024" caption="1024 bytes" value="1"/>
        <value name="2048" caption="2048 bytes" value="2"/>
      </value-group>
      <value-group name="SDMMC_CA0R__ED8SUP">
        <value name="0" caption="8-bit bus width not supported." value="0"/>
        <value name="1" caption="8-bit bus width supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__ADMA2SUP">
        <value name="0" caption="ADMA2 not supported." value="0"/>
        <value name="1" caption="ADMA2 supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__HSSUP">
        <value name="0" caption="High Speed not supported." value="0"/>
        <value name="1" caption="High Speed supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__SDMASUP">
        <value name="0" caption="SDMA not supported." value="0"/>
        <value name="1" caption="SDMA supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__SRSUP">
        <value name="0" caption="Suspend/Resume not supported." value="0"/>
        <value name="1" caption="Suspend/Resume supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__V33VSUP">
        <value name="0" caption="3.3V Voltage supply not supported." value="0"/>
        <value name="1" caption="3.3V Voltage supply supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__V30VSUP">
        <value name="0" caption="3.0V Voltage supply not supported." value="0"/>
        <value name="1" caption="3.0V Voltage supply supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__V18VSUP">
        <value name="0" caption="1.8V Voltage supply not supported." value="0"/>
        <value name="1" caption="1.8V Voltage supply supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__SB64SUP">
        <value name="0" caption="64-bit address bus not supported." value="0"/>
        <value name="1" caption="64-bit address bus supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__ASINTSUP">
        <value name="0" caption="Asynchronous interrupt not supported." value="0"/>
        <value name="1" caption="Asynchronous interrupt supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__SLTYPE">
        <value name="REMOVABLECARD" caption="Removable Card Slot" value="0"/>
        <value name="EMBEDDED" caption="Embedded Slot for One Device" value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__SDR50SUP">
        <value name="0" caption="SDR50 mode is not supported." value="0"/>
        <value name="1" caption="SDR50 mode is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__SDR104SUP">
        <value name="0" caption="SDR104 mode is not supported." value="0"/>
        <value name="1" caption="SDR104 mode is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__DDR50SUP">
        <value name="0" caption="DDR50 mode is not supported." value="0"/>
        <value name="1" caption="DDR50 mode is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__DRVASUP">
        <value name="0" caption="Driver type A is not supported." value="0"/>
        <value name="1" caption="Driver type A is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__DRVCSUP">
        <value name="0" caption="Driver type C is not supported." value="0"/>
        <value name="1" caption="Driver type C is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__DRVDSUP">
        <value name="0" caption="Driver type D is not supported." value="0"/>
        <value name="1" caption="Driver type D is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_AESR__ERRST">
        <value name="STOP" caption="(Stop DMA) SDMMC_ASAR points to the descriptor following the error descriptor" value="0"/>
        <value name="FDS" caption="(Fetch Descriptor) SDMMC_ASAR points to the error descriptor" value="1"/>
        <value name="TFR" caption="(Transfer Data) SDMMC_ASAR points to the descriptor following the error descriptor" value="3"/>
      </value-group>
      <value-group name="SDMMC_AESR__LMIS">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC1R__CMDTYP">
        <value name="NORMAL" caption="The command is not an e.MMC specific command." value="0"/>
        <value name="WAITIRQ" caption="This bit must be set to 1 when the e.MMC is in Interrupt mode (CMD40). See &quot;Interrupt Mode&quot; in the Embedded MultiMedia Card (e.MMC) Electrical Standard 4.51." value="1"/>
        <value name="STREAM" caption="This bit must be set to 1 in the case of Stream Read(CMD11) or Stream Write (CMD20). Only effective for e.MMC up to revision 4.41." value="2"/>
        <value name="BOOT" caption="Starts a Boot Operation mode at the next write to SDMMC_CR. Boot data are read directly from e.MMC device." value="3"/>
      </value-group>
      <value-group name="SDMMC_MC1R__DDR">
        <value name="0" caption="High Speed DDR is not selected." value="0"/>
        <value name="1" caption="High Speed DDR is selected." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC1R__OPD">
        <value name="0" caption="The command line is in push-pull." value="0"/>
        <value name="1" caption="The command line is in open drain." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACR__BMAX">
        <value name="INCR16" caption="The maximum burst size is INCR16." value="0"/>
        <value name="INCR8" caption="The maximum burst size is INCR8." value="1"/>
        <value name="INCR4" caption="The maximum burst size is INCR4." value="2"/>
        <value name="SINGLE" caption="Only SINGLE transfers are performed." value="3"/>
      </value-group>
      <value-group name="SDMMC_CC2R__FSDCLKD">
        <value name="0" caption="The SDCLK is forced and it cannot be stopped immediately after the transaction." value="0"/>
        <value name="1" caption="The SDCLK is not forced and it can be stopped immediately after the transaction." value="1"/>
      </value-group>
      <value-group name="SDMMC_CACR__CAPWREN">
        <value name="0" caption="Capabilities registers (SDMMC_CA0R, SDMMC_CA1R and SDMMC_MCCAR) cannot be written." value="0"/>
        <value name="1" caption="Capabilities registers (SDMMC_CA0R, SDMMC_CA1R and SDMMC_MCCAR) can be written." value="1"/>
      </value-group>
      <value-group name="SDMMC_CACR__KEY">
        <value name="KEY" caption="Writing any other value in this field aborts the write operation of the CAPWREN bit. Always reads as 0." value="0x46"/>
      </value-group>
      <value-group name="SDMMC_DBGR__NIDBG">
        <value name="DISABLED" caption="Reading the SDMMC_BDPR via debugger increments the dual port RAM read pointer." value="0"/>
        <value name="ENABLED" caption="Reading the SDMMC_BDPR via debugger does not increment the dual port RAM read pointer." value="1"/>
      </value-group>
    </module>
    <module name="SFR" id="05159" version="0" caption="Special Function Registers">
      <register-group name="SFR" caption="Special Function Registers">
        <register name="SFR_CCFG_EBICSA" offset="0x4" rw="RW" size="4" initval="0x00000300" caption="EBI Chip Select Register">
          <bitfield name="EBI_CS1A" caption="EBI Chip Select 1 Assignment" mask="0x2" values="SFR_CCFG_EBICSA__EBI_CS1A"/>
          <bitfield name="EBI_CS2A" caption="EBI Chip Select 2 Assignment" mask="0x4" values="SFR_CCFG_EBICSA__EBI_CS2A"/>
          <bitfield name="EBI_DBPUC" caption="EBI Data Bus Pullup Configuration" mask="0x100" values="SFR_CCFG_EBICSA__EBI_DBPUC"/>
          <bitfield name="EBI_DBPDC" caption="EBI Data Bus Pulldown Configuration" mask="0x200" values="SFR_CCFG_EBICSA__EBI_DBPDC"/>
          <bitfield name="DQIEN_F" caption="Force Analog Input Comparator Configuration" mask="0x100000" values="SFR_CCFG_EBICSA__DQIEN_F"/>
          <bitfield name="NFD0_ON_D16" caption="NAND Flash Databus Selection" mask="0x1000000" values="SFR_CCFG_EBICSA__NFD0_ON_D16"/>
          <bitfield name="DDR_MP_EN" caption="DDR Multi-port Enable" mask="0x2000000" values="SFR_CCFG_EBICSA__DDR_MP_EN"/>
        </register>
        <register name="SFR_OHCIICR" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="OHCI Interrupt Configuration Register">
          <bitfield name="RES0" caption="USB PORTx Reset" mask="0x1" values="SFR_OHCIICR__RES"/>
          <bitfield name="RES1" caption="USB PORTx Reset" mask="0x2" values="SFR_OHCIICR__RES"/>
          <bitfield name="RES2" caption="USB PORTx Reset" mask="0x4" values="SFR_OHCIICR__RES"/>
          <bitfield name="ARIE" caption="OHCI Asynchronous Resume Interrupt Enable" mask="0x10" values="SFR_OHCIICR__ARIE"/>
          <bitfield name="APPSTART" caption="Reserved" mask="0x20" values="SFR_OHCIICR__APPSTART"/>
          <bitfield name="SUSP0" caption="USB PORTx" mask="0x100" values="SFR_OHCIICR__SUSP"/>
          <bitfield name="SUSP1" caption="USB PORTx" mask="0x200" values="SFR_OHCIICR__SUSP"/>
          <bitfield name="SUSP2" caption="USB PORTx" mask="0x400" values="SFR_OHCIICR__SUSP"/>
          <bitfield name="UDPPUDIS" caption="Reserved" mask="0x800000" values="SFR_OHCIICR__UDPPUDIS"/>
        </register>
        <register name="SFR_OHCIISR" offset="0x14" rw="R" size="4" initval="0x00000000" caption="OHCI Interrupt Status Register">
          <bitfield name="RIS0" caption="OHCI Resume Interrupt Status Port 0" mask="0x1" values="SFR_OHCIISR__RIS"/>
          <bitfield name="RIS1" caption="OHCI Resume Interrupt Status Port 1" mask="0x2" values="SFR_OHCIISR__RIS"/>
          <bitfield name="RIS2" caption="OHCI Resume Interrupt Status Port 2" mask="0x4" values="SFR_OHCIISR__RIS"/>
        </register>
        <register name="SFR_UTMIHSTRIM" offset="0x34" rw="RW" size="4" initval="0x00044433" caption="UTMI High-Speed Trimming Register">
          <bitfield name="SLOPE0" caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x700"/>
          <bitfield name="SLOPE1" caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x7000"/>
          <bitfield name="SLOPE2" caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x70000"/>
        </register>
        <register name="SFR_UTMIFSTRIM" offset="0x38" rw="RW" size="4" initval="0x00430211" caption="UTMI Full-Speed Trimming Register">
          <bitfield name="ZN" caption="FS Transceiver NMOS Impedance Trimming" mask="0x70000"/>
          <bitfield name="ZP" caption="FS Transceiver PMOS Impedance Trimming" mask="0x700000"/>
          <bitfield name="ZN_CAL" caption="FS Transceiver NMOS Impedance Calibration" mask="0x7000000"/>
          <bitfield name="ZP_CAL" caption="FS Transceiver PMOS Impedance Calibration" mask="0x70000000"/>
        </register>
        <register name="SFR_UTMISWAP" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="UTMI DP/DM Pin Swapping Register">
          <bitfield name="PORT0" caption="Port 0 DP/DM Pin Swapping" mask="0x1" values="SFR_UTMISWAP__PORT"/>
          <bitfield name="PORT1" caption="Port 1 DP/DM Pin Swapping" mask="0x2" values="SFR_UTMISWAP__PORT"/>
          <bitfield name="PORT2" caption="Port 2 DP/DM Pin Swapping" mask="0x4" values="SFR_UTMISWAP__PORT"/>
        </register>
        <register name="SFR_LS" offset="0xA0" rw="RW" size="4" initval="0x00000000" caption="Light Sleep Register">
          <bitfield name="LS0" caption="Light Sleep Value (GFX2D)" mask="0x1"/>
          <bitfield name="LS1" caption="Light Sleep Value (XLCDC)" mask="0x2"/>
          <bitfield name="LS2" caption="Light Sleep Value (SDMMC)" mask="0x4"/>
          <bitfield name="LS3" caption="Light Sleep Value (UDPHS)" mask="0x8"/>
          <bitfield name="LS4" caption="Light Sleep Value (XDMAC)" mask="0x10"/>
          <bitfield name="LS5" caption="Light Sleep Value (UHPHS)" mask="0x20"/>
          <bitfield name="LS6" caption="Light Sleep Value (FLEXRAM0)" mask="0x40"/>
          <bitfield name="LS7" caption="Light Sleep Value (FLEXRAM1 (OTPC))" mask="0x80"/>
          <bitfield name="LS8" caption="Light Sleep Value (ROM + OTPC)" mask="0x100"/>
          <bitfield name="LS9" caption="Light Sleep Value (ARM926)" mask="0x200"/>
          <bitfield name="LS10" caption="Light Sleep Value (CSI2DC)" mask="0x400"/>
          <bitfield name="LS11" caption="Light Sleep Value (ISC)" mask="0x800"/>
          <bitfield name="LS12" caption="Light Sleep Value (DSI)" mask="0x1000"/>
          <bitfield name="LS13" caption="Light Sleep Value (GMAC)" mask="0x2000"/>
          <bitfield name="MEM_POWER_GATING_ULP1_EN" caption="Light Sleep Value for ULP1 Power-Gated Memories" mask="0x10000" values="SFR_LS__MEM_POWER_GATING_ULP1_EN"/>
        </register>
        <register name="SFR_CAL1" offset="0xB4" rw="RW" size="4" initval="0x00000084" caption="I/O Calibration 1 Register">
          <bitfield name="CALN_M" caption="Calibration of Low Level Output Impedance of Pads with VDDIOM Supply" mask="0xF"/>
          <bitfield name="CALP_M" caption="Calibration of High Level Output Impedance of Pads with VDDIOM Supply" mask="0xF0"/>
          <bitfield name="TEST_M" caption="Enable Calibration of Low/High Level Output Impedance of Pads with VDDIOM Supply" mask="0x100"/>
        </register>
        <register name="SFR_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SFR_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SFR_WPMR__WPKEY"/>
        </register>
        <register name="SFR_PUFRUCR0" offset="0x20C" rw="RW" size="4" initval="0x00000000" caption="Quidikkey Restrict User Context 0 Register">
          <bitfield name="RESTRICT_USER_CONTEXT_0" caption="Value Connected to qk_restrict_user_context_0 input for QK" mask="0xFFFFFFFF"/>
        </register>
        <register name="SFR_PUFRUCR1" offset="0x210" rw="RW" size="4" initval="0x00000000" caption="Quidikkey Restrict User Context 1 Register">
          <bitfield name="RESTRICT_USER_CONTEXT_1" caption="Value Connected to qk_restrict_user_context_1 input for QK" mask="0xFFFFFFFF"/>
        </register>
        <register name="SFR_PUFWORUCR0" offset="0x214" rw="RW" size="4" initval="0x00000000" caption="Quidikkey Restrict User Context 0 Write Ones Register">
          <bitfield name="RESTRICT_USER_CONTEXT_0_WO" caption="Value Connected to qk_restrict_user_context_0 input for QK" mask="0xFFFFFFFF"/>
        </register>
        <register name="SFR_PUFWORUCR1" offset="0x218" rw="RW" size="4" initval="0x00000000" caption="Quidikkey Restrict User Context 1 Write Ones Register">
          <bitfield name="RESTRICT_USER_CONTEXT_1_WO" caption="Value Connected to qk_restrict_user_context_1 input for QK" mask="0xFFFFFFFF"/>
        </register>
        <register name="SFR_FLEXRAMS_CLKG_DIS" offset="0x220" rw="RW" size="4" initval="0x00000000" caption="FLEXRAMS Clock Gating Disable Register">
          <bitfield name="FLEX0_CLKG_DIS" caption="Clock Gating Disable for FLEXRAM0" mask="0x1" values="SFR_FLEXRAMS_CLKG_DIS__FLEX0_CLKG_DIS"/>
          <bitfield name="FLEX1_CLKG_DIS" caption="Clock Gating Disable for FLEXRAM1" mask="0x2" values="SFR_FLEXRAMS_CLKG_DIS__FLEX1_CLKG_DIS"/>
        </register>
        <register name="SFR_ISS_CFG" offset="0x240" rw="RW" size="4" initval="0x00000000" caption="ISS Configuration Register">
          <bitfield name="MODE" caption="DSI/CSI Selection" mask="0x1" values="SFR_ISS_CFG__MODE"/>
        </register>
        <register name="SFR_TSU_CFG" offset="0x250" rw="RW" size="4" initval="0x00000043" caption="TSU Configuration Register">
          <bitfield name="WIDTH" caption="Number of TSU Cycles to Increase GTSUCOMP Width" mask="0xFF"/>
        </register>
        <register name="SFR_REMAP_MP_DDR" offset="0x260" rw="RW" size="4" initval="0x00000000" caption="Remap Multiport DDR Register">
        </register>
      </register-group>
      <value-group name="SFR_CCFG_EBICSA__EBI_CS1A">
        <value name="0" caption="EBI Chip Select 1 is assigned to the Static Memory Controller (SMC)." value="0"/>
        <value name="1" caption="EBI Chip Select 1 is assigned to the AHB Multiport DDR-SDRAM Controller (MPDDRC)." value="1"/>
      </value-group>
      <value-group name="SFR_CCFG_EBICSA__EBI_CS2A">
        <value name="0" caption="EBI Chip Select 2 is only assigned to the SMC and EBI_NCS2 behaves as defined by the SMC." value="0"/>
        <value name="1" caption="EBI Chip Select 2 is assigned to the SMC and the NAND Flash logic is activated." value="1"/>
      </value-group>
      <value-group name="SFR_CCFG_EBICSA__EBI_DBPUC">
        <value name="0" caption="EBI D0-D15 Data Bus bits are internally pulled up to the VDDIOM power supply." value="0"/>
        <value name="1" caption="EBI D0-D15 Data Bus bits are not internally pulled up." value="1"/>
      </value-group>
      <value-group name="SFR_CCFG_EBICSA__EBI_DBPDC">
        <value name="0" caption="EBI D0-D15 Data Bus bits are not internally pulled down." value="0"/>
        <value name="1" caption="EBI D0-D15 Data Bus bits are internally pulled down to the ground." value="1"/>
      </value-group>
      <value-group name="SFR_CCFG_EBICSA__DQIEN_F">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enables the input comparator in the VDDIOM I/O data lines. Must be set to one in an initialization phase whenever an MPDDRC external component (DDR2 or LPDDR) and an SMC external component (e.g., NAND Flash) are multiplexed on the D0-D15 bus." value="1"/>
      </value-group>
      <value-group name="SFR_CCFG_EBICSA__NFD0_ON_D16">
        <value name="0" caption="NAND Flash I/Os are connected to D0-D7 (default)." value="0"/>
        <value name="1" caption="NAND Flash I/Os are connected to D16-D23." value="1"/>
      </value-group>
      <value-group name="SFR_CCFG_EBICSA__DDR_MP_EN">
        <value name="0" caption="DDR Multi-port is disabled (default)." value="0"/>
        <value name="1" caption="DDR Multi-port is enabled, performance is increased." value="1"/>
      </value-group>
      <value-group name="SFR_OHCIICR__RES">
        <value name="0" caption="No effect (USB PORTx reset released, default value)" value="0"/>
        <value name="1" caption="Resets USB PORTx." value="1"/>
      </value-group>
      <value-group name="SFR_OHCIICR__ARIE">
        <value name="0" caption="Disables interrupt." value="0"/>
        <value name="1" caption="Enables interrupt." value="1"/>
      </value-group>
      <value-group name="SFR_OHCIICR__APPSTART">
        <value name="0" caption="Must write 0." value="0"/>
      </value-group>
      <value-group name="SFR_OHCIICR__SUSP">
        <value name="0" caption="Does not suspend USB PORTx." value="0"/>
        <value name="1" caption="Forces PORTx suspend." value="1"/>
      </value-group>
      <value-group name="SFR_OHCIICR__UDPPUDIS">
        <value name="0" caption="Must write 0." value="0"/>
      </value-group>
      <value-group name="SFR_OHCIISR__RIS">
        <value name="0" caption="OHCI port resume is not detected." value="0"/>
        <value name="1" caption="OHCI port resume is detected." value="1"/>
      </value-group>
      <value-group name="SFR_UTMISWAP__PORT">
        <value name="NORMAL" caption="DP/DM normal pinout" value="0"/>
        <value name="SWAPPED" caption="DP/DM swapped pinout" value="1"/>
      </value-group>
      <value-group name="SFR_LS__MEM_POWER_GATING_ULP1_EN">
        <value name="0" caption="Light Sleep mode is not activated by the MEM_POWER_GATING_ULP1 output signal from the PMC." value="0"/>
        <value name="1" caption="Light Sleep mode is activated when the MEM_POWER_GATING_ULP1 output signal from the PMC is activated." value="1"/>
      </value-group>
      <value-group name="SFR_WPMR__WPEN">
        <value name="0" caption="Disables write protection if WPKEY corresponds to 0x534652 (&quot;SFR&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables write protection if WPKEY corresponds to 0x534652 (&quot;SFR&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SFR_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x534652"/>
      </value-group>
      <value-group name="SFR_FLEXRAMS_CLKG_DIS__FLEX0_CLKG_DIS">
        <value name="0" caption="Clock Gating is enabled." value="0"/>
        <value name="1" caption="Clock Gating is disabled." value="1"/>
      </value-group>
      <value-group name="SFR_FLEXRAMS_CLKG_DIS__FLEX1_CLKG_DIS">
        <value name="0" caption="Clock Gating is enabled." value="0"/>
        <value name="1" caption="Clock Gating is disabled." value="1"/>
      </value-group>
      <value-group name="SFR_ISS_CFG__MODE">
        <value name="CSI" caption="CSI mode" value="0x0"/>
        <value name="DSI" caption="DSI mode" value="0x1"/>
      </value-group>
    </module>
    <module name="SHA" id="6156" version="604" caption="Secure Hash Algorithm">
      <register-group name="SHA" caption="Secure Hash Algorithm">
        <register name="SHA_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Processing" mask="0x1" values="SHA_CR__START"/>
          <bitfield name="FIRST" caption="First Block of a Message" mask="0x10" values="SHA_CR__FIRST"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="SHA_CR__SWRST"/>
          <bitfield name="WUIHV" caption="Write User Initial Hash Values" mask="0x1000" values="SHA_CR__WUIHV"/>
          <bitfield name="WUIEHV" caption="Write User Initial or Expected Hash Values" mask="0x2000" values="SHA_CR__WUIEHV"/>
          <bitfield name="UNLOCK" caption="Unlock Processing" mask="0x1000000" values="SHA_CR__UNLOCK"/>
        </register>
        <register name="SHA_MR" offset="0x4" rw="RW" size="4" initval="0x0000100" caption="Mode Register">
          <bitfield name="SMOD" caption="Start Mode" mask="0x3" values="SHA_MR__SMOD"/>
          <bitfield name="AOE" caption="Always ON Enable" mask="0x8" values="SHA_MR__AOE"/>
          <bitfield name="PROCDLY" caption="Processing Delay" mask="0x10" values="SHA_MR__PROCDLY"/>
          <bitfield name="UIHV" caption="User Initial Hash Value Registers" mask="0x20" values="SHA_MR__UIHV"/>
          <bitfield name="UIEHV" caption="User Initial or Expected Hash Value Registers" mask="0x40" values="SHA_MR__UIEHV"/>
          <bitfield name="BPE" caption="Block Processing End" mask="0x80" values="SHA_MR__BPE"/>
          <bitfield name="ALGO" caption="SHA Algorithm" mask="0xF00" values="SHA_MR__ALGO"/>
          <bitfield name="TMPLCK" caption="Tamper Lock Enable" mask="0x8000" values="SHA_MR__TMPLCK"/>
          <bitfield name="DUALBUFF" caption="Dual Input Buffer" mask="0x10000" values="SHA_MR__DUALBUFF"/>
          <bitfield name="CHECK" caption="Hash Check" mask="0x3000000" values="SHA_MR__CHECK"/>
          <bitfield name="CHKCNT" caption="Check Counter" mask="0xF0000000"/>
        </register>
        <register name="SHA_IER" offset="0x10" rw="W" size="4" atomic-op="set:SHA_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Enable" mask="0x100"/>
          <bitfield name="CHECKF" caption="Check Done Interrupt Enable" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x1000000"/>
        </register>
        <register name="SHA_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:SHA_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Disable" mask="0x100"/>
          <bitfield name="CHECKF" caption="Check Done Interrupt Disable" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x1000000"/>
        </register>
        <register name="SHA_IMR" offset="0x18" rw="R" size="4" initval="0x0" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Mask" mask="0x100"/>
          <bitfield name="CHECKF" caption="Check Done Interrupt Mask" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x1000000"/>
        </register>
        <register name="SHA_ISR" offset="0x1C" rw="R" size="4" initval="0x0" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready (cleared by writing a 1 to bit SWRST or START in SHA_CR, or by reading SHA_IODATARx)" mask="0x1" values="SHA_ISR__DATRDY"/>
          <bitfield name="WRDY" caption="Input Data Register Write Ready" mask="0x10" values="SHA_ISR__WRDY"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Status (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x100" values="SHA_ISR__URAD"/>
          <bitfield name="URAT" caption="Unspecified Register Access Type (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x7000"/>
          <bitfield name="CHECKF" caption="Check Done Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x10000" values="SHA_ISR__CHECKF"/>
          <bitfield name="CHKST" caption="Check Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0xF00000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event" mask="0x1000000" values="SHA_ISR__SECE"/>
        </register>
        <register name="SHA_MSR" offset="0x20" rw="RW" size="4" initval="0x0" caption="Message Size Register">
          <bitfield name="MSGSIZE" caption="Message Size" mask="0xFFFFFFFF"/>
        </register>
        <register name="SHA_BCR" offset="0x30" rw="RW" size="4" initval="0x0" caption="Bytes Count Register">
          <bitfield name="BYTCNT" caption="Remaining Byte Count Before Auto Padding" mask="0xFFFFFFFF"/>
        </register>
        <register name="SHA_IDATAR" offset="0x40" rw="W" size="4" count="16" caption="Input Data x Register">
          <bitfield name="IDATA" caption="Input Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SHA_IODATAR" offset="0x80" rw="RW" size="4" count="16" initval="0x0" caption="Input/Output Data x Register">
          <bitfield name="IODATA" caption="Input/Output Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SHA_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Configuration Enable" mask="0x1" values="SHA_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interruption Enable" mask="0x2" values="SHA_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="SHA_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="SHA_WPMR__FIRSTE"/>
          <bitfield name="ACTION" caption="Action on Abnormal Event Detection" mask="0x60" values="SHA_WPMR__ACTION"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SHA_WPMR__WPKEY"/>
        </register>
        <register name="SHA_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="SHA_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="SHA_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="SHA_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="SHA_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="SHA_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="SHA_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="SHA_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts manual hash algorithm process." value="1"/>
      </value-group>
      <value-group name="SHA_CR__FIRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Indicates that the next block to process is the first one of a message." value="1"/>
      </value-group>
      <value-group name="SHA_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the SHA. A software-triggered hardware reset of the SHA interface is performed." value="1"/>
      </value-group>
      <value-group name="SHA_CR__WUIHV">
        <value name="0" caption="SHA_IDATARx accesses are routed to the data registers." value="0"/>
        <value name="1" caption="SHA_IDATARx accesses are routed to the internal registers (IR0)." value="1"/>
      </value-group>
      <value-group name="SHA_CR__WUIEHV">
        <value name="0" caption="SHA_IDATARx accesses are routed to the data registers." value="0"/>
        <value name="1" caption="SHA_IDATARx accesses are routed to the internal registers (IR1)." value="1"/>
      </value-group>
      <value-group name="SHA_CR__UNLOCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Unlocks the processing in case of abnormal event detection if SHA_WPMR.ACTION &gt; 0." value="1"/>
      </value-group>
      <value-group name="SHA_MR__SMOD">
        <value name="MANUAL_START" caption="Manual mode" value="0"/>
        <value name="AUTO_START" caption="Auto mode" value="1"/>
        <value name="IDATAR0_START" caption="SHA_IDATAR0 access only mode (mandatory when DMA is used)" value="2"/>
      </value-group>
      <value-group name="SHA_MR__AOE">
        <value name="0" caption="The SHA operates in functional operating modes." value="0"/>
        <value name="1" caption="As soon as a START command is written, the SHA processes dummy calculations until AOE=0, without software intervention. This can be used to create an additional current consumption when AES is used to encrypt/decrypt." value="1"/>
      </value-group>
      <value-group name="SHA_MR__PROCDLY">
        <value name="SHORTEST" caption="SHA processing runtime is the shortest one" value="0x0"/>
        <value name="LONGEST" caption="SHA processing runtime is the longest one (reduces the SHA bandwidth requirement, reduces the system bus overload)" value="0x1"/>
      </value-group>
      <value-group name="SHA_MR__UIHV">
        <value name="0" caption="The SHA algorithm is started with the standard initial values as defined in the FIPS180-2 specification." value="0"/>
        <value name="1" caption="The SHA algorithm is started with the user initial hash values stored in the internal register 0 (IR0). If HMAC is configured, UIHV has no effect (i.e. IR0 is selected)." value="1"/>
      </value-group>
      <value-group name="SHA_MR__UIEHV">
        <value name="0" caption="The SHA algorithm is started with the standard initial values as defined in the FIPS180-2 specification." value="0"/>
        <value name="1" caption="The SHA algorithm is started with the user initial hash values stored in the internal register 1 (IR1). If HMAC is configured, UIEHV has no effect (i.e. IR1 is always selected)." value="1"/>
      </value-group>
      <value-group name="SHA_MR__BPE">
        <value name="0" caption="BPE must be cleared when a DMA transfers data. When SMOD=2, SHA_ISR.DATRDY flag rises only when the SHA or HMAC processing cycle has completed. No intermediate block processing is reported." value="0"/>
        <value name="1" caption="When processing small messages, data transfer by software can improve performance compared to DMA. In this case, BPE can be written to 1, forcing the SHA_ISR.DATRDY to rise when a data must be loaded into SHA_IDATARx." value="1"/>
      </value-group>
      <value-group name="SHA_MR__ALGO">
        <value name="SHA1" caption="SHA1 algorithm processed" value="0"/>
        <value name="SHA256" caption="SHA256 algorithm processed" value="1"/>
        <value name="SHA384" caption="SHA384 algorithm processed" value="2"/>
        <value name="SHA512" caption="SHA512 algorithm processed" value="3"/>
        <value name="SHA224" caption="SHA224 algorithm processed" value="4"/>
        <value name="SHA512_224" caption="SHA512/224 algorithm processed" value="5"/>
        <value name="SHA512_256" caption="SHA512/256 algorithm processed" value="6"/>
        <value name="HMAC_SHA1" caption="HMAC algorithm with SHA1 Hash processed" value="8"/>
        <value name="HMAC_SHA256" caption="HMAC algorithm with SHA256 Hash processed" value="9"/>
        <value name="HMAC_SHA384" caption="HMAC algorithm with SHA384 Hash processed" value="10"/>
        <value name="HMAC_SHA512" caption="HMAC algorithm with SHA512 Hash processed" value="11"/>
        <value name="HMAC_SHA224" caption="HMAC algorithm with SHA224 Hash processed" value="12"/>
        <value name="HMAC_SHA512_224" caption="HMAC algorithm with SHA512/224 Hash processed" value="13"/>
        <value name="HMAC_SHA512_256" caption="HMAC algorithm with SHA512/256 Hash processed" value="14"/>
      </value-group>
      <value-group name="SHA_MR__TMPLCK">
        <value name="0" caption="A tamper event has no effect." value="0"/>
        <value name="1" caption="A tamper event locks the SHA until the tamper root cause is cleared and SHA_CR.UNLOCK is written to 1." value="1"/>
      </value-group>
      <value-group name="SHA_MR__DUALBUFF">
        <value name="INACTIVE" caption="SHA_IDATARx and SHA_IODATARx cannot be written during processing of previous block." value="0x0"/>
        <value name="ACTIVE" caption="SHA_IDATARx and SHA_IODATARx can be written during processing of previous block when SMOD value = 2. It speeds up the overall runtime of large files." value="0x1"/>
      </value-group>
      <value-group name="SHA_MR__CHECK">
        <value name="NO_CHECK" caption="No check is performed" value="0"/>
        <value name="CHECK_EHV" caption="Check is performed with expected hash stored in internal expected hash value registers." value="1"/>
        <value name="CHECK_MESSAGE" caption="Check is performed with expected hash provided after the message." value="2"/>
      </value-group>
      <value-group name="SHA_ISR__DATRDY">
        <value name="0" caption="Output data is not valid." value="0"/>
        <value name="1" caption="512/1024-bit block process is completed." value="1"/>
      </value-group>
      <value-group name="SHA_ISR__WRDY">
        <value name="0" caption="SHA_IDATAR0 cannot be written" value="0"/>
        <value name="1" caption="SHA_IDATAR0 can be written" value="1"/>
      </value-group>
      <value-group name="SHA_ISR__URAD">
        <value name="0" caption="No unspecified register access has been detected since the last SWRST." value="0"/>
        <value name="1" caption="At least one unspecified register access has been detected since the last SWRST." value="1"/>
      </value-group>
      <value-group name="SHA_ISR__CHECKF">
        <value name="0" caption="Hash check has not been computed." value="0"/>
        <value name="1" caption="Hash check has been computed, status is available in the CHKST bits." value="1"/>
      </value-group>
      <value-group name="SHA_ISR__SECE">
        <value name="0" caption="There is no report in SHA_WPSR." value="0"/>
        <value name="1" caption="There is a Security and/or Safety Event reported in SHA_WPSR." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__WPEN">
        <value name="0" caption="Disables the write protection on configuration registers if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on configuration registers if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in SHA_WPSR.WPVSRC and the last software control error type is reported in SHA_WPSR.SWETYP. The SHA_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in SHA_WPSR.WPVSRC and only the first software control error type is reported in SHA_WPSR.SWETYP. The SHA_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__ACTION">
        <value name="REPORT_ONLY" caption="No action (stop or clear key) is performed when one of WPVS,CGD,SEQE, or SWE flag is set." value="0"/>
        <value name="LOCK_WPVS_SWE" caption="If a processing is in progress when the SHA_WPSR.WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." value="1"/>
        <value name="LOCK_CGD_SEQE" caption="If a processing is in progress when the SHA_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." value="2"/>
        <value name="LOCK_ANY_EV" caption="If a processing is in progress when the SHA_WPSR.WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." value="3"/>
      </value-group>
      <value-group name="SHA_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN,WPITEN,WPCREN bits. Always reads as 0." value="0x534841"/>
      </value-group>
      <value-group name="SHA_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of SHA_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of SHA_WPSR. The address offset of the violated register is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="SHA_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of SHA_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of SHA_WPSR. This flag can only be set in case of an abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="SHA_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of SHA_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of SHA_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="SHA_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of SHA_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of SHA_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="SHA_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="SHA is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (Warning)." value="2"/>
        <value name="CTRL_START" caption="SHA is locked and a start command with SHA_CR.START has been performed." value="3"/>
        <value name="AUTO_START" caption="SHA is locked and a tentative automatic start has been performed by writing input data registers (SHA_MR.SMOD&gt;0)." value="4"/>
        <value name="BAD_START" caption="SHA is not locked and a start command with SHA_CR.START has been performed whereas Start mode is automatic (SHA_MR.SMOD&gt;0)" value="5"/>
      </value-group>
      <value-group name="SHA_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality" value="0"/>
        <value name="ERROR" caption="An access is performed into key, input data, control registers while the SHA is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." value="1"/>
      </value-group>
    </module>
    <module name="SHDWC" id="6122" version="0" caption="Shutdown Controller">
      <register-group name="SHDWC" caption="Shutdown Controller">
        <register name="SHDW_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SHDW" caption="Shutdown Command" mask="0x1" values="SHDW_CR__SHDW"/>
          <bitfield name="KEY" caption="Password" mask="0xFF000000" values="SHDW_CR__KEY"/>
        </register>
        <register name="SHDW_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="RTTWKEN" caption="Real-time Timer Wakeup Enable" mask="0x10000" values="SHDW_MR__RTTWKEN"/>
          <bitfield name="RTCWKEN" caption="Real-time Clock Wakeup Enable" mask="0x20000" values="SHDW_MR__RTCWKEN"/>
          <bitfield name="WKUPDBC" caption="Wakeup Inputs Debouncer Period" mask="0x7000000" values="SHDW_MR__WKUPDBC"/>
        </register>
        <register name="SHDW_SR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="WKUPS" caption="WKUP Wakeup Status" mask="0x1" values="SHDW_SR__WKUPS"/>
          <bitfield name="RTTWK" caption="Real-time Timer Wakeup" mask="0x10" values="SHDW_SR__RTTWK"/>
          <bitfield name="RTCWK" caption="Real-time Clock Wakeup" mask="0x20" values="SHDW_SR__RTCWK"/>
          <bitfield name="WKUPIS0" caption="Wakeup 0 Input Status" mask="0x10000" values="SHDW_SR__WKUPIS0"/>
        </register>
        <register name="SHDW_WUIR" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Wakeup Inputs Register">
          <bitfield name="WKUPEN0" caption="Wakeup 0 Input Enable" mask="0x1" values="SHDW_WUIR__WKUPEN0"/>
          <bitfield name="WKUPT0" caption="Wakeup 0 Input Type" mask="0x10000" values="SHDW_WUIR__WKUPT0"/>
        </register>
      </register-group>
      <value-group name="SHDW_CR__SHDW">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If KEY value is correct, asserts the SHDN pin." value="1"/>
      </value-group>
      <value-group name="SHDW_CR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0xA5"/>
      </value-group>
      <value-group name="SHDW_MR__RTTWKEN">
        <value name="0" caption="The RTT Alarm signal has no effect on the Shutdown Controller." value="0"/>
        <value name="1" caption="The RTT Alarm signal forces the de-assertion of the SHDN pin." value="1"/>
      </value-group>
      <value-group name="SHDW_MR__RTCWKEN">
        <value name="0" caption="The RTC Alarm signal has no effect on the Shutdown Controller." value="0"/>
        <value name="1" caption="The RTC Alarm signal forces the de-assertion of the SHDN pin." value="1"/>
      </value-group>
      <value-group name="SHDW_MR__WKUPDBC">
        <value name="IMMEDIATE" caption="Immediate, no debouncing, detected active at least on one MD_SLCK edge." value="0"/>
        <value name="3_SLCK" caption="WKUP shall be in its active state for at least 3 MD_SLCK periods" value="1"/>
        <value name="32_SLCK" caption="WKUP shall be in its active state for at least 32 MD_SLCK periods" value="2"/>
        <value name="512_SLCK" caption="WKUP shall be in its active state for at least 512 MD_SLCK periods" value="3"/>
        <value name="4096_SLCK" caption="WKUP shall be in its active state for at least 4,096 MD_SLCK periods" value="4"/>
        <value name="32768_SLCK" caption="WKUP shall be in its active state for at least 32,768 MD_SLCK periods" value="5"/>
      </value-group>
      <value-group name="SHDW_SR__WKUPS">
        <value name="NO" caption="No wakeup due to the assertion of the WKUP pin has occurred since the last read of SHDW_SR." value="0"/>
        <value name="PRESENT" caption="At least one wakeup due to the assertion of the WKUP pin has occurred since the last read of SHDW_SR." value="1"/>
      </value-group>
      <value-group name="SHDW_SR__RTTWK">
        <value name="0" caption="No wakeup alarm from the RTT occurred since the last read of SHDW_SR." value="0"/>
        <value name="1" caption="At least one wakeup alarm from the RTT occurred since the last read of SHDW_SR." value="1"/>
      </value-group>
      <value-group name="SHDW_SR__RTCWK">
        <value name="0" caption="No wakeup alarm from the RTC occurred since the last read of SHDW_SR." value="0"/>
        <value name="1" caption="At least one wakeup alarm from the RTC occurred since the last read of SHDW_SR." value="1"/>
      </value-group>
      <value-group name="SHDW_SR__WKUPIS0">
        <value name="DISABLE" caption="The wakeup 0 input is disabled, or was inactive at the time the debouncer triggered a wakeup event." value="0"/>
        <value name="ENABLE" caption="The wakeup 0 input was active at the time the debouncer triggered a wakeup event." value="1"/>
      </value-group>
      <value-group name="SHDW_WUIR__WKUPEN0">
        <value name="DISABLE" caption="The wakeup 0 input has no wakeup effect." value="0"/>
        <value name="ENABLE" caption="The wakeup 0 input forces wakeup of the core power supply." value="1"/>
      </value-group>
      <value-group name="SHDW_WUIR__WKUPT0">
        <value name="LOW" caption="A falling edge followed by a low level on the wakeup 0 input, for a period defined by WKUPDBC, forces wakeup of the core power supply." value="0"/>
        <value name="HIGH" caption="A rising edge followed by a high level on the wakeup 0 input, for a period defined by WKUPDBC, forces wakeup of the core power supply." value="1"/>
      </value-group>
    </module>
    <module name="SMC" id="6105" version="312" caption="Static Memory Controller">
      <register-group name="SMC_CS_NUMBER" size="0x10">
        <register name="SMC_SETUP" offset="0x0" rw="RW" size="4" initval="0x01010101" caption="SMC Setup Register ">
          <bitfield name="NWE_SETUP" caption="NWE Setup Length" mask="0x3F"/>
          <bitfield name="NCS_WR_SETUP" caption="NCS Setup Length in WRITE Access" mask="0x3F00"/>
          <bitfield name="NRD_SETUP" caption="NRD Setup Length" mask="0x3F0000"/>
          <bitfield name="NCS_RD_SETUP" caption="NCS Setup Length in READ Access" mask="0x3F000000"/>
        </register>
        <register name="SMC_PULSE" offset="0x4" rw="RW" size="4" initval="0x01010101" caption="SMC Pulse Register ">
          <bitfield name="NWE_PULSE" caption="NWE Pulse Length" mask="0x7F"/>
          <bitfield name="NCS_WR_PULSE" caption="NCS Pulse Length in WRITE Access" mask="0x7F00"/>
          <bitfield name="NRD_PULSE" caption="NRD Pulse Length" mask="0x7F0000"/>
          <bitfield name="NCS_RD_PULSE" caption="NCS Pulse Length in READ Access" mask="0x7F000000"/>
        </register>
        <register name="SMC_CYCLE" offset="0x8" rw="RW" size="4" initval="0x00030003" caption="SMC Cycle Register ">
          <bitfield name="NWE_CYCLE" caption="Total Write Cycle Length" mask="0x1FF"/>
          <bitfield name="NRD_CYCLE" caption="Total Read Cycle Length" mask="0x1FF0000"/>
        </register>
        <register name="SMC_MODE" offset="0xC" rw="RW" size="4" initval="0x10001000" caption="SMC Mode Register ">
          <bitfield name="READ_MODE" caption="Selection of the Control Signal for Read Operation" mask="0x1" values="SMC_MODE__READ_MODE"/>
          <bitfield name="WRITE_MODE" caption="Selection of the Control Signal for Write Operation" mask="0x2" values="SMC_MODE__WRITE_MODE"/>
          <bitfield name="EXNW_MODE" caption="NWAIT Mode" mask="0x30" values="SMC_MODE__EXNW_MODE"/>
          <bitfield name="BAT" caption="Byte Access Type" mask="0x100" values="SMC_MODE__BAT"/>
          <bitfield name="DBW" caption="Data Bus Width" mask="0x3000" values="SMC_MODE__DBW"/>
          <bitfield name="TDF_CYCLES" caption="Data Float Time" mask="0xF0000"/>
          <bitfield name="TDF_MODE" caption="TDF Optimization" mask="0x100000" values="SMC_MODE__TDF_MODE"/>
          <bitfield name="PMEN" caption="Page Mode Enabled" mask="0x1000000" values="SMC_MODE__PMEN"/>
          <bitfield name="PS" caption="Page Size" mask="0x30000000" values="SMC_MODE__PS"/>
        </register>
      </register-group>
      <register-group name="SMC" caption="Static Memory Controller">
        <register-group name="SMC_CS_NUMBER" name-in-module="SMC_CS_NUMBER" offset="0x00" size="0x10" count="3"/>
        <register name="SMC_OCMS" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="SMC Off-Chip Memory Scrambling Register">
          <bitfield name="SMSE" caption="Static Memory Controller Scrambling Enable" mask="0x1" values="SMC_OCMS__SMSE"/>
          <bitfield name="TAMPCLR" caption="Tamper Clear Enable" mask="0x10" values="SMC_OCMS__TAMPCLR"/>
          <bitfield name="CS0SE" caption="Chip Select (x = 0 to 2) Scrambling Enable" mask="0x100" values="SMC_OCMS__CSxSE"/>
          <bitfield name="CS1SE" caption="Chip Select (x = 0 to 2) Scrambling Enable" mask="0x200" values="SMC_OCMS__CSxSE"/>
          <bitfield name="CS2SE" caption="Chip Select (x = 0 to 2) Scrambling Enable" mask="0x400" values="SMC_OCMS__CSxSE"/>
        </register>
        <register name="SMC_KEY1" offset="0x84" rw="W" size="4" initval="0x00000000" caption="SMC Off-Chip Memory Scrambling KEY1 Register">
          <bitfield name="KEY1" caption="Off-Chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="SMC_KEY2" offset="0x88" rw="W" size="4" initval="0x00000000" caption="SMC Off-Chip Memory Scrambling KEY2 Register">
          <bitfield name="KEY2" caption="Off-Chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF"/>
        </register>
        <register name="SMC_SRIER" offset="0x90" rw="RW" size="4" initval="0x00000000" caption="SMC Safety Report Interrupt Enable Register">
          <bitfield name="SRIE" caption="Safety Report Interrupt Enable" mask="0x1" values="SMC_SRIER__SRIE"/>
        </register>
        <register name="SMC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="SMC Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SMC_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SMC_WPMR__WPKEY"/>
        </register>
        <register name="SMC_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="SMC Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (Cleared on read)" mask="0x1" values="SMC_WPSR__WPVS"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (Cleared on read)" mask="0x4" values="SMC_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (Cleared on read)" mask="0x8" values="SMC_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (Cleared on read)" mask="0x3000000" values="SMC_WPSR__SWETYP"/>
        </register>
      </register-group>
      <value-group name="SMC_MODE__READ_MODE">
        <value name="NCS_CTRL" caption="Read operation controlled by NCS signal - If TDF cycles are programmed, the external bus is marked busy after the rising edge of NCS. - If TDF optimization is enabled (TDF_MODE = 1), TDF wait states are inserted after the setup of NCS." value="0x0"/>
        <value name="NRD_CTRL" caption="Read operation controlled by NRD signal - If TDF cycles are programmed, the external bus is marked busy after the rising edge of NRD.  - If TDF optimization is enabled (TDF_MODE = 1), TDF wait states are inserted after the setup of NRD." value="0x1"/>
      </value-group>
      <value-group name="SMC_MODE__WRITE_MODE">
        <value name="NCS_CTRL" caption="Write operation controlled by NCS signal-If TDF optimization is enabled (TDF_MODE = 1), TDF wait states will be inserted after the setup of NCS." value="0x0"/>
        <value name="NWE_CTRL" caption="Write operation controlled by NWE signal-If TDF optimization is enabled (TDF_MODE = 1), TDF wait states will be inserted after the setup of NWE." value="0x1"/>
      </value-group>
      <value-group name="SMC_MODE__EXNW_MODE">
        <value name="DISABLED" caption="Disabled Mode-The NWAIT input signal is ignored on the corresponding Chip Select." value="0"/>
        <value name="FROZEN" caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." value="2"/>
        <value name="READY" caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." value="3"/>
      </value-group>
      <value-group name="SMC_MODE__BAT">
        <value name="BYTE_SELECT" caption="Byte select access type: - Write operation is controlled using NCS, NWE, NBS0, NBS1 - Read operation is controlled using NCS, NRD, NBS0, NBS1" value="0x0"/>
        <value name="BYTE_WRITE" caption="Byte write access type: - Write operation is controlled using NCS, NWR0, NWR1 - Read operation is controlled using NCS and NRD" value="0x1"/>
      </value-group>
      <value-group name="SMC_MODE__DBW">
        <value name="BIT_8" caption="8-bit bus" value="0"/>
        <value name="BIT_16" caption="16-bit bus" value="1"/>
      </value-group>
      <value-group name="SMC_MODE__TDF_MODE">
        <value name="0" caption="TDF optimization disabled-The number of TDF wait states is inserted before the next access begins." value="0"/>
        <value name="1" caption="TDF optimization enabled-The number of TDF wait states is optimized using the setup period of the next read/write access." value="1"/>
      </value-group>
      <value-group name="SMC_MODE__PMEN">
        <value name="0" caption="Standard read is applied." value="0"/>
        <value name="1" caption="Asynchronous burst read in Page mode is applied on the corresponding chip select." value="1"/>
      </value-group>
      <value-group name="SMC_MODE__PS">
        <value name="BYTE_4" caption="4-byte page" value="0"/>
        <value name="BYTE_8" caption="8-byte page" value="1"/>
        <value name="BYTE_16" caption="16-byte page" value="2"/>
        <value name="BYTE_32" caption="32-byte page" value="3"/>
      </value-group>
      <value-group name="SMC_OCMS__SMSE">
        <value name="0" caption="Disables scrambling for SMC access." value="0"/>
        <value name="1" caption="Enables scrambling for SMC access." value="1"/>
      </value-group>
      <value-group name="SMC_OCMS__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on SMC scrambling keys." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears SMC scrambling keys." value="1"/>
      </value-group>
      <value-group name="SMC_OCMS__CSxSE">
        <value name="0" caption="Disables scrambling for CSx." value="0"/>
        <value name="1" caption="Enables scrambling for CSx." value="1"/>
      </value-group>
      <value-group name="SMC_SRIER__SRIE">
        <value name="0" caption="Disables the SMC safety report interrupt from External Bus Interface." value="0"/>
        <value name="1" caption="Enables the SMC safety report interrupt from External Bus Interface." value="1"/>
      </value-group>
      <value-group name="SMC_WPMR__WPEN">
        <value name="0" caption="Disables write protection if WPKEY value corresponds to 0x534D43 (&quot;SMC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables write protection if WPKEY value corresponds to 0x534D43 (&quot;SMC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SMC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bit WPEN. Always reads as 0." value="0x534D43"/>
      </value-group>
      <value-group name="SMC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the SMC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation occurred since the last read of the SMC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="SMC_WPSR__SEQE">
        <value name="0" caption="No internal sequencer error has occurred since the last read of SMC_WPSR." value="0"/>
        <value name="1" caption="A internal sequencer error has occurred since the last read of SMC_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="SMC_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of SMC_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of SMC_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="SMC_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a read-only register." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address." value="2"/>
      </value-group>
    </module>
    <module name="SSC" id="6078" version="351" caption="Synchronous Serial Controller">
      <register-group name="SSC" caption="Synchronous Serial Controller">
        <register name="SSC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="RXEN" caption="Receive Enable" mask="0x1" values="SSC_CR__RXEN"/>
          <bitfield name="RXDIS" caption="Receive Disable" mask="0x2" values="SSC_CR__RXDIS"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x100" values="SSC_CR__TXEN"/>
          <bitfield name="TXDIS" caption="Transmit Disable" mask="0x200" values="SSC_CR__TXDIS"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x8000" values="SSC_CR__SWRST"/>
        </register>
        <register name="SSC_CMR" offset="0x4" rw="RW" size="4" initval="0x0" caption="Clock Mode Register">
          <bitfield name="DIV" caption="Clock Divider" mask="0xFFF" values="SSC_CMR__DIV"/>
        </register>
        <register name="SSC_RCMR" offset="0x10" rw="RW" size="4" initval="0x0" caption="Receive Clock Mode Register">
          <bitfield name="CKS" caption="Receive Clock Selection" mask="0x3" values="SSC_RCMR__CKS"/>
          <bitfield name="CKO" caption="Receive Clock Output Mode Selection" mask="0x1C" values="SSC_RCMR__CKO"/>
          <bitfield name="CKI" caption="Receive Clock Inversion" mask="0x20" values="SSC_RCMR__CKI"/>
          <bitfield name="CKG" caption="Receive Clock Gating Selection" mask="0xC0" values="SSC_RCMR__CKG"/>
          <bitfield name="START" caption="Receive Start Selection" mask="0xF00" values="SSC_RCMR__START"/>
          <bitfield name="STOP" caption="Receive Stop Selection" mask="0x1000" values="SSC_RCMR__STOP"/>
          <bitfield name="STTDLY" caption="Receive Start Delay" mask="0xFF0000"/>
          <bitfield name="PERIOD" caption="Receive Period Divider Selection" mask="0xFF000000"/>
        </register>
        <register name="SSC_RFMR" offset="0x14" rw="RW" size="4" initval="0x0" caption="Receive Frame Mode Register">
          <bitfield name="DATLEN" caption="Data Length" mask="0x1F" values="SSC_RFMR__DATLEN"/>
          <bitfield name="LOOP" caption="Loop Mode" mask="0x20" values="SSC_RFMR__LOOP"/>
          <bitfield name="MSBF" caption="Most Significant Bit First" mask="0x80" values="SSC_RFMR__MSBF"/>
          <bitfield name="DATNB" caption="Data Number per Frame" mask="0xF00"/>
          <bitfield name="FSLEN" caption="Receive Frame Sync Length" mask="0xF0000"/>
          <bitfield name="FSOS" caption="Receive Frame Sync Output Selection" mask="0x700000" values="SSC_RFMR__FSOS"/>
          <bitfield name="FSEDGE" caption="Frame Sync Edge Detection" mask="0x1000000" values="SSC_RFMR__FSEDGE"/>
          <bitfield name="FSLEN_EXT" caption="FSLEN Field Extension" mask="0xF0000000"/>
        </register>
        <register name="SSC_TCMR" offset="0x18" rw="RW" size="4" initval="0x0" caption="Transmit Clock Mode Register">
          <bitfield name="CKS" caption="Transmit Clock Selection" mask="0x3" values="SSC_TCMR__CKS"/>
          <bitfield name="CKO" caption="Transmit Clock Output Mode Selection" mask="0x1C" values="SSC_TCMR__CKO"/>
          <bitfield name="CKI" caption="Transmit Clock Inversion" mask="0x20" values="SSC_TCMR__CKI"/>
          <bitfield name="CKG" caption="Transmit Clock Gating Selection" mask="0xC0" values="SSC_TCMR__CKG"/>
          <bitfield name="START" caption="Transmit Start Selection" mask="0xF00" values="SSC_TCMR__START"/>
          <bitfield name="STTDLY" caption="Transmit Start Delay" mask="0xFF0000"/>
          <bitfield name="PERIOD" caption="Transmit Period Divider Selection" mask="0xFF000000"/>
        </register>
        <register name="SSC_TFMR" offset="0x1C" rw="RW" size="4" initval="0x0" caption="Transmit Frame Mode Register">
          <bitfield name="DATLEN" caption="Data Length" mask="0x1F" values="SSC_TFMR__DATLEN"/>
          <bitfield name="DATDEF" caption="Data Default Value" mask="0x20"/>
          <bitfield name="MSBF" caption="Most Significant Bit First" mask="0x80" values="SSC_TFMR__MSBF"/>
          <bitfield name="DATNB" caption="Data Number per Frame" mask="0xF00"/>
          <bitfield name="FSLEN" caption="Transmit Frame Sync Length" mask="0xF0000"/>
          <bitfield name="FSOS" caption="Transmit Frame Sync Output Selection" mask="0x700000" values="SSC_TFMR__FSOS"/>
          <bitfield name="FSDEN" caption="Frame Sync Data Enable" mask="0x800000" values="SSC_TFMR__FSDEN"/>
          <bitfield name="FSEDGE" caption="Frame Sync Edge Detection" mask="0x1000000" values="SSC_TFMR__FSEDGE"/>
          <bitfield name="FSLEN_EXT" caption="FSLEN Field Extension" mask="0xF0000000"/>
        </register>
        <register name="SSC_RHR" offset="0x20" rw="R" size="4" initval="0x0" caption="Receive Holding Register">
          <bitfield name="RDAT" caption="Receive Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SSC_THR" offset="0x24" rw="W" size="4" caption="Transmit Holding Register">
          <bitfield name="TDAT" caption="Transmit Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SSC_RSHR" offset="0x30" rw="R" size="4" initval="0x0" caption="Receive Sync. Holding Register">
          <bitfield name="RSDAT" caption="Receive Synchronization Data" mask="0xFFFF"/>
        </register>
        <register name="SSC_TSHR" offset="0x34" rw="RW" size="4" initval="0x0" caption="Transmit Sync. Holding Register">
          <bitfield name="TSDAT" caption="Transmit Synchronization Data" mask="0xFFFF"/>
        </register>
        <register name="SSC_RC0R" offset="0x38" rw="RW" size="4" initval="0x0" caption="Receive Compare 0 Register">
          <bitfield name="CP0" caption="Receive Compare Data 0" mask="0xFFFF"/>
        </register>
        <register name="SSC_RC1R" offset="0x3C" rw="RW" size="4" initval="0x0" caption="Receive Compare 1 Register">
          <bitfield name="CP1" caption="Receive Compare Data 1" mask="0xFFFF"/>
        </register>
        <register name="SSC_SR" offset="0x40" rw="R" size="4" initval="0x000000CC" caption="Status Register">
          <bitfield name="TXRDY" caption="Transmit Ready" mask="0x1" values="SSC_SR__TXRDY"/>
          <bitfield name="TXEMPTY" caption="Transmit Empty" mask="0x2" values="SSC_SR__TXEMPTY"/>
          <bitfield name="RXRDY" caption="Receive Ready" mask="0x10" values="SSC_SR__RXRDY"/>
          <bitfield name="OVRUN" caption="Receive Overrun" mask="0x20" values="SSC_SR__OVRUN"/>
          <bitfield name="CP0" caption="Compare 0" mask="0x100" values="SSC_SR__CP0"/>
          <bitfield name="CP1" caption="Compare 1" mask="0x200" values="SSC_SR__CP1"/>
          <bitfield name="TXSYN" caption="Transmit Sync" mask="0x400" values="SSC_SR__TXSYN"/>
          <bitfield name="RXSYN" caption="Receive Sync" mask="0x800" values="SSC_SR__RXSYN"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x10000" values="SSC_SR__TXEN"/>
          <bitfield name="RXEN" caption="Receive Enable" mask="0x20000" values="SSC_SR__RXEN"/>
        </register>
        <register name="SSC_IER" offset="0x44" rw="W" size="4" atomic-op="set:SSC_IMR" caption="Interrupt Enable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Enable" mask="0x10"/>
          <bitfield name="OVRUN" caption="Receive Overrun Interrupt Enable" mask="0x20"/>
          <bitfield name="CP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TXSYN" caption="Tx Sync Interrupt Enable" mask="0x400"/>
          <bitfield name="RXSYN" caption="Rx Sync Interrupt Enable" mask="0x800"/>
        </register>
        <register name="SSC_IDR" offset="0x48" rw="W" size="4" atomic-op="clear:SSC_IMR" caption="Interrupt Disable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Disable" mask="0x10"/>
          <bitfield name="OVRUN" caption="Receive Overrun Interrupt Disable" mask="0x20"/>
          <bitfield name="CP0" caption="Compare 0 Interrupt Disable" mask="0x100"/>
          <bitfield name="CP1" caption="Compare 1 Interrupt Disable" mask="0x200"/>
          <bitfield name="TXSYN" caption="Tx Sync Interrupt Enable" mask="0x400"/>
          <bitfield name="RXSYN" caption="Rx Sync Interrupt Enable" mask="0x800"/>
        </register>
        <register name="SSC_IMR" offset="0x4C" rw="R" size="4" initval="0x0" caption="Interrupt Mask Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Mask" mask="0x10"/>
          <bitfield name="OVRUN" caption="Receive Overrun Interrupt Mask" mask="0x20"/>
          <bitfield name="CP0" caption="Compare 0 Interrupt Mask" mask="0x100"/>
          <bitfield name="CP1" caption="Compare 1 Interrupt Mask" mask="0x200"/>
          <bitfield name="TXSYN" caption="Tx Sync Interrupt Mask" mask="0x400"/>
          <bitfield name="RXSYN" caption="Rx Sync Interrupt Mask" mask="0x800"/>
        </register>
        <register name="SSC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SSC_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SSC_WPMR__WPKEY"/>
        </register>
        <register name="SSC_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="SSC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protect Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="SSC_CR__RXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables Receive if RXDIS is not set." value="1"/>
      </value-group>
      <value-group name="SSC_CR__RXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables Receive. If a character is currently being received, disables at end of current character reception." value="1"/>
      </value-group>
      <value-group name="SSC_CR__TXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables Transmit if TXDIS is not set." value="1"/>
      </value-group>
      <value-group name="SSC_CR__TXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables Transmit. If a character is currently being transmitted, disables at end of current character transmission." value="1"/>
      </value-group>
      <value-group name="SSC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Performs a software reset. Has priority on any other bit in SSC_CR." value="1"/>
      </value-group>
      <value-group name="SSC_CMR__DIV">
        <value name="0" caption="The Clock Divider is not active." value="0"/>
      </value-group>
      <value-group name="SSC_RCMR__CKS">
        <value name="MCK" caption="Divided Clock" value="0"/>
        <value name="TK" caption="TK Clock signal" value="1"/>
        <value name="RK" caption="RK pin" value="2"/>
      </value-group>
      <value-group name="SSC_RCMR__CKO">
        <value name="NONE" caption="None, RK pin is an input" value="0"/>
        <value name="CONTINUOUS" caption="Continuous Receive Clock, RK pin is an output" value="1"/>
        <value name="TRANSFER" caption="Receive Clock only during data transfers, RK pin is an output" value="2"/>
      </value-group>
      <value-group name="SSC_RCMR__CKI">
        <value name="0" caption="The data inputs (Data and Frame Sync signals) are sampled on Receive Clock falling edge. The Frame Sync signal output is shifted out on Receive Clock rising edge." value="0"/>
        <value name="1" caption="The data inputs (Data and Frame Sync signals) are sampled on Receive Clock rising edge. The Frame Sync signal output is shifted out on Receive Clock falling edge." value="1"/>
      </value-group>
      <value-group name="SSC_RCMR__CKG">
        <value name="CONTINUOUS" caption="None" value="0"/>
        <value name="EN_RF_LOW" caption="Receive Clock enabled only if RF Low" value="1"/>
        <value name="EN_RF_HIGH" caption="Receive Clock enabled only if RF High" value="2"/>
      </value-group>
      <value-group name="SSC_RCMR__START">
        <value name="CONTINUOUS" caption="Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data." value="0"/>
        <value name="TRANSMIT" caption="Transmit start" value="1"/>
        <value name="RF_LOW" caption="Detection of a low level on RF signal" value="2"/>
        <value name="RF_HIGH" caption="Detection of a high level on RF signal" value="3"/>
        <value name="RF_FALLING" caption="Detection of a falling edge on RF signal" value="4"/>
        <value name="RF_RISING" caption="Detection of a rising edge on RF signal" value="5"/>
        <value name="RF_LEVEL" caption="Detection of any level change on RF signal" value="6"/>
        <value name="RF_EDGE" caption="Detection of any edge on RF signal" value="7"/>
        <value name="CMP_0" caption="Compare 0" value="8"/>
      </value-group>
      <value-group name="SSC_RCMR__STOP">
        <value name="0" caption="After completion of a data transfer when starting with a Compare 0, the receiver stops the data transfer and waits for a new compare 0." value="0"/>
        <value name="1" caption="After starting a receive with a Compare 0, the receiver operates in a continuous mode until a Compare 1 is detected." value="1"/>
      </value-group>
      <value-group name="SSC_RFMR__DATLEN">
        <value name="0" caption="Forbidden value (1-bit data length not supported)." value="0"/>
      </value-group>
      <value-group name="SSC_RFMR__LOOP">
        <value name="0" caption="Normal operating mode." value="0"/>
        <value name="1" caption="RD is driven by TD, RF is driven by TF and TK drives RK." value="1"/>
      </value-group>
      <value-group name="SSC_RFMR__MSBF">
        <value name="0" caption="The lowest significant bit of the data register is sampled first in the bit stream." value="0"/>
        <value name="1" caption="The most significant bit of the data register is sampled first in the bit stream." value="1"/>
      </value-group>
      <value-group name="SSC_RFMR__FSOS">
        <value name="NONE" caption="None, RF pin is an input" value="0"/>
        <value name="NEGATIVE" caption="Negative Pulse, RF pin is an output" value="1"/>
        <value name="POSITIVE" caption="Positive Pulse, RF pin is an output" value="2"/>
        <value name="LOW" caption="Driven Low during data transfer, RF pin is an output" value="3"/>
        <value name="HIGH" caption="Driven High during data transfer, RF pin is an output" value="4"/>
        <value name="TOGGLING" caption="Toggling at each start of data transfer, RF pin is an output" value="5"/>
      </value-group>
      <value-group name="SSC_RFMR__FSEDGE">
        <value name="POSITIVE" caption="Positive Edge Detection" value="0x0"/>
        <value name="NEGATIVE" caption="Negative Edge Detection" value="0x1"/>
      </value-group>
      <value-group name="SSC_TCMR__CKS">
        <value name="MCK" caption="Divided Clock" value="0"/>
        <value name="RK" caption="RK Clock signal" value="1"/>
        <value name="TK" caption="TK pin" value="2"/>
      </value-group>
      <value-group name="SSC_TCMR__CKO">
        <value name="NONE" caption="None, TK pin is an input" value="0"/>
        <value name="CONTINUOUS" caption="Continuous Transmit Clock, TK pin is an output" value="1"/>
        <value name="TRANSFER" caption="Transmit Clock only during data transfers, TK pin is an output" value="2"/>
      </value-group>
      <value-group name="SSC_TCMR__CKI">
        <value name="0" caption="The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock falling edge. The Frame Sync signal input is sampled on Transmit Clock rising edge." value="0"/>
        <value name="1" caption="The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock rising edge. The Frame Sync signal input is sampled on Transmit Clock falling edge." value="1"/>
      </value-group>
      <value-group name="SSC_TCMR__CKG">
        <value name="CONTINUOUS" caption="None" value="0"/>
        <value name="EN_TF_LOW" caption="Transmit Clock enabled only if TF Low" value="1"/>
        <value name="EN_TF_HIGH" caption="Transmit Clock enabled only if TF High" value="2"/>
      </value-group>
      <value-group name="SSC_TCMR__START">
        <value name="CONTINUOUS" caption="Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data" value="0"/>
        <value name="RECEIVE" caption="Receive start" value="1"/>
        <value name="TF_LOW" caption="Detection of a low level on TF signal" value="2"/>
        <value name="TF_HIGH" caption="Detection of a high level on TF signal" value="3"/>
        <value name="TF_FALLING" caption="Detection of a falling edge on TF signal" value="4"/>
        <value name="TF_RISING" caption="Detection of a rising edge on TF signal" value="5"/>
        <value name="TF_LEVEL" caption="Detection of any level change on TF signal" value="6"/>
        <value name="TF_EDGE" caption="Detection of any edge on TF signal" value="7"/>
      </value-group>
      <value-group name="SSC_TFMR__DATLEN">
        <value name="0" caption="Forbidden value (1-bit data length not supported)." value="0"/>
      </value-group>
      <value-group name="SSC_TFMR__MSBF">
        <value name="0" caption="The lowest significant bit of the data register is shifted out first in the bit stream." value="0"/>
        <value name="1" caption="The most significant bit of the data register is shifted out first in the bit stream." value="1"/>
      </value-group>
      <value-group name="SSC_TFMR__FSOS">
        <value name="NONE" caption="None, TF pin is an input" value="0"/>
        <value name="NEGATIVE" caption="Negative Pulse, TF pin is an output" value="1"/>
        <value name="POSITIVE" caption="Positive Pulse, TF pin is an output" value="2"/>
        <value name="LOW" caption="Driven Low during data transfer" value="3"/>
        <value name="HIGH" caption="Driven High during data transfer" value="4"/>
        <value name="TOGGLING" caption="Toggling at each start of data transfer" value="5"/>
      </value-group>
      <value-group name="SSC_TFMR__FSDEN">
        <value name="0" caption="The TD line is driven with the default value during the Transmit Frame Sync signal." value="0"/>
        <value name="1" caption="SSC_TSHR value is shifted out during the transmission of the Transmit Frame Sync signal." value="1"/>
      </value-group>
      <value-group name="SSC_TFMR__FSEDGE">
        <value name="POSITIVE" caption="Positive Edge Detection" value="0x0"/>
        <value name="NEGATIVE" caption="Negative Edge Detection" value="0x1"/>
      </value-group>
      <value-group name="SSC_SR__TXRDY">
        <value name="0" caption="Data has been loaded in SSC_THR and is waiting to be loaded in the Transmit Shift register (TSR)." value="0"/>
        <value name="1" caption="SSC_THR is empty." value="1"/>
      </value-group>
      <value-group name="SSC_SR__TXEMPTY">
        <value name="0" caption="Data remains in SSC_THR or is currently transmitted from TSR." value="0"/>
        <value name="1" caption="Last data written in SSC_THR has been loaded in TSR and last data loaded in TSR has been transmitted." value="1"/>
      </value-group>
      <value-group name="SSC_SR__RXRDY">
        <value name="0" caption="SSC_RHR is empty." value="0"/>
        <value name="1" caption="Data has been received and loaded in SSC_RHR." value="1"/>
      </value-group>
      <value-group name="SSC_SR__OVRUN">
        <value name="0" caption="No data has been loaded in SSC_RHR while previous data has not been read since the last read of the Status register." value="0"/>
        <value name="1" caption="Data has been loaded in SSC_RHR while previous data has not yet been read since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__CP0">
        <value name="0" caption="A compare 0 has not occurred since the last read of the Status register." value="0"/>
        <value name="1" caption="A compare 0 has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__CP1">
        <value name="0" caption="A compare 1 has not occurred since the last read of the Status register." value="0"/>
        <value name="1" caption="A compare 1 has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__TXSYN">
        <value name="0" caption="A Tx Sync has not occurred since the last read of the Status register." value="0"/>
        <value name="1" caption="A Tx Sync has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__RXSYN">
        <value name="0" caption="An Rx Sync has not occurred since the last read of the Status register." value="0"/>
        <value name="1" caption="An Rx Sync has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__TXEN">
        <value name="0" caption="Transmit is disabled." value="0"/>
        <value name="1" caption="Transmit is enabled." value="1"/>
      </value-group>
      <value-group name="SSC_SR__RXEN">
        <value name="0" caption="Receive is disabled." value="0"/>
        <value name="1" caption="Receive is enabled." value="1"/>
      </value-group>
      <value-group name="SSC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x535343 (&quot;SSC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x535343 (&quot;SSC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SSC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x535343"/>
      </value-group>
      <value-group name="SSC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the SSC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the SSC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="SYSCWP" id="44155" version="0" caption="External Interrupt Controller">
      <register-group name="SYSCWP" caption="External Interrupt Controller">
        <register name="SYSC_WPMR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SYSC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection RTC Interrupt Enable" mask="0x2" values="SYSC_WPMR__WPITEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SYSC_WPMR__WPKEY"/>
        </register>
        <register name="SYSC_WPSR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Register Violation Status" mask="0x1" values="SYSC_WPSR__WPVS"/>
          <bitfield name="WVSRC" caption="Write Violation Source" mask="0xFF00"/>
        </register>
      </register-group>
      <value-group name="SYSC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection of the configuration registers if WPKEY corresponds to 0x535943 (&quot;SYC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the configuration registers if WPKEY corresponds to 0x535943 (&quot;SYC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SYSC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection of the RTC_IER/RTC_IDR configuration registers if WPKEY corresponds to 0x535943 (&quot;SYC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the RTC_IER/RTC_IDR configuration registers if WPKEY corresponds to 0x535943 (&quot;SYC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SYSC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN and WPITEN bits. Always reads as 0." value="0x535943"/>
      </value-group>
      <value-group name="SYSC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of SYSC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of SYSC_WPSR. The associated violation is reported into field WVSRC." value="1"/>
      </value-group>
    </module>
    <module name="TC" id="44162" version="710" caption="Timer Counter">
      <register-group name="TC_CHANNEL" size="0x40">
        <register name="TC_CCR" offset="0x0" rw="W" size="4" caption="Channel Control Register ">
          <bitfield name="CLKEN" caption="Counter Clock Enable Command" mask="0x1" values="TC_CCR__CLKEN"/>
          <bitfield name="CLKDIS" caption="Counter Clock Disable Command" mask="0x2" values="TC_CCR__CLKDIS"/>
          <bitfield name="SWTRG" caption="Software Trigger Command" mask="0x4" values="TC_CCR__SWTRG"/>
        </register>
        <register name="TC_CMR" offset="0x4" rw="RW" size="4" initval="0" caption="Channel Mode Register ">
          <mode name="CAPTURE" qualifier="TC_CMR.WAVE" value="0x0" caption="Capture"/>
          <mode name="WAVEFORM" qualifier="TC_CMR.WAVE" value="0x1" caption="Waveform"/>
          <bitfield name="TCCLKS" caption="Clock Selection" mask="0x7" values="TC_CMR__TCCLKS"/>
          <bitfield name="CLKI" caption="Clock Invert" mask="0x8" values="TC_CMR__CLKI"/>
          <bitfield name="BURST" caption="Burst Signal Selection" mask="0x30" values="TC_CMR__BURST"/>
          <bitfield modes="WAVEFORM" name="CPCSTOP" caption="Counter Clock Stopped with RC Compare" mask="0x40" values="TC_CMR__CPCSTOP"/>
          <bitfield modes="CAPTURE" name="LDBSTOP" caption="Counter Clock Stopped with RB Loading" mask="0x40" values="TC_CMR__LDBSTOP"/>
          <bitfield modes="WAVEFORM" name="CPCDIS" caption="Counter Clock Disable with RC Compare" mask="0x80" values="TC_CMR__CPCDIS"/>
          <bitfield modes="CAPTURE" name="LDBDIS" caption="Counter Clock Disable with RB Loading" mask="0x80" values="TC_CMR__LDBDIS"/>
          <bitfield modes="WAVEFORM" name="EEVTEDG" caption="External Event Edge Selection" mask="0x300" values="TC_CMR__EEVTEDG"/>
          <bitfield modes="CAPTURE" name="ETRGEDG" caption="External Trigger Edge Selection" mask="0x300" values="TC_CMR__ETRGEDG"/>
          <bitfield modes="CAPTURE" name="ABETRG" caption="TIOAx or TIOBx External Trigger Selection" mask="0x400" values="TC_CMR__ABETRG"/>
          <bitfield modes="WAVEFORM" name="EEVT" caption="External Event Selection" mask="0xC00" values="TC_CMR__EEVT"/>
          <bitfield modes="WAVEFORM" name="ENETRG" caption="External Event Trigger Enable" mask="0x1000" values="TC_CMR__ENETRG"/>
          <bitfield modes="CAPTURE" name="CPCTRG" caption="RC Compare Trigger Enable" mask="0x4000" values="TC_CMR__CPCTRG"/>
          <bitfield modes="WAVEFORM" name="WAVSEL" caption="Waveform Selection" mask="0x6000" values="TC_CMR__WAVSEL"/>
          <bitfield modes="CAPTURE" name="WAVE" caption="Waveform Mode" mask="0x8000" values="TC_CMR_CAPTURE__WAVE"/>
          <bitfield name="WAVE" caption="Waveform Mode" mask="0x8000" values="TC_CMR_WAVEFORM__WAVE"/>
          <bitfield modes="WAVEFORM" name="ACPA" caption="RA Compare Effect on TIOAx" mask="0x30000" values="TC_CMR__ACPA"/>
          <bitfield modes="CAPTURE" name="LDRA" caption="RA Loading Edge Selection" mask="0x30000" values="TC_CMR__LDRA"/>
          <bitfield modes="WAVEFORM" name="ACPC" caption="RC Compare Effect on TIOAx" mask="0xC0000" values="TC_CMR__ACPC"/>
          <bitfield modes="CAPTURE" name="LDRB" caption="RB Loading Edge Selection" mask="0xC0000" values="TC_CMR__LDRB"/>
          <bitfield modes="WAVEFORM" name="AEEVT" caption="External Event Effect on TIOAx" mask="0x300000" values="TC_CMR__AEEVT"/>
          <bitfield modes="CAPTURE" name="SBSMPLR" caption="Loading Edge Subsampling Ratio" mask="0x700000" values="TC_CMR__SBSMPLR"/>
          <bitfield modes="WAVEFORM" name="ASWTRG" caption="Software Trigger Effect on TIOAx" mask="0xC00000" values="TC_CMR__ASWTRG"/>
          <bitfield modes="WAVEFORM" name="BCPB" caption="RB Compare Effect on TIOBx" mask="0x3000000" values="TC_CMR__BCPB"/>
          <bitfield modes="WAVEFORM" name="BCPC" caption="RC Compare Effect on TIOBx" mask="0xC000000" values="TC_CMR__BCPC"/>
          <bitfield modes="WAVEFORM" name="BEEVT" caption="External Event Effect on TIOBx" mask="0x30000000" values="TC_CMR__BEEVT"/>
          <bitfield modes="WAVEFORM" name="BSWTRG" caption="Software Trigger Effect on TIOBx" mask="0xC0000000" values="TC_CMR__BSWTRG"/>
        </register>
        <register name="TC_SMMR" offset="0x8" rw="RW" size="4" initval="0" caption="Stepper Motor Mode Register ">
          <bitfield name="GCEN" caption="Gray Count Enable" mask="0x1" values="TC_SMMR__GCEN"/>
          <bitfield name="DOWN" caption="Down Count" mask="0x2" values="TC_SMMR__DOWN"/>
        </register>
        <register name="TC_RAB" offset="0xC" rw="R" size="4" initval="0" caption="Register AB ">
          <bitfield name="RAB" caption="Register A or Register B" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_CV" offset="0x10" rw="R" size="4" initval="0" caption="Counter Value ">
          <bitfield name="CV" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_RA" offset="0x14" rw="RW" size="4" initval="0" caption="Register A ">
          <bitfield name="RA" caption="Register A" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_RB" offset="0x18" rw="RW" size="4" initval="0" caption="Register B ">
          <bitfield name="RB" caption="Register B" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_RC" offset="0x1C" rw="RW" size="4" initval="0" caption="Register C ">
          <bitfield name="RC" caption="Register C" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_SR" offset="0x20" rw="R" size="4" initval="0" caption="Interrupt Status Register ">
          <bitfield name="COVFS" caption="Counter Overflow Status (cleared on read)" mask="0x1" values="TC_SR__COVFS"/>
          <bitfield name="LOVRS" caption="Load Overrun Status (cleared on read)" mask="0x2" values="TC_SR__LOVRS"/>
          <bitfield name="CPAS" caption="RA Compare Status (cleared on read)" mask="0x4" values="TC_SR__CPAS"/>
          <bitfield name="CPBS" caption="RB Compare Status (cleared on read)" mask="0x8" values="TC_SR__CPBS"/>
          <bitfield name="CPCS" caption="RC Compare Status (cleared on read)" mask="0x10" values="TC_SR__CPCS"/>
          <bitfield name="LDRAS" caption="RA Loading Status (cleared on read)" mask="0x20" values="TC_SR__LDRAS"/>
          <bitfield name="LDRBS" caption="RB Loading Status (cleared on read)" mask="0x40" values="TC_SR__LDRBS"/>
          <bitfield name="ETRGS" caption="External Trigger Status (cleared on read)" mask="0x80" values="TC_SR__ETRGS"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x100" values="TC_SR__SECE"/>
          <bitfield name="CLKSTA" caption="Clock Enabling Status" mask="0x10000" values="TC_SR__CLKSTA"/>
          <bitfield name="MTIOA" caption="TIOAx Mirror" mask="0x20000" values="TC_SR__MTIOA"/>
          <bitfield name="MTIOB" caption="TIOBx Mirror" mask="0x40000" values="TC_SR__MTIOB"/>
        </register>
        <register name="TC_IER" offset="0x24" rw="W" size="4" atomic-op="set:TC_IMR" caption="Interrupt Enable Register ">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x400"/>
        </register>
        <register name="TC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TC_IMR" caption="Interrupt Disable Register ">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x400"/>
        </register>
        <register name="TC_IMR" offset="0x2C" rw="R" size="4" initval="0" caption="Interrupt Mask Register ">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x400"/>
        </register>
        <register name="TC_EMR" offset="0x30" rw="RW" size="4" initval="0" caption="Extended Mode Register ">
          <bitfield name="TRIGSRCA" caption="Trigger Source for Input A" mask="0x3" values="TC_EMR__TRIGSRCA"/>
          <bitfield name="TRIGSRCB" caption="Trigger Source for Input B" mask="0x30" values="TC_EMR__TRIGSRCB"/>
          <bitfield name="NODIVCLK" caption="No Divided Clock" mask="0x100" values="TC_EMR__NODIVCLK"/>
        </register>
        <register name="TC_CSR" offset="0x34" rw="R" size="4" initval="0" caption="Channel Status Register ">
          <bitfield name="CLKSTA" caption="Clock Enabling Status" mask="0x10000" values="TC_CSR__CLKSTA"/>
          <bitfield name="MTIOA" caption="TIOAx Mirror" mask="0x20000" values="TC_CSR__MTIOA"/>
          <bitfield name="MTIOB" caption="TIOBx Mirror" mask="0x40000" values="TC_CSR__MTIOB"/>
        </register>
        <register name="TC_SSR" offset="0x38" rw="R" size="4" atomic-op="set:TC_SR" initval="0" caption="Safety Status Register ">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="TC_SSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="TC_SSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="TC_SSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="TC_SSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source (cleared on read)" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="TC_SSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class" mask="0x80000000" values="TC_SSR__ECLASS"/>
        </register>
      </register-group>
      <register-group name="TC" caption="Timer Counter">
        <register-group name="TC_CHANNEL" name-in-module="TC_CHANNEL" offset="0x0" size="0x40" count="3"/>
        <register name="TC_BCR" offset="0xC0" rw="W" size="4" caption="Block Control Register">
          <bitfield name="SYNC" caption="Synchro Command" mask="0x1" values="TC_BCR__SYNC"/>
        </register>
        <register name="TC_BMR" offset="0xC4" rw="RW" size="4" initval="0" caption="Block Mode Register">
          <bitfield name="TC0XC0S" caption="External Clock Signal 0 Selection" mask="0x3" values="TC_BMR__TC0XC0S"/>
          <bitfield name="TC1XC1S" caption="External Clock Signal 1 Selection" mask="0xC" values="TC_BMR__TC1XC1S"/>
          <bitfield name="TC2XC2S" caption="External Clock Signal 2 Selection" mask="0x30" values="TC_BMR__TC2XC2S"/>
          <bitfield name="QDEN" caption="Quadrature Decoder Enabled" mask="0x100" values="TC_BMR__QDEN"/>
          <bitfield name="POSEN" caption="Position Enabled" mask="0x200" values="TC_BMR__POSEN"/>
          <bitfield name="SPEEDEN" caption="Speed Enabled" mask="0x400" values="TC_BMR__SPEEDEN"/>
          <bitfield name="QDTRANS" caption="Quadrature Decoding Transparent" mask="0x800" values="TC_BMR__QDTRANS"/>
          <bitfield name="EDGPHA" caption="Edge on PHA Count Mode" mask="0x1000" values="TC_BMR__EDGPHA"/>
          <bitfield name="INVA" caption="Inverted PHA" mask="0x2000" values="TC_BMR__INVA"/>
          <bitfield name="INVB" caption="Inverted PHB" mask="0x4000" values="TC_BMR__INVB"/>
          <bitfield name="INVIDX" caption="Inverted Index" mask="0x8000" values="TC_BMR__INVIDX"/>
          <bitfield name="SWAP" caption="Swap PHA and PHB" mask="0x10000" values="TC_BMR__SWAP"/>
          <bitfield name="IDXPHB" caption="Index Pin is PHB Pin" mask="0x20000" values="TC_BMR__IDXPHB"/>
          <bitfield name="MAXFILT" caption="Maximum Filter" mask="0x3F00000"/>
        </register>
        <register name="TC_QIER" offset="0xC8" rw="W" size="4" atomic-op="set:TC_QIMR" caption="QDEC Interrupt Enable Register">
          <bitfield name="IDX" caption="Index" mask="0x1" values="TC_QIER__IDX"/>
          <bitfield name="DIRCHG" caption="Direction Change" mask="0x2" values="TC_QIER__DIRCHG"/>
          <bitfield name="QERR" caption="Quadrature Error" mask="0x4" values="TC_QIER__QERR"/>
          <bitfield name="FPHA" caption="Filtered Phase A Line" mask="0x10" values="TC_QIER__FPHA"/>
          <bitfield name="FPHB" caption="Filtered Phase B Line" mask="0x20" values="TC_QIER__FPHB"/>
          <bitfield name="FIDX" caption="Filtered Index Line" mask="0x40" values="TC_QIER__FIDX"/>
          <bitfield name="FMP" caption="Filtered Missing Pulse" mask="0x80" values="TC_QIER__FMP"/>
        </register>
        <register name="TC_QIDR" offset="0xCC" rw="W" size="4" atomic-op="clear:TC_QIMR" caption="QDEC Interrupt Disable Register">
          <bitfield name="IDX" caption="Index" mask="0x1" values="TC_QIDR__IDX"/>
          <bitfield name="DIRCHG" caption="Direction Change" mask="0x2" values="TC_QIDR__DIRCHG"/>
          <bitfield name="QERR" caption="Quadrature Error" mask="0x4" values="TC_QIDR__QERR"/>
          <bitfield name="FPHA" caption="Filtered Phase A Line" mask="0x10" values="TC_QIDR__FPHA"/>
          <bitfield name="FPHB" caption="Filtered Phase B Line" mask="0x20" values="TC_QIDR__FPHB"/>
          <bitfield name="FIDX" caption="Filtered Index Line" mask="0x40" values="TC_QIDR__FIDX"/>
          <bitfield name="FMP" caption="Filtered Missing Pulse" mask="0x80" values="TC_QIDR__FMP"/>
        </register>
        <register name="TC_QIMR" offset="0xD0" rw="R" size="4" initval="0" caption="QDEC Interrupt Mask Register">
          <bitfield name="IDX" caption="Index" mask="0x1" values="TC_QIMR__IDX"/>
          <bitfield name="DIRCHG" caption="Direction Change" mask="0x2" values="TC_QIMR__DIRCHG"/>
          <bitfield name="QERR" caption="Quadrature Error" mask="0x4" values="TC_QIMR__QERR"/>
          <bitfield name="FPHA" caption="Filtered Phase A Line" mask="0x10" values="TC_QIMR__FPHA"/>
          <bitfield name="FPHB" caption="Filtered Phase B Line" mask="0x20" values="TC_QIMR__FPHB"/>
          <bitfield name="FIDX" caption="Filtered Index Line" mask="0x40" values="TC_QIMR__FIDX"/>
          <bitfield name="FMP" caption="Filtered Missing Pulse" mask="0x80" values="TC_QIMR__FMP"/>
        </register>
        <register name="TC_QISR" offset="0xD4" rw="R" size="4" initval="0" caption="QDEC Interrupt Status Register">
          <bitfield name="IDX" caption="Index" mask="0x1" values="TC_QISR__IDX"/>
          <bitfield name="DIRCHG" caption="Direction Change" mask="0x2" values="TC_QISR__DIRCHG"/>
          <bitfield name="QERR" caption="Quadrature Error" mask="0x4" values="TC_QISR__QERR"/>
          <bitfield name="FPHA" caption="Filtered Phase A Line" mask="0x10" values="TC_QISR__FPHA"/>
          <bitfield name="FPHB" caption="Filtered Phase B Line" mask="0x20" values="TC_QISR__FPHB"/>
          <bitfield name="FIDX" caption="Filtered Index Line" mask="0x40" values="TC_QISR__FIDX"/>
          <bitfield name="FMP" caption="Filtered Missing Pulse" mask="0x80" values="TC_QISR__FMP"/>
          <bitfield name="DIR" caption="Direction" mask="0x100"/>
        </register>
        <register name="TC_QSR" offset="0xDC" rw="R" size="4" initval="0" caption="QDEC Status Register">
          <bitfield name="DIR" caption="Direction" mask="0x100"/>
        </register>
        <register name="TC_WPMR" offset="0xE4" rw="RW" size="4" initval="0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="TC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="TC_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="TC_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="TC_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="TC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group name="TC_CCR__CLKEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the clock if CLKDIS is not 1." value="1"/>
      </value-group>
      <value-group name="TC_CCR__CLKDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the clock." value="1"/>
      </value-group>
      <value-group name="TC_CCR__SWTRG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A software trigger is performed: the counter is reset and the clock is started." value="1"/>
      </value-group>
      <value-group name="TC_CMR__TCCLKS">
        <value name="TIMER_CLOCK1" caption="Clock selected: internal GCLK [17], GCLK[45] clock signal (from PMC)" value="0"/>
        <value name="TIMER_CLOCK2" caption="Clock selected: internal MCK/8 clock signal (from PMC)" value="1"/>
        <value name="TIMER_CLOCK3" caption="Clock selected: internal MCK/32 clock signal (from PMC)" value="2"/>
        <value name="TIMER_CLOCK4" caption="Clock selected: internal MCK/128 clock signal (from PMC)" value="3"/>
        <value name="TIMER_CLOCK5" caption="Clock selected: internal MD_SLCK clock signal (from PMC)" value="4"/>
        <value name="XC0" caption="Clock selected: XC0" value="5"/>
        <value name="XC1" caption="Clock selected: XC1" value="6"/>
        <value name="XC2" caption="Clock selected: XC2" value="7"/>
      </value-group>
      <value-group name="TC_CMR__CLKI">
        <value name="0" caption="Counter is incremented on rising edge of the clock." value="0"/>
        <value name="1" caption="Counter is incremented on falling edge of the clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__BURST">
        <value name="NONE" caption="The clock is not gated by an external signal." value="0"/>
        <value name="XC0" caption="XC0 is ANDed with the selected clock." value="1"/>
        <value name="XC1" caption="XC1 is ANDed with the selected clock." value="2"/>
        <value name="XC2" caption="XC2 is ANDed with the selected clock." value="3"/>
      </value-group>
      <value-group name="TC_CMR__CPCSTOP">
        <value name="0" caption="Counter clock is not stopped when counter reaches RC." value="0"/>
        <value name="1" caption="Counter clock is stopped when counter reaches RC." value="1"/>
      </value-group>
      <value-group name="TC_CMR__LDBSTOP">
        <value name="0" caption="Counter clock is not stopped when RB loading occurs." value="0"/>
        <value name="1" caption="Counter clock is stopped when RB loading occurs." value="1"/>
      </value-group>
      <value-group name="TC_CMR__CPCDIS">
        <value name="0" caption="Counter clock is not disabled when counter reaches RC." value="0"/>
        <value name="1" caption="Counter clock is disabled when counter reaches RC." value="1"/>
      </value-group>
      <value-group name="TC_CMR__LDBDIS">
        <value name="0" caption="Counter clock is not disabled when RB loading occurs." value="0"/>
        <value name="1" caption="Counter clock is disabled when RB loading occurs." value="1"/>
      </value-group>
      <value-group name="TC_CMR__EEVTEDG">
        <value name="NONE" caption="None" value="0"/>
        <value name="RISING" caption="Rising edge" value="1"/>
        <value name="FALLING" caption="Falling edge" value="2"/>
        <value name="EDGE" caption="Each edge" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ETRGEDG">
        <value name="NONE" caption="The clock is not gated by an external signal." value="0"/>
        <value name="RISING" caption="Rising edge" value="1"/>
        <value name="FALLING" caption="Falling edge" value="2"/>
        <value name="EDGE" caption="Each edge" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ABETRG">
        <value name="0" caption="TIOBx is used as an external trigger." value="0"/>
        <value name="1" caption="TIOAx is used as an external trigger." value="1"/>
      </value-group>
      <value-group name="TC_CMR__EEVT">
        <value name="TIOB" caption="TIOB" value="0"/>
        <value name="XC0" caption="XC0" value="1"/>
        <value name="XC1" caption="XC1" value="2"/>
        <value name="XC2" caption="XC2" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ENETRG">
        <value name="0" caption="The external event has no effect on the counter and its clock." value="0"/>
        <value name="1" caption="The external event resets the counter and starts the counter clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__CPCTRG">
        <value name="0" caption="RC Compare has no effect on the counter and its clock." value="0"/>
        <value name="1" caption="RC Compare resets the counter and starts the counter clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__WAVSEL">
        <value name="UP" caption="UP mode without automatic trigger on RC Compare" value="0"/>
        <value name="UPDOWN" caption="UPDOWN mode without automatic trigger on RC Compare" value="1"/>
        <value name="UP_RC" caption="UP mode with automatic trigger on RC Compare" value="2"/>
        <value name="UPDOWN_RC" caption="UPDOWN mode with automatic trigger on RC Compare" value="3"/>
      </value-group>
      <value-group name="TC_CMR_CAPTURE__WAVE">
        <value name="0" caption="Capture mode is enabled." value="0"/>
        <value name="1" caption="Capture mode is disabled (Waveform mode is enabled)." value="1"/>
      </value-group>
      <value-group name="TC_CMR_WAVEFORM__WAVE">
        <value name="0" caption="Waveform mode is disabled (Capture mode is enabled)." value="0"/>
        <value name="1" caption="Waveform mode is enabled." value="1"/>
      </value-group>
      <value-group name="TC_CMR__ACPA">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__LDRA">
        <value name="NONE" caption="None" value="0"/>
        <value name="RISING" caption="Rising edge of TIOAx" value="1"/>
        <value name="FALLING" caption="Falling edge of TIOAx" value="2"/>
        <value name="EDGE" caption="Each edge of TIOAx" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ACPC">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__LDRB">
        <value name="NONE" caption="None" value="0"/>
        <value name="RISING" caption="Rising edge of TIOAx" value="1"/>
        <value name="FALLING" caption="Falling edge of TIOAx" value="2"/>
        <value name="EDGE" caption="Each edge of TIOAx" value="3"/>
      </value-group>
      <value-group name="TC_CMR__AEEVT">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__SBSMPLR">
        <value name="ONE" caption="Load a Capture register each selected edge" value="0"/>
        <value name="HALF" caption="Load a Capture register every 2 selected edges" value="1"/>
        <value name="FOURTH" caption="Load a Capture register every 4 selected edges" value="2"/>
        <value name="EIGHTH" caption="Load a Capture register every 8 selected edges" value="3"/>
        <value name="SIXTEENTH" caption="Load a Capture register every 16 selected edges" value="4"/>
      </value-group>
      <value-group name="TC_CMR__ASWTRG">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BCPB">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BCPC">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BEEVT">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BSWTRG">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_SMMR__GCEN">
        <value name="0" caption="TIOAx [x=0..2] and TIOBx [x=0..2] are driven by internal counter of channel x." value="0"/>
        <value name="1" caption="TIOAx [x=0..2] and TIOBx [x=0..2] are driven by a 2-bit Gray counter." value="1"/>
      </value-group>
      <value-group name="TC_SMMR__DOWN">
        <value name="0" caption="Up counter." value="0"/>
        <value name="1" caption="Down counter." value="1"/>
      </value-group>
      <value-group name="TC_SR__COVFS">
        <value name="0" caption="No counter overflow has occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="A counter overflow has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__LOVRS">
        <value name="0" caption="Load overrun has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1." value="0"/>
        <value name="1" caption="RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the Status Register, if TC_CMRx.WAVE = 0." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPAS">
        <value name="0" caption="RA Compare has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 0." value="0"/>
        <value name="1" caption="RA Compare has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 1." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPBS">
        <value name="0" caption="RB Compare has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 0." value="0"/>
        <value name="1" caption="RB Compare has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 1." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPCS">
        <value name="0" caption="RC Compare has not occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="RC Compare has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__LDRAS">
        <value name="0" caption="RA Load has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1." value="0"/>
        <value name="1" caption="RA Load has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 0." value="1"/>
      </value-group>
      <value-group name="TC_SR__LDRBS">
        <value name="0" caption="RB Load has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1." value="0"/>
        <value name="1" caption="RB Load has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 0." value="1"/>
      </value-group>
      <value-group name="TC_SR__ETRGS">
        <value name="0" caption="External trigger has not occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="External trigger has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__SECE">
        <value name="0" caption="No security or safety event occurred." value="0"/>
        <value name="1" caption="One or more safety or security event occurred since the last read of TC_SRx. For details on the event, refer to TC_SSRx." value="1"/>
      </value-group>
      <value-group name="TC_SR__CLKSTA">
        <value name="0" caption="Clock is disabled." value="0"/>
        <value name="1" caption="Clock is enabled." value="1"/>
      </value-group>
      <value-group name="TC_SR__MTIOA">
        <value name="0" caption="TIOAx is low. If TC_CMRx.WAVE = 0, TIOAx pin is low. If TC_CMRx.WAVE = 1, TIOAx is driven low." value="0"/>
        <value name="1" caption="TIOAx is high. If TC_CMRx.WAVE = 0, TIOAx pin is high. If TC_CMRx.WAVE = 1, TIOAx is driven high." value="1"/>
      </value-group>
      <value-group name="TC_SR__MTIOB">
        <value name="0" caption="TIOBx is low. If TC_CMRx.WAVE = 0, TIOBx pin is low. If TC_CMRx.WAVE = 1, TIOBx is driven low." value="0"/>
        <value name="1" caption="TIOBx is high. If TC_CMRx.WAVE = 0, TIOBx pin is high. If TC_CMRx.WAVE = 1, TIOBx is driven high." value="1"/>
      </value-group>
      <value-group name="TC_EMR__TRIGSRCA">
        <value name="EXTERNAL_TIOAx" caption="The trigger/capture input A is driven by external pin TIOAx" value="0"/>
        <value name="PWMx" caption="The trigger/capture input A is driven internally by PWMx" value="1"/>
      </value-group>
      <value-group name="TC_EMR__TRIGSRCB">
        <value name="EXTERNAL_TIOBx" caption="The trigger/capture input B is driven by external pin TIOBx" value="0"/>
        <value name="PWMx" caption="The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx." value="1"/>
      </value-group>
      <value-group name="TC_EMR__NODIVCLK">
        <value name="0" caption="The selected clock is defined by field TCCLKS in TC_CMRx." value="0"/>
        <value name="1" caption="The selected clock is peripheral clock and TCCLKS field (TC_CMRx) has no effect." value="1"/>
      </value-group>
      <value-group name="TC_CSR__CLKSTA">
        <value name="0" caption="Clock is disabled." value="0"/>
        <value name="1" caption="Clock is enabled." value="1"/>
      </value-group>
      <value-group name="TC_CSR__MTIOA">
        <value name="0" caption="TIOAx is low. If TC_CMRx.WAVE = 0, TIOAx is low. If TC_CMRx.WAVE = 1, TIOAx is driven low." value="0"/>
        <value name="1" caption="TIOAx is high. If TC_CMRx.WAVE = 0, TIOAx is high. If TC_CMRx.WAVE = 1, TIOAx is driven high." value="1"/>
      </value-group>
      <value-group name="TC_CSR__MTIOB">
        <value name="0" caption="TIOBx is low. If TC_CMRx.WAVE = 0, TIOBx is low. If TC_CMRx.WAVE = 1, TIOBx is driven low." value="0"/>
        <value name="1" caption="TIOBx is high. If TC_CMRx.WAVE = 0, TIOBx is high. If TC_CMRx.WAVE = 1, TIOBx is driven high." value="1"/>
      </value-group>
      <value-group name="TC_SSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of TC_SSRx." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of TC_SSRx. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="TC_SSR__CGD">
        <value name="0" caption="The clock monitoring has not been corrupted since the last read of TC_SSRx." value="0"/>
        <value name="1" caption="The clock monitoring has been corrupted since the last read of TC_SSRx. This flag can be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="TC_SSR__SEQE">
        <value name="0" caption="No internal counter error has occurred since the last read of TC_SSRx. In normal operating conditions, SEQE is cleared." value="0"/>
        <value name="1" caption="An internal counter error has occurred since the last read of TC_SSRx. This flag can be set only under abnormal operating conditions resulting in clock glitch, etc. The detection is enabled if TC_CSRx.CLKSTA=1, TC_CMRx.WAVE=1, TC_CMRx.CPCTRG=1 and flag is set if TC_CVx &gt; TC_RCx." value="1"/>
      </value-group>
      <value-group name="TC_SSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of TC_SSRx." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of TC_SSRx. The field SWETYP details the type of software error encountered." value="1"/>
      </value-group>
      <value-group name="TC_SSR__SWETYP">
        <value name="READ_WO" caption="TC Channel x is enabled and a write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="TC Channel x is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address of the TC (Warning)." value="2"/>
        <value name="W_RARB_CAPT" caption="TC_RAx or TC_RBx are written while channel is enabled and configured in capture mode (Error)." value="3"/>
      </value-group>
      <value-group name="TC_SSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not have any impact." value="0x0"/>
        <value name="ERROR" caption="An abnormal access that may have an impact." value="0x1"/>
      </value-group>
      <value-group name="TC_BCR__SYNC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels." value="1"/>
      </value-group>
      <value-group name="TC_BMR__TC0XC0S">
        <value name="TCLK0" caption="Signal connected to XC0: TCLK0" value="0"/>
        <value name="TIOA1" caption="Signal connected to XC0: TIOA1" value="2"/>
        <value name="TIOA2" caption="Signal connected to XC0: TIOA2" value="3"/>
      </value-group>
      <value-group name="TC_BMR__TC1XC1S">
        <value name="TCLK1" caption="Signal connected to XC1: TCLK1" value="0"/>
        <value name="TIOA0" caption="Signal connected to XC1: TIOA0" value="2"/>
        <value name="TIOA2" caption="Signal connected to XC1: TIOA2" value="3"/>
      </value-group>
      <value-group name="TC_BMR__TC2XC2S">
        <value name="TCLK2" caption="Signal connected to XC2: TCLK2" value="0"/>
        <value name="TIOA0" caption="Signal connected to XC2: TIOA0" value="2"/>
        <value name="TIOA1" caption="Signal connected to XC2: TIOA1" value="3"/>
      </value-group>
      <value-group name="TC_BMR__QDEN">
        <value name="0" caption="Disabled." value="0"/>
        <value name="1" caption="Enables the QDEC (filter, edge detection and quadrature decoding)." value="1"/>
      </value-group>
      <value-group name="TC_BMR__POSEN">
        <value name="0" caption="Disable position." value="0"/>
        <value name="1" caption="Enables the position measure on channel 0 and 1." value="1"/>
      </value-group>
      <value-group name="TC_BMR__SPEEDEN">
        <value name="0" caption="Disabled." value="0"/>
        <value name="1" caption="Enables the speed measure on channel 0, the time base being provided by channel 2." value="1"/>
      </value-group>
      <value-group name="TC_BMR__QDTRANS">
        <value name="0" caption="Full quadrature decoding logic is active (direction change detected)." value="0"/>
        <value name="1" caption="Quadrature decoding logic is inactive (direction change inactive) but input filtering and edge detection are performed." value="1"/>
      </value-group>
      <value-group name="TC_BMR__EDGPHA">
        <value name="0" caption="Edges are detected on PHA only." value="0"/>
        <value name="1" caption="Edges are detected on both PHA and PHB." value="1"/>
      </value-group>
      <value-group name="TC_BMR__INVA">
        <value name="0" caption="PHA (TIOA0) is directly driving the QDEC." value="0"/>
        <value name="1" caption="PHA is inverted before driving the QDEC." value="1"/>
      </value-group>
      <value-group name="TC_BMR__INVB">
        <value name="0" caption="PHB (TIOB0) is directly driving the QDEC." value="0"/>
        <value name="1" caption="PHB is inverted before driving the QDEC." value="1"/>
      </value-group>
      <value-group name="TC_BMR__INVIDX">
        <value name="0" caption="IDX (TIOA1) is directly driving the QDEC." value="0"/>
        <value name="1" caption="IDX is inverted before driving the QDEC." value="1"/>
      </value-group>
      <value-group name="TC_BMR__SWAP">
        <value name="0" caption="No swap between PHA and PHB." value="0"/>
        <value name="1" caption="Swap PHA and PHB internally, prior to driving the QDEC." value="1"/>
      </value-group>
      <value-group name="TC_BMR__IDXPHB">
        <value name="0" caption="IDX pin of the rotary sensor must drive TIOA1." value="0"/>
        <value name="1" caption="IDX pin of the rotary sensor must drive TIOB0." value="1"/>
      </value-group>
      <value-group name="TC_QIER__IDX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when a rising edge occurs on IDX input." value="1"/>
      </value-group>
      <value-group name="TC_QIER__DIRCHG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when a change on rotation direction is detected." value="1"/>
      </value-group>
      <value-group name="TC_QIER__QERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when a quadrature error occurs on PHA, PHB." value="1"/>
      </value-group>
      <value-group name="TC_QIER__FPHA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when phase A line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIER__FPHB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when phase B line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIER__FIDX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when index line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIER__FMP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when phase A or phase B has a corrected missing pulse." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__IDX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when a rising edge occurs on IDX input." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__DIRCHG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when a change on rotation direction is detected." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__QERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when a quadrature error occurs on PHA, PHB." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__FPHA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when phase A line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__FPHB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when phase B line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__FIDX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when index line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__FMP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when phase A or phase B has a corrected missing pulse." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__IDX">
        <value name="0" caption="The interrupt on IDX input is disabled." value="0"/>
        <value name="1" caption="The interrupt on IDX input is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__DIRCHG">
        <value name="0" caption="The interrupt on rotation direction change is disabled." value="0"/>
        <value name="1" caption="The interrupt on rotation direction change is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__QERR">
        <value name="0" caption="The interrupt on quadrature error is disabled." value="0"/>
        <value name="1" caption="The interrupt on quadrature error is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__FPHA">
        <value name="0" caption="The interrupt on phase A line filtered contamination is disabled." value="0"/>
        <value name="1" caption="The interrupt on phase A line filtered contamination is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__FPHB">
        <value name="0" caption="The interrupt on phase B line filtered contamination is disabled." value="0"/>
        <value name="1" caption="The interrupt on phase B line filtered contamination is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__FIDX">
        <value name="0" caption="The interrupt on index line filtered contamination is disabled." value="0"/>
        <value name="1" caption="The interrupt on index line filtered contamination is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__FMP">
        <value name="0" caption="The interrupt on auto-corrected missing pulse is disabled." value="0"/>
        <value name="1" caption="The interrupt on auto-corrected missing pulse is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QISR__IDX">
        <value name="0" caption="No Index input change since the last read of TC_QISR." value="0"/>
        <value name="1" caption="The IDX input has changed since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__DIRCHG">
        <value name="0" caption="No change on rotation direction since the last read of TC_QISR." value="0"/>
        <value name="1" caption="The rotation direction changed since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__QERR">
        <value name="0" caption="No quadrature error since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A quadrature error occurred since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__FPHA">
        <value name="0" caption="No filtered contamination on phase A line since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A contamination has been successfully on phase A line since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__FPHB">
        <value name="0" caption="No filtered contamination on phase B line since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A contamination has been successfully on phase B line since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__FIDX">
        <value name="0" caption="No filtered contamination on index line since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A contamination has been successfully on index line since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__FMP">
        <value name="0" caption="No correction of missing pulse on phase A or B lines occurred since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A correction of missing pulse on phase A or B lines occurred since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in TC_SSRx.WPVSRC and the last software control error type is reported in TC_SSRx.SWETYP. The TC_SRx.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in TC_SSRx.WPVSRC and only the first software control error type is reported in TC_SSRx.SWETYP. The TC_SRx.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x54494D"/>
      </value-group>
    </module>
    <module name="TDES" id="6150" version="803" caption="Triple Data Encryption Standard">
      <register-group name="TDES" caption="Triple Data Encryption Standard">
        <register name="TDES_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Processing" mask="0x1" values="TDES_CR__START"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="TDES_CR__SWRST"/>
          <bitfield name="UNLOCK" caption="Unlock Processing" mask="0x1000000" values="TDES_CR__UNLOCK"/>
        </register>
        <register name="TDES_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="CIPHER" caption="Processing Mode" mask="0x1" values="TDES_MR__CIPHER"/>
          <bitfield name="TDESMOD" caption="ALGORITHM Mode" mask="0x6" values="TDES_MR__TDESMOD"/>
          <bitfield name="KEYMOD" caption="Key Mode" mask="0x10" values="TDES_MR__KEYMOD"/>
          <bitfield name="PKWO" caption="Private Key Write Once" mask="0x40" values="TDES_MR__PKWO"/>
          <bitfield name="PKRS" caption="Private Key Internal Register Select" mask="0x80" values="TDES_MR__PKRS"/>
          <bitfield name="SMOD" caption="Start Mode" mask="0x300" values="TDES_MR__SMOD"/>
          <bitfield name="OPMOD" caption="Operating Mode" mask="0x3000" values="TDES_MR__OPMOD"/>
          <bitfield name="LOD" caption="Last Output Data Mode" mask="0x8000" values="TDES_MR__LOD"/>
          <bitfield name="CFBS" caption="Cipher Feedback Data Size" mask="0x30000" values="TDES_MR__CFBS"/>
          <bitfield name="TAMPCLR" caption="Tamper Pin Clear Key Enable" mask="0x80000000" values="TDES_MR__TAMPCLR"/>
        </register>
        <register name="TDES_IER" offset="0x10" rw="W" size="4" atomic-op="set:TDES_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Enable" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x10000"/>
        </register>
        <register name="TDES_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:TDES_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Disable" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x10000"/>
        </register>
        <register name="TDES_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Mask" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x10000"/>
        </register>
        <register name="TDES_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready (cleared by setting TDES_CR.START or TDES_CR.SWRST, or by reading TDES_ODATARx)" mask="0x1" values="TDES_ISR__DATRDY"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Status (cleared by setting TDES_CR.SWRST)" mask="0x100" values="TDES_ISR__URAD"/>
          <bitfield name="URAT" caption="Unspecified Register Access (cleared by setting TDES_CR.SWRST)" mask="0x3000" values="TDES_ISR__URAT"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x10000" values="TDES_ISR__SECE"/>
        </register>
        <register name="TDES_KEY1WR" offset="0x20" rw="W" size="4" count="2" caption="Key 1 Word Register x">
          <bitfield name="KEY1W" caption="Key 1 Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_KEY2WR" offset="0x28" rw="W" size="4" count="2" caption="Key 2 Word Register x">
          <bitfield name="KEY2W" caption="Key 2 Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_KEY3WR" offset="0x30" rw="W" size="4" count="2" caption="Key 3 Word Register x">
          <bitfield name="KEY3W" caption="Key 3 Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_IDATAR" offset="0x40" rw="W" size="4" count="2" caption="Input Data Register x">
          <bitfield name="IDATA" caption="Input Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_ODATAR" offset="0x50" rw="R" size="4" count="2" initval="0x00000000" caption="Output Data Register x">
          <bitfield name="ODATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_IVR" offset="0x60" rw="W" size="4" count="2" caption="Initialization Vector Register x">
          <bitfield name="IV" caption="Initialization Vector" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_XTEA_RNDR" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="XTEA Rounds Register">
          <bitfield name="XTEA_RNDS" caption="Number of Rounds" mask="0x3F"/>
        </register>
        <register name="TDES_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="TDES_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="TDES_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="TDES_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="TDES_WPMR__FIRSTE"/>
          <bitfield name="ACTION" caption="Action on Abnormal Event Detection" mask="0xE0" values="TDES_WPMR__ACTION"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="TDES_WPMR__WPKEY"/>
        </register>
        <register name="TDES_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="TDES_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="TDES_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="TDES_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="TDES_WPSR__SWE"/>
          <bitfield name="PKRPVS" caption="Private Key Register Protection Violation Status (cleared on read)" mask="0x10" values="TDES_WPSR__PKRPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source (cleared on read)" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="TDES_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="TDES_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="TDES_CR__START">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Starts Manual encryption/decryption process." value="1"/>
      </value-group>
      <value-group name="TDES_CR__SWRST">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets the TDES. A software-triggered reset of the TDES interface is performed." value="1"/>
      </value-group>
      <value-group name="TDES_CR__UNLOCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Unlocks the processing in case of abnormal event detection if TDES_WPMR.ACTION &gt; 0." value="1"/>
      </value-group>
      <value-group name="TDES_MR__CIPHER">
        <value name="DECRYPT" caption="Decrypts data." value="0"/>
        <value name="ENCRYPT" caption="Encrypts data." value="1"/>
      </value-group>
      <value-group name="TDES_MR__TDESMOD">
        <value name="SINGLE_DES" caption="Single DES processing using TDES_KEY1WRy." value="0"/>
        <value name="TRIPLE_DES" caption="Triple DES processing using TDES_KEY1WRy, TDES_KEY2WRy and TDES_KEY3WRy." value="1"/>
        <value name="XTEA" caption="XTEA processing using TDES_KEY1WRy and TDES_KEY2WRy." value="2"/>
      </value-group>
      <value-group name="TDES_MR__KEYMOD">
        <value name="0" caption="Three-key algorithm is selected." value="0"/>
        <value name="1" caption="Two-key algorithm is selected. There is no need to write TDES_KEY3WRy (or Private Key internal registers with more than 128 bits)." value="1"/>
      </value-group>
      <value-group name="TDES_MR__PKWO">
        <value name="0" caption="The Private Key internal registers can be written multiple times through the Private Key bus." value="0"/>
        <value name="1" caption="The Private Key internal registers can be written only once through the Private Key bus until hardware reset." value="1"/>
      </value-group>
      <value-group name="TDES_MR__PKRS">
        <value name="0" caption="The keys used by the TDES are in the TDES_KEY1WRy, TDES_KEY2WRy and TDES_KEY3WRy registers." value="0"/>
        <value name="1" caption="The keys used by the TDES are the in the Private Key internal registers written through the Private Key bus." value="1"/>
      </value-group>
      <value-group name="TDES_MR__SMOD">
        <value name="MANUAL_START" caption="Manual Mode" value="0"/>
        <value name="AUTO_START" caption="Auto Mode" value="1"/>
        <value name="IDATAR0_START" caption="TDES_IDATAR0 accesses only Auto mode" value="2"/>
      </value-group>
      <value-group name="TDES_MR__OPMOD">
        <value name="ECB" caption="Electronic Code Book mode" value="0"/>
        <value name="CBC" caption="Cipher Block Chaining mode" value="1"/>
        <value name="OFB" caption="Output Feedback mode" value="2"/>
        <value name="CFB" caption="Cipher Feedback mode" value="3"/>
      </value-group>
      <value-group name="TDES_MR__LOD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The DATRDY flag is cleared when at least one of the TDES_IDATARx is written." value="1"/>
      </value-group>
      <value-group name="TDES_MR__CFBS">
        <value name="SIZE_64BIT" caption="64-bit" value="0"/>
        <value name="SIZE_32BIT" caption="32-bit" value="1"/>
        <value name="SIZE_16BIT" caption="16-bit" value="2"/>
        <value name="SIZE_8BIT" caption="8-bit" value="3"/>
      </value-group>
      <value-group name="TDES_MR__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on TDES_KEYxWRy." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears TDES_KEYxWRy." value="1"/>
      </value-group>
      <value-group name="TDES_ISR__DATRDY">
        <value name="0" caption="Output data is not valid." value="0"/>
        <value name="1" caption="Encryption or decryption process is completed." value="1"/>
      </value-group>
      <value-group name="TDES_ISR__URAD">
        <value name="0" caption="No unspecified register access has been detected since the last write of TDES_CR.SWRST." value="0"/>
        <value name="1" caption="At least one unspecified register access has been detected since the last write of TDES_CR.SWRST." value="1"/>
      </value-group>
      <value-group name="TDES_ISR__URAT">
        <value name="IDR_WR_PROCESSING" caption="TDES_IDATAR written during data processing when SMOD = 0x2 mode." value="0"/>
        <value name="ODR_RD_PROCESSING" caption="TDES_ODATAR read during data processing." value="1"/>
        <value name="MR_WR_PROCESSING" caption="TDES_MR written during data processing." value="2"/>
        <value name="WOR_RD_ACCESS" caption="Write-only register read access." value="3"/>
      </value-group>
      <value-group name="TDES_ISR__SECE">
        <value name="0" caption="There is no security report in TDES_WPSR." value="0"/>
        <value name="1" caption="One security flag is set in TDES_WPSR." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to0x444553 (&quot;DES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in TDES_WPSR.WPVSRC and the last software control error type is reported in TDES_WPSR.SWETYP. The TDES_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in TDES_WPSR.WPVSRC and only the first software control error type is reported in TDES_WPSR.SWETYP. The TDES_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__ACTION">
        <value name="REPORT_ONLY" caption="No action (stop or clear key) is performed when one of PKRPVS, WPVS, CGD, SEQE, or SWE flags are set." value="0"/>
        <value name="LOCK_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." value="1"/>
        <value name="LOCK_CGD_SEQE" caption="If a processing is in progress when the TDES_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." value="2"/>
        <value name="LOCK_ANY_EV" caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." value="3"/>
        <value name="CLEAR_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." value="4"/>
        <value name="CLEAR_CGD_SEQE" caption="If a processing is in progress when the TDES_WPSR.CGD/SEQE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." value="5"/>
        <value name="CLEAR_ANY_EV" caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." value="6"/>
      </value-group>
      <value-group name="TDES_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." value="0x444553"/>
      </value-group>
      <value-group name="TDES_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of TDES_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of TDES_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of TDES_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of TDES_WPSR. This flag is set in case of abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of TDES_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of TDES_WPSR. This flag is set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of TDES_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of TDES_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__PKRPVS">
        <value name="0" caption="No Private Key internal register access violation has occurred since the last read of TDES_WPSR." value="0"/>
        <value name="1" caption="A Private Key internal register access violation has occurred since the last read of TDES_WPSR." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="TDES is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (Warning)." value="2"/>
        <value name="CTRL_START" caption="Abnormal use of TDES_CR.START command when DMA access is configured." value="3"/>
        <value name="WEIRD_ACTION" caption="A key write, init value write, output data read, Mode register write, Private Key bus access or XTEA round register has been performed while a current processing is in progress (abnormal)." value="4"/>
        <value name="INCOMPLETE_KEY" caption="A tentative of start is required while the keys are not fully loaded into TDES_KEYxWRy." value="5"/>
      </value-group>
      <value-group name="TDES_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality." value="0x0"/>
        <value name="ERROR" caption="An access is performed into key, input data, control registers while the TDES is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." value="0x1"/>
      </value-group>
    </module>
    <module name="TRNG" id="6334" version="307" caption="True Random Number Generator">
      <register-group name="TRNG" caption="True Random Number Generator">
        <register name="TRNG_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="ENABLE" caption="Enable TRNG to Provide Random Values" mask="0x1" values="TRNG_CR__ENABLE"/>
          <bitfield name="WAKEY" caption="Register Write Access Key" mask="0xFFFFFF00" values="TRNG_CR__WAKEY"/>
        </register>
        <register name="TRNG_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="HALFR" caption="Half Rate Enable" mask="0x1" values="TRNG_MR__HALFR"/>
          <bitfield name="DIFF" caption="Minimum Hamming Distance" mask="0x80" values="TRNG_MR__DIFF"/>
        </register>
        <register name="TRNG_PKBCR" offset="0x8" rw="W" size="4" caption="Private Key Bus Control Register">
          <bitfield name="KID" caption="Key ID (Must be Always Written to 0)" mask="0x1"/>
          <bitfield name="KSLAVE" caption="Key Bus Client" mask="0x30" values="TRNG_PKBCR__KSLAVE"/>
          <bitfield name="KLENGTH" caption="Key Length" mask="0xFF00"/>
          <bitfield name="WAKEY" caption="Register Write Access Key" mask="0xFFFF0000" values="TRNG_PKBCR__WAKEY"/>
        </register>
        <register name="TRNG_IER" offset="0x10" rw="W" size="4" atomic-op="set:TRNG_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1" values="TRNG_IER__DATRDY"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x2" values="TRNG_IER__SECE"/>
          <bitfield name="EOTPKB" caption="End Of Transfer on Private Key Bus Interrupt Enable" mask="0x4" values="TRNG_IER__EOTPKB"/>
        </register>
        <register name="TRNG_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:TRNG_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1" values="TRNG_IDR__DATRDY"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x2" values="TRNG_IDR__SECE"/>
          <bitfield name="EOTPKB" caption="End Of Transfer on Private Key Bus Interrupt Disable" mask="0x4" values="TRNG_IDR__EOTPKB"/>
        </register>
        <register name="TRNG_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1" values="TRNG_IMR__DATRDY"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x2" values="TRNG_IMR__SECE"/>
          <bitfield name="EOTPKB" caption="End Of Transfer on Private Key Bus Interrupt Mask" mask="0x4" values="TRNG_IMR__EOTPKB"/>
        </register>
        <register name="TRNG_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready (cleared on read)" mask="0x1" values="TRNG_ISR__DATRDY"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x2" values="TRNG_ISR__SECE"/>
          <bitfield name="EOTPKB" caption="End Of Transfer on Private Key Bus (cleared on read)" mask="0x4" values="TRNG_ISR__EOTPKB"/>
        </register>
        <register name="TRNG_ODATA" offset="0x50" rw="R" size="4" initval="0x00000000" caption="Output Data Register">
          <bitfield name="ODATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="TRNG_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="TRNG_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="TRNG_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="TRNG_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="TRNG_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="TRNG_WPMR__WPKEY"/>
        </register>
        <register name="TRNG_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="TRNG_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="TRNG_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="TRNG_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="TRNG_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source (cleared on read)" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="TRNG_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="TRNG_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="TRNG_CR__ENABLE">
        <value name="0" caption="Disables the TRNG if 0x524E47 (&quot;RNG&quot; in ASCII) is written in WAKEY field at the same time." value="0"/>
        <value name="1" caption="Enables the TRNG if 0x524E47 (&quot;RNG&quot; in ASCII) is written in WAKEY field at the same time." value="1"/>
      </value-group>
      <value-group name="TRNG_CR__WAKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0x524E47"/>
      </value-group>
      <value-group name="TRNG_MR__HALFR">
        <value name="DISABLED" caption="Maximum stream rate provided (1 sample every 84 MCK clock cycles)." value="0"/>
        <value name="ENABLED" caption="Half maximum stream rate provided if the peripheral clock frequency is above 100 MHz (1 sample every 168 MCK clock cycles)." value="1"/>
      </value-group>
      <value-group name="TRNG_MR__DIFF">
        <value name="DISABLED" caption="Delivers a new random sample without condition with the previous sample (unless HD=1)." value="0"/>
      </value-group>
      <value-group name="TRNG_PKBCR__KSLAVE">
        <value name="TDES_ID" caption="TDES" value="0"/>
        <value name="AES_ID" caption="AES" value="1"/>
        <value name="OTPC_ID" caption="OTPC" value="2"/>
      </value-group>
      <value-group name="TRNG_PKBCR__WAKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0x524B"/>
      </value-group>
      <value-group name="TRNG_IER__DATRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IER__SECE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IER__EOTPKB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IDR__DATRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IDR__SECE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IDR__EOTPKB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IMR__DATRDY">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TRNG_IMR__SECE">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="TRNG_IMR__EOTPKB">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TRNG_ISR__DATRDY">
        <value name="0" caption="Output data is not valid or TRNG is disabled." value="0"/>
        <value name="1" caption="New random value has been completed since the last read of TRNG_ISR." value="1"/>
      </value-group>
      <value-group name="TRNG_ISR__SECE">
        <value name="0" caption="No safety or security event occurred since the last read of the Interrupt Status Register." value="0"/>
        <value name="1" caption="One or more safety or security event occurred since the last read of TRNG_ISR. For details on the event, see TRNG Write Protection Status Register." value="1"/>
      </value-group>
      <value-group name="TRNG_ISR__EOTPKB">
        <value name="0" caption="No private key bus transfer has ended since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The private key bus transfer has ended." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in TRNG_WPSR.WPVSRC and the last software control error type is reported in TRNG_WPSR.SWETYP. The TRNG_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in TRNG_WPSR.WPVSRC and only the first software control error type is reported in TRNG_WPSR.SWETYP. The TRNG_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." value="0x524E47"/>
      </value-group>
      <value-group name="TRNG_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of TRNG_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of TRNG_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="TRNG_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of TRNG_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of TRNG_WPSR. This flag is set in case of abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of TRNG_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of TRNG_WPSR. This flag is set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="TRNG_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of TRNG_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of TRNG_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPSR__SWETYP">
        <value name="READ_WO" caption="TRNG is enabled and a write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="TRNG is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address." value="2"/>
        <value name="TRNG_DIS" caption="The TRNG_ODATA register was read when TRNG was disabled or TRNG used for private key bus transfer (Error)." value="3"/>
        <value name="PKB_BUSY" caption="A write access to TRNG_PKBCR has been attempted during a private key bus transfer (Error)." value="4"/>
      </value-group>
      <value-group name="TRNG_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality." value="0x0"/>
        <value name="ERROR" caption="Reading TRNG_ODATA when TRNG was disabled or TRNG used for private key bus transfer. TRNG does not provide a random value. Writing to TRNG_PKBCR while a private key bus transfer is ongoing does not launch a new private key bus transfer." value="0x1"/>
      </value-group>
    </module>
    <module name="UDPHS" id="6227" version="150" caption="IP_Name">
      <register-group name="UDPHS_DMA" size="0x10">
        <register name="UDPHS_DMANXTDSC" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="UDPHS DMA Next Descriptor Address Register ">
          <bitfield name="NXT_DSC_ADD" caption="Next Descriptor Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="UDPHS_DMAADDRESS" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="UDPHS DMA Channel Address Register ">
          <bitfield name="BUFF_ADD" caption="Buffer Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="UDPHS_DMACONTROL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="UDPHS DMA Channel Control Register ">
          <bitfield name="CHANN_ENB" caption="(Channel Enable Command)" mask="0x1" values="UDPHS_DMACONTROL__CHANN_ENB"/>
          <bitfield name="LDNXT_DSC" caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x2" values="UDPHS_DMACONTROL__LDNXT_DSC"/>
          <bitfield name="END_TR_EN" caption="End of Transfer Enable (Control)" mask="0x4" values="UDPHS_DMACONTROL__END_TR_EN"/>
          <bitfield name="END_B_EN" caption="End of Buffer Enable (Control)" mask="0x8" values="UDPHS_DMACONTROL__END_B_EN"/>
          <bitfield name="END_TR_IT" caption="End of Transfer Interrupt Enable" mask="0x10" values="UDPHS_DMACONTROL__END_TR_IT"/>
          <bitfield name="END_BUFFIT" caption="End of Buffer Interrupt Enable" mask="0x20" values="UDPHS_DMACONTROL__END_BUFFIT"/>
          <bitfield name="DESC_LD_IT" caption="Descriptor Loaded Interrupt Enable" mask="0x40" values="UDPHS_DMACONTROL__DESC_LD_IT"/>
          <bitfield name="BURST_LCK" caption="Burst Lock Enable" mask="0x80" values="UDPHS_DMACONTROL__BURST_LCK"/>
          <bitfield name="BUFF_LENGTH" caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000"/>
        </register>
        <register name="UDPHS_DMASTATUS" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="UDPHS DMA Channel Status Register ">
          <bitfield name="CHANN_ENB" caption="Channel Enable Status" mask="0x1" values="UDPHS_DMASTATUS__CHANN_ENB"/>
          <bitfield name="CHANN_ACT" caption="Channel Active Status" mask="0x2" values="UDPHS_DMASTATUS__CHANN_ACT"/>
          <bitfield name="END_TR_ST" caption="End of Channel Transfer Status" mask="0x10" values="UDPHS_DMASTATUS__END_TR_ST"/>
          <bitfield name="END_BF_ST" caption="End of Channel Buffer Status" mask="0x20" values="UDPHS_DMASTATUS__END_BF_ST"/>
          <bitfield name="DESC_LDST" caption="Descriptor Loaded Status" mask="0x40" values="UDPHS_DMASTATUS__DESC_LDST"/>
          <bitfield name="BUFF_COUNT" caption="Buffer Byte Count" mask="0xFFFF0000"/>
        </register>
      </register-group>
      <register-group name="UDPHS_EPT" size="0x20">
        <register name="UDPHS_EPTCFG" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="UDPHS Endpoint Configuration Register ">
          <bitfield name="EPT_SIZE" caption="Endpoint Size (cleared upon USB reset)" mask="0x7" values="UDPHS_EPTCFG__EPT_SIZE"/>
          <bitfield name="EPT_DIR" caption="Endpoint Direction (cleared upon USB reset)" mask="0x8" values="UDPHS_EPTCFG__EPT_DIR"/>
          <bitfield name="EPT_TYPE" caption="Endpoint Type (cleared upon USB reset)" mask="0x30" values="UDPHS_EPTCFG__EPT_TYPE"/>
          <bitfield name="BK_NUMBER" caption="Number of Banks (cleared upon USB reset)" mask="0xC0" values="UDPHS_EPTCFG__BK_NUMBER"/>
          <bitfield name="NB_TRANS" caption="Number Of Transactions per Microframe (cleared upon USB reset)" mask="0x300"/>
          <bitfield name="EPT_MAPD" caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" values="UDPHS_EPTCFG__EPT_MAPD"/>
        </register>
        <register name="UDPHS_EPTCTLENB" offset="0x4" rw="W" size="4" caption="UDPHS Endpoint Control Enable Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield name="EPT_ENABL" caption="Endpoint Enable" mask="0x1" values="UDPHS_EPTCTLENB__EPT_ENABL"/>
          <bitfield name="AUTO_VALID" caption="Packet Auto-Valid Enable" mask="0x2" values="UDPHS_EPTCTLENB__AUTO_VALID"/>
          <bitfield name="INTDIS_DMA" caption="Interrupts Disable DMA" mask="0x8" values="UDPHS_EPTCTLENB__INTDIS_DMA"/>
          <bitfield modes="DEFAULT" name="NYET_DIS" caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x10" values="UDPHS_EPTCTLENB__NYET_DIS"/>
          <bitfield modes="ISOENDPT" name="DATAX_RX" caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x40" values="UDPHS_EPTCTLENB__DATAX_RX"/>
          <bitfield modes="ISOENDPT" name="MDATA_RX" caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x80" values="UDPHS_EPTCTLENB__MDATA_RX"/>
          <bitfield name="ERR_OVFLW" caption="Overflow Error Interrupt Enable" mask="0x100" values="UDPHS_EPTCTLENB__ERR_OVFLW"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data Interrupt Enable" mask="0x200" values="UDPHS_EPTCTLENB__RXRDY_TXKL"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete Interrupt Enable" mask="0x400" values="UDPHS_EPTCTLENB__TX_COMPLT"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready Interrupt Enable" mask="0x800" values="UDPHS_EPTCTLENB__TXRDY"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x800" values="UDPHS_EPTCTLENB__TXRDY_TRER"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow Interrupt Enable" mask="0x1000" values="UDPHS_EPTCTLENB__ERR_FL_ISO"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP" mask="0x1000" values="UDPHS_EPTCTLENB__RX_SETUP"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x2000" values="UDPHS_EPTCTLENB__ERR_CRC_NTR"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent Interrupt Enable" mask="0x2000" values="UDPHS_EPTCTLENB__STALL_SNT"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="Bank Flush Error Interrupt Enable" mask="0x4000" values="UDPHS_EPTCTLENB__ERR_FLUSH"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAKIN Interrupt Enable" mask="0x4000" values="UDPHS_EPTCTLENB__NAK_IN"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAKOUT Interrupt Enable" mask="0x8000" values="UDPHS_EPTCTLENB__NAK_OUT"/>
          <bitfield name="BUSY_BANK" caption="Busy Bank Interrupt Enable" mask="0x40000" values="UDPHS_EPTCTLENB__BUSY_BANK"/>
          <bitfield name="SHRT_PCKT" caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" values="UDPHS_EPTCTLENB__SHRT_PCKT"/>
        </register>
        <register name="UDPHS_EPTCTLDIS" offset="0x8" rw="W" size="4" caption="UDPHS Endpoint Control Disable Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield name="EPT_DISABL" caption="Endpoint Disable" mask="0x1" values="UDPHS_EPTCTLDIS__EPT_DISABL"/>
          <bitfield name="AUTO_VALID" caption="Packet Auto-Valid Disable" mask="0x2" values="UDPHS_EPTCTLDIS__AUTO_VALID"/>
          <bitfield name="INTDIS_DMA" caption="Interrupts Disable DMA" mask="0x8" values="UDPHS_EPTCTLDIS__INTDIS_DMA"/>
          <bitfield modes="DEFAULT" name="NYET_DIS" caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x10" values="UDPHS_EPTCTLDIS__NYET_DIS"/>
          <bitfield modes="ISOENDPT" name="DATAX_RX" caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x40" values="UDPHS_EPTCTLDIS__DATAX_RX"/>
          <bitfield modes="ISOENDPT" name="MDATA_RX" caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x80" values="UDPHS_EPTCTLDIS__MDATA_RX"/>
          <bitfield name="ERR_OVFLW" caption="Overflow Error Interrupt Disable" mask="0x100" values="UDPHS_EPTCTLDIS__ERR_OVFLW"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data Interrupt Disable" mask="0x200" values="UDPHS_EPTCTLDIS__RXRDY_TXKL"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete Interrupt Disable" mask="0x400" values="UDPHS_EPTCTLDIS__TX_COMPLT"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready Interrupt Disable" mask="0x800" values="UDPHS_EPTCTLDIS__TXRDY"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x800" values="UDPHS_EPTCTLDIS__TXRDY_TRER"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow Interrupt Disable" mask="0x1000" values="UDPHS_EPTCTLDIS__ERR_FL_ISO"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP Interrupt Disable" mask="0x1000" values="UDPHS_EPTCTLDIS__RX_SETUP"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x2000" values="UDPHS_EPTCTLDIS__ERR_CRC_NTR"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent Interrupt Disable" mask="0x2000" values="UDPHS_EPTCTLDIS__STALL_SNT"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="bank flush error Interrupt Disable" mask="0x4000" values="UDPHS_EPTCTLDIS__ERR_FLUSH"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAKIN Interrupt Disable" mask="0x4000" values="UDPHS_EPTCTLDIS__NAK_IN"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAKOUT Interrupt Disable" mask="0x8000" values="UDPHS_EPTCTLDIS__NAK_OUT"/>
          <bitfield name="BUSY_BANK" caption="Busy Bank Interrupt Disable" mask="0x40000" values="UDPHS_EPTCTLDIS__BUSY_BANK"/>
          <bitfield name="SHRT_PCKT" caption="Short Packet Interrupt Disable" mask="0x80000000" values="UDPHS_EPTCTLDIS__SHRT_PCKT"/>
        </register>
        <register name="UDPHS_EPTCTL" offset="0xC" rw="R" size="4" initval="0x00000000" caption="UDPHS Endpoint Control Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield name="EPT_ENABL" caption="Endpoint Enable (cleared upon USB reset)" mask="0x1" values="UDPHS_EPTCTL__EPT_ENABL"/>
          <bitfield modes="DEFAULT" name="AUTO_VALID" caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x2"/>
          <bitfield modes="ISOENDPT" name="AUTO_VALID" caption="Packet Auto-Valid Enabled (cleared upon USB reset)" mask="0x2"/>
          <bitfield name="INTDIS_DMA" caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x8"/>
          <bitfield modes="DEFAULT" name="NYET_DIS" caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x10" values="UDPHS_EPTCTL__NYET_DIS"/>
          <bitfield modes="ISOENDPT" name="DATAX_RX" caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) (cleared upon USB reset)" mask="0x40" values="UDPHS_EPTCTL__DATAX_RX"/>
          <bitfield modes="ISOENDPT" name="MDATA_RX" caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) (cleared upon USB reset)" mask="0x80" values="UDPHS_EPTCTL__MDATA_RX"/>
          <bitfield name="ERR_OVFLW" caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x100" values="UDPHS_EPTCTL__ERR_OVFLW"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x200" values="UDPHS_EPTCTL__RXRDY_TXKL"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x400" values="UDPHS_EPTCTL__TX_COMPLT"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x800" values="UDPHS_EPTCTL__TXRDY"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready/Transaction Error Interrupt Enabled (cleared upon USB reset)" mask="0x800" values="UDPHS_EPTCTL__TXRDY_TRER"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow Interrupt Enabled (cleared upon USB reset)" mask="0x1000" values="UDPHS_EPTCTL__ERR_FL_ISO"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x1000" values="UDPHS_EPTCTL__RX_SETUP"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="ISO CRC Error/Number of Transaction Error Interrupt Enabled (cleared upon USB reset)" mask="0x2000" values="UDPHS_EPTCTL__ERR_CRC_NTR"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x2000" values="UDPHS_EPTCTL__STALL_SNT"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="Bank Flush Error Interrupt Enabled (cleared upon USB reset)" mask="0x4000" values="UDPHS_EPTCTL__ERR_FLUSH"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x4000" values="UDPHS_EPTCTL__NAK_IN"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x8000" values="UDPHS_EPTCTL__NAK_OUT"/>
          <bitfield name="BUSY_BANK" caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x40000" values="UDPHS_EPTCTL__BUSY_BANK"/>
          <bitfield name="SHRT_PCKT" caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" values="UDPHS_EPTCTL__SHRT_PCKT"/>
        </register>
        <register name="UDPHS_EPTSETSTA" offset="0x14" rw="W" size="4" caption="UDPHS Endpoint Set Status Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield modes="DEFAULT" name="FRCESTALL" caption="Stall Handshake Request Set" mask="0x20" values="UDPHS_EPTSETSTA__FRCESTALL"/>
          <bitfield name="RXRDY_TXKL" caption="KILL Bank Set (for IN Endpoint)" mask="0x200" values="UDPHS_EPTSETSTA__RXRDY_TXKL"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready Set" mask="0x800" values="UDPHS_EPTSETSTA__TXRDY"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready Set" mask="0x800" values="UDPHS_EPTSETSTA__TXRDY_TRER"/>
        </register>
        <register name="UDPHS_EPTCLRSTA" offset="0x18" rw="W" size="4" caption="UDPHS Endpoint Clear Status Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield modes="DEFAULT" name="FRCESTALL" caption="Stall Handshake Request Clear" mask="0x20" values="UDPHS_EPTCLRSTA__FRCESTALL"/>
          <bitfield name="TOGGLESQ" caption="Data Toggle Clear" mask="0x40" values="UDPHS_EPTCLRSTA__TOGGLESQ"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data Clear" mask="0x200" values="UDPHS_EPTCLRSTA__RXRDY_TXKL"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete Clear" mask="0x400" values="UDPHS_EPTCLRSTA__TX_COMPLT"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow Clear" mask="0x1000" values="UDPHS_EPTCLRSTA__ERR_FL_ISO"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP Clear" mask="0x1000" values="UDPHS_EPTCLRSTA__RX_SETUP"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="Number of Transaction Error Clear" mask="0x2000" values="UDPHS_EPTCLRSTA__ERR_CRC_NTR"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent Clear" mask="0x2000" values="UDPHS_EPTCLRSTA__STALL_SNT"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="Bank Flush Error Clear" mask="0x4000" values="UDPHS_EPTCLRSTA__ERR_FLUSH"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAKIN Clear" mask="0x4000" values="UDPHS_EPTCLRSTA__NAK_IN"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAKOUT Clear" mask="0x8000" values="UDPHS_EPTCLRSTA__NAK_OUT"/>
        </register>
        <register name="UDPHS_EPTSTA" offset="0x1C" rw="R" size="4" initval="0x00000040" caption="UDPHS Endpoint Status Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield modes="DEFAULT" name="FRCESTALL" caption="Stall Handshake Request (cleared upon USB reset)" mask="0x20" values="UDPHS_EPTSTA__FRCESTALL"/>
          <bitfield modes="ISOENDPT" name="TOGGLESQ_STA" caption="Toggle Sequencing (cleared upon USB reset)" mask="0xC0" values="UDPHS_EPTSTA_ISOENDPT__TOGGLESQ_STA"/>
          <bitfield modes="DEFAULT" name="TOGGLESQ_STA" caption="Toggle Sequencing (cleared upon USB reset)" mask="0xC0" values="UDPHS_EPTSTA__TOGGLESQ_STA"/>
          <bitfield name="ERR_OVFLW" caption="Overflow Error (cleared upon USB reset)" mask="0x100"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x200"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x400"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready (cleared upon USB reset)" mask="0x800"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready/Transaction Error (cleared upon USB reset)" mask="0x800"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow (cleared upon USB reset)" mask="0x1000"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP (cleared upon USB reset)" mask="0x1000"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="CRC ISO Error/Number of Transaction Error (cleared upon USB reset)" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent (cleared upon USB reset)" mask="0x2000"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="Bank Flush Error (cleared upon USB reset)" mask="0x4000"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAK IN (cleared upon USB reset)" mask="0x4000"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAK OUT (cleared upon USB reset)" mask="0x8000"/>
          <bitfield modes="ISOENDPT" name="CURBK" caption="Current Bank (cleared upon USB reset)" mask="0x30000" values="UDPHS_EPTSTA__CURBK"/>
          <bitfield modes="DEFAULT" name="CURBK_CTLDIR" caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x30000" values="UDPHS_EPTSTA__CURBK_CTLDIR"/>
          <bitfield name="BUSY_BANK_STA" caption="Busy Bank Number (cleared upon USB reset)" mask="0xC0000" values="UDPHS_EPTSTA__BUSY_BANK_STA"/>
          <bitfield name="BYTE_COUNT" caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000"/>
          <bitfield name="SHRT_PCKT" caption="Short Packet (cleared upon USB reset)" mask="0x80000000"/>
        </register>
      </register-group>
      <register-group name="UDPHS" caption="IP_Name">
        <register name="UDPHS_CTRL" offset="0x0" rw="RW" size="4" initval="0x00000200" caption="UDPHS Control Register">
          <bitfield name="DEV_ADDR" caption="UDPHS Address (cleared upon USB reset)" mask="0x7F"/>
          <bitfield name="FADDR_EN" caption="Function Address Enable (cleared upon USB reset)" mask="0x80" values="UDPHS_CTRL__FADDR_EN"/>
          <bitfield name="EN_UDPHS" caption="UDPHS Enable" mask="0x100" values="UDPHS_CTRL__EN_UDPHS"/>
          <bitfield name="DETACH" caption="Detach Command" mask="0x200" values="UDPHS_CTRL__DETACH"/>
          <bitfield name="REWAKEUP" caption="Send Remote Wakeup (cleared upon USB reset)" mask="0x400" values="UDPHS_CTRL__REWAKEUP"/>
          <bitfield name="PULLD_DIS" caption="Pulldown Disable (cleared upon USB reset)" mask="0x800"/>
        </register>
        <register name="UDPHS_FNUM" offset="0x4" rw="R" size="4" initval="0x00000000" caption="UDPHS Frame Number Register">
          <bitfield name="MICRO_FRAME_NUM" caption="Microframe Number (cleared upon USB reset)" mask="0x7"/>
          <bitfield name="FRAME_NUMBER" caption="Frame Number as defined in the Packet Field Formats (cleared upon USB reset)" mask="0x3FF8"/>
          <bitfield name="FNUM_ERR" caption="Frame Number CRC Error (cleared upon USB reset)" mask="0x80000000"/>
        </register>
        <register name="UDPHS_IEN" offset="0x10" rw="RW" size="4" initval="0x00000010" caption="UDPHS Interrupt Enable Register">
          <bitfield name="DET_SUSPD" caption="Suspend Interrupt Enable (cleared upon USB reset)" mask="0x2" values="UDPHS_IEN__DET_SUSPD"/>
          <bitfield name="MICRO_SOF" caption="Micro-SOF Interrupt Enable (cleared upon USB reset)" mask="0x4" values="UDPHS_IEN__MICRO_SOF"/>
          <bitfield name="INT_SOF" caption="SOF Interrupt Enable (cleared upon USB reset)" mask="0x8" values="UDPHS_IEN__INT_SOF"/>
          <bitfield name="ENDRESET" caption="End Of Reset Interrupt Enable (cleared upon USB reset)" mask="0x10" values="UDPHS_IEN__ENDRESET"/>
          <bitfield name="WAKE_UP" caption="Wake Up CPU Interrupt Enable (cleared upon USB reset)" mask="0x20" values="UDPHS_IEN__WAKE_UP"/>
          <bitfield name="ENDOFRSM" caption="End Of Resume Interrupt Enable (cleared upon USB reset)" mask="0x40" values="UDPHS_IEN__ENDOFRSM"/>
          <bitfield name="UPSTR_RES" caption="Upstream Resume Interrupt Enable (cleared upon USB reset)" mask="0x80" values="UDPHS_IEN__UPSTR_RES"/>
          <bitfield name="EPT_0" caption="Endpoint 0 Interrupt Enable (cleared upon USB reset)" mask="0x100" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_1" caption="Endpoint 1 Interrupt Enable (cleared upon USB reset)" mask="0x200" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_2" caption="Endpoint 2 Interrupt Enable (cleared upon USB reset)" mask="0x400" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_3" caption="Endpoint 3 Interrupt Enable (cleared upon USB reset)" mask="0x800" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_4" caption="Endpoint 4 Interrupt Enable (cleared upon USB reset)" mask="0x1000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_5" caption="Endpoint 5 Interrupt Enable (cleared upon USB reset)" mask="0x2000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_6" caption="Endpoint 6 Interrupt Enable (cleared upon USB reset)" mask="0x4000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="DMA_1" caption="DMA Channel 1 Interrupt Enable (cleared upon USB reset)" mask="0x2000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_2" caption="DMA Channel 2 Interrupt Enable (cleared upon USB reset)" mask="0x4000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_3" caption="DMA Channel 3 Interrupt Enable (cleared upon USB reset)" mask="0x8000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_4" caption="DMA Channel 4 Interrupt Enable (cleared upon USB reset)" mask="0x10000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_5" caption="DMA Channel 5 Interrupt Enable (cleared upon USB reset)" mask="0x20000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_6" caption="DMA Channel 6 Interrupt Enable (cleared upon USB reset)" mask="0x40000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_7" caption="DMA Channel 7 Interrupt Enable (cleared upon USB reset)" mask="0x80000000" values="UDPHS_IEN__DMA_"/>
        </register>
        <register name="UDPHS_INTSTA" offset="0x14" rw="R" size="4" initval="0x00000000" caption="UDPHS Interrupt Status Register">
          <bitfield name="SPEED" caption="Speed Status" mask="0x1" values="UDPHS_INTSTA__SPEED"/>
          <bitfield name="DET_SUSPD" caption="Suspend Interrupt" mask="0x2" values="UDPHS_INTSTA__DET_SUSPD"/>
          <bitfield name="MICRO_SOF" caption="Micro Start Of Frame Interrupt" mask="0x4" values="UDPHS_INTSTA__MICRO_SOF"/>
          <bitfield name="INT_SOF" caption="Start Of Frame Interrupt" mask="0x8" values="UDPHS_INTSTA__INT_SOF"/>
          <bitfield name="ENDRESET" caption="End Of Reset Interrupt" mask="0x10" values="UDPHS_INTSTA__ENDRESET"/>
          <bitfield name="WAKE_UP" caption="Wake Up CPU Interrupt" mask="0x20" values="UDPHS_INTSTA__WAKE_UP"/>
          <bitfield name="ENDOFRSM" caption="End Of Resume Interrupt" mask="0x40" values="UDPHS_INTSTA__ENDOFRSM"/>
          <bitfield name="UPSTR_RES" caption="Upstream Resume Interrupt" mask="0x80" values="UDPHS_INTSTA__UPSTR_RES"/>
          <bitfield name="EPT_0" caption="Endpoint 0 Interrupt (cleared upon USB reset)" mask="0x100" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_1" caption="Endpoint 1 Interrupt (cleared upon USB reset)" mask="0x200" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_2" caption="Endpoint 2 Interrupt (cleared upon USB reset)" mask="0x400" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_3" caption="Endpoint 3 Interrupt (cleared upon USB reset)" mask="0x800" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_4" caption="Endpoint 4 Interrupt (cleared upon USB reset)" mask="0x1000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_5" caption="Endpoint 5 Interrupt (cleared upon USB reset)" mask="0x2000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_6" caption="Endpoint 6 Interrupt (cleared upon USB reset)" mask="0x4000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="DMA_1" caption="DMA Channel 1 Interrupt" mask="0x2000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_2" caption="DMA Channel 2 Interrupt" mask="0x4000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_3" caption="DMA Channel 3 Interrupt" mask="0x8000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_4" caption="DMA Channel 4 Interrupt" mask="0x10000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_5" caption="DMA Channel 5 Interrupt" mask="0x20000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_6" caption="DMA Channel 6 Interrupt" mask="0x40000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_7" caption="DMA Channel 7 Interrupt" mask="0x80000000" values="UDPHS_INTSTA__DMA_"/>
        </register>
        <register name="UDPHS_CLRINT" offset="0x18" rw="W" size="4" caption="UDPHS Clear Interrupt Register">
          <bitfield name="DET_SUSPD" caption="Suspend Interrupt Clear" mask="0x2" values="UDPHS_CLRINT__DET_SUSPD"/>
          <bitfield name="MICRO_SOF" caption="Micro Start Of Frame Interrupt Clear" mask="0x4" values="UDPHS_CLRINT__MICRO_SOF"/>
          <bitfield name="INT_SOF" caption="Start Of Frame Interrupt Clear" mask="0x8" values="UDPHS_CLRINT__INT_SOF"/>
          <bitfield name="ENDRESET" caption="End Of Reset Interrupt Clear" mask="0x10" values="UDPHS_CLRINT__ENDRESET"/>
          <bitfield name="WAKE_UP" caption="Wake Up CPU Interrupt Clear" mask="0x20" values="UDPHS_CLRINT__WAKE_UP"/>
          <bitfield name="ENDOFRSM" caption="End Of Resume Interrupt Clear" mask="0x40" values="UDPHS_CLRINT__ENDOFRSM"/>
          <bitfield name="UPSTR_RES" caption="Upstream Resume Interrupt Clear" mask="0x80" values="UDPHS_CLRINT__UPSTR_RES"/>
        </register>
        <register name="UDPHS_EPTRST" offset="0x1C" rw="W" size="4" caption="UDPHS Endpoints Reset Register">
          <bitfield name="EPT_0" caption="Endpoint 0 Reset" mask="0x1" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_1" caption="Endpoint 1 Reset" mask="0x2" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_2" caption="Endpoint 2 Reset" mask="0x4" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_3" caption="Endpoint 3 Reset" mask="0x8" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_4" caption="Endpoint 4 Reset" mask="0x10" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_5" caption="Endpoint 5 Reset" mask="0x20" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_6" caption="Endpoint 6 Reset" mask="0x40" values="UDPHS_EPTRST__EPT_"/>
        </register>
        <register name="UDPHS_TSTSOFCNT" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="UDPHS Test SOF Counter Register">
          <bitfield name="SOFCNTMAX" caption="SOF Counter Max Value" mask="0x7F"/>
          <bitfield name="SOFCTLOAD" caption="SOF Counter Load" mask="0x80"/>
        </register>
        <register name="UDPHS_TSTCNTA" offset="0xD4" rw="RW" size="4" initval="0x00000000" caption="UDPHS Test A Counter Register">
          <bitfield name="CNTAMAX" caption="A Counter Max Value" mask="0x7FFF"/>
          <bitfield name="CNTALOAD" caption="A Counter Load" mask="0x8000"/>
        </register>
        <register name="UDPHS_TSTCNTB" offset="0xD8" rw="RW" size="4" initval="0x00000000" caption="UDPHS Test B Counter Register">
          <bitfield name="CNTBMAX" caption="B Counter Max Value" mask="0x7FFF"/>
          <bitfield name="CNTBLOAD" caption="B Counter Load" mask="0x8000"/>
        </register>
        <register name="UDPHS_TSTMODEREG" offset="0xDC" rw="RW" size="4" initval="0x00000000" caption="UDPHS Test Mode Register">
          <bitfield name="TSTMODE" caption="UDPHS Core TestModeReg" mask="0x3E"/>
        </register>
        <register name="UDPHS_TST" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="UDPHS Test Register">
          <bitfield name="SPEED_CFG" caption="Speed Configuration" mask="0x3" values="UDPHS_TST__SPEED_CFG"/>
          <bitfield name="TST_J" caption="Test J Mode" mask="0x4" values="UDPHS_TST__TST_J"/>
          <bitfield name="TST_K" caption="Test K Mode" mask="0x8" values="UDPHS_TST__TST_K"/>
          <bitfield name="TST_PKT" caption="Test Packet Mode" mask="0x10" values="UDPHS_TST__TST_PKT"/>
          <bitfield name="OPMODE2" caption="OpMode2" mask="0x20" values="UDPHS_TST__OPMODE2"/>
        </register>
        <register-group name="UDPHS_EPT" name-in-module="UDPHS_EPT" offset="0x100" size="0x20" count="7"/>
        <register-group name="UDPHS_DMA" name-in-module="UDPHS_DMA" offset="0x300" size="0x10" count="7"/>
      </register-group>
      <value-group name="UDPHS_DMACONTROL__CHANN_ENB">
        <value name="0" caption="DMA channel is disabled at and no transfer will occur upon request. This bit is also cleared by hardware when the channel source bus is disabled at end of buffer." value="0"/>
        <value name="1" caption="UDPHS_DMASTATUS register CHANN_ENB bit will be set, thus enabling DMA channel data transfer. Then any pending request will start the transfer. This may be used to start or resume any requested transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__LDNXT_DSC">
        <value name="0" caption="No channel register is loaded after the end of the channel transfer." value="0"/>
        <value name="1" caption="The channel controller loads the next descriptor after the end of the current transfer, i.e., when the UDPHS_DMASTATUS/CHANN_ENB bit is reset." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__END_TR_EN">
        <value name="0" caption="USB end of transfer is ignored." value="0"/>
        <value name="1" caption="UDPHS device can put an end to the current buffer transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__END_B_EN">
        <value name="0" caption="DMA Buffer End has no impact on USB packet transfer." value="0"/>
        <value name="1" caption="Endpoint can validate the packet (according to the values programmed in the UDPHS_EPTCTLx register AUTO_VALID and SHRT_PCKT fields) at DMA Buffer End, i.e., when the UDPHS_DMASTATUS register BUFF_COUNT reaches 0." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__END_TR_IT">
        <value name="0" caption="UDPHS device initiated buffer transfer completion will not trigger any interrupt at UDPHS_STATUSx/END_TR_ST rising." value="0"/>
        <value name="1" caption="An interrupt is sent after the buffer transfer is complete, if the UDPHS device has ended the buffer transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__END_BUFFIT">
        <value name="0" caption="UDPHS_DMA_STATUSx/END_BF_ST rising will not trigger any interrupt." value="0"/>
        <value name="1" caption="An interrupt is generated when the UDPHS_DMASTATUSx register BUFF_COUNT reaches zero." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__DESC_LD_IT">
        <value name="0" caption="UDPHS_DMASTATUSx/DESC_LDST rising will not trigger any interrupt." value="0"/>
        <value name="1" caption="An interrupt is generated when a descriptor has been loaded from the bus." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__BURST_LCK">
        <value name="0" caption="The DMA never locks bus access." value="0"/>
        <value name="1" caption="USB packets AHB data bursts are locked for maximum optimization of the bus bandwidth usage and maximization of fly-by AHB burst duration." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__CHANN_ENB">
        <value name="0" caption="The DMA channel no longer transfers data, and may load the next descriptor if the UDPHS_DMACONTROLx register LDNXT_DSC bit is set." value="0"/>
        <value name="1" caption="The DMA channel is currently enabled and transfers data upon request." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__CHANN_ACT">
        <value name="0" caption="The DMA channel is no longer trying to source the packet data." value="0"/>
        <value name="1" caption="The DMA channel is currently trying to source packet data, i.e., selected as the highest-priority requesting channel." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__END_TR_ST">
        <value name="0" caption="Cleared automatically when read by software." value="0"/>
        <value name="1" caption="Set by hardware when the last packet transfer is complete, if the UDPHS device has ended the transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__END_BF_ST">
        <value name="0" caption="Cleared automatically when read by software." value="0"/>
        <value name="1" caption="Set by hardware when the BUFF_COUNT countdown reaches zero." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__DESC_LDST">
        <value name="0" caption="Cleared automatically when read by software." value="0"/>
        <value name="1" caption="Set by hardware when a descriptor has been loaded from the system bus." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__EPT_SIZE">
        <value name="8" caption="8 bytes" value="0"/>
        <value name="16" caption="16 bytes" value="1"/>
        <value name="32" caption="32 bytes" value="2"/>
        <value name="64" caption="64 bytes" value="3"/>
        <value name="128" caption="128 bytes" value="4"/>
        <value name="256" caption="256 bytes" value="5"/>
        <value name="512" caption="512 bytes" value="6"/>
        <value name="1024" caption="1024 bytes" value="7"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__EPT_DIR">
        <value name="0" caption="Clear this bit to configure OUT direction for Bulk, Interrupt and Isochronous endpoints." value="0"/>
        <value name="1" caption="Set this bit to configure IN direction for Bulk, Interrupt and Isochronous endpoints." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__EPT_TYPE">
        <value name="CTRL8" caption="Control endpoint" value="0"/>
        <value name="ISO" caption="Isochronous endpoint" value="1"/>
        <value name="BULK" caption="Bulk endpoint" value="2"/>
        <value name="INT" caption="Interrupt endpoint" value="3"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__BK_NUMBER">
        <value name="0" caption="Zero bank, the endpoint is not mapped in memory" value="0"/>
        <value name="1" caption="One bank (bank 0)" value="1"/>
        <value name="2" caption="Double bank (Ping-Pong: bank0/bank1)" value="2"/>
        <value name="3" caption="Triple bank (bank0/bank1/bank2)" value="3"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__EPT_MAPD">
        <value name="0" caption="The user should reprogram the register with correct values." value="0"/>
        <value name="1" caption="Set by hardware when the endpoint size (EPT_SIZE) and the number of banks (BK_NUMBER) are correct regarding:" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__EPT_ENABL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable endpoint according to the device configuration." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__AUTO_VALID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable this bit to automatically validate the current packet and switch to the next bank for both IN and OUT transfers." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__INTDIS_DMA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If set, when an enabled endpoint-originated interrupt is triggered, the DMA request is disabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__NYET_DIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Forces an ACK response to the next High Speed Bulk OUT transfer instead of a NYET response." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__DATAX_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable DATAx Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__MDATA_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable MDATA Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__ERR_OVFLW">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Overflow Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__RXRDY_TXKL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Received OUT Data Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__TX_COMPLT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Transmitted IN Data Complete Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__TXRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable TX Packet Ready/Transaction Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__TXRDY_TRER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable TX Packet Ready/Transaction Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__ERR_FL_ISO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Error Flow ISO Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__RX_SETUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable RX_SETUP Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__ERR_CRC_NTR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Error CRC ISO/Error Number of Transaction Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__STALL_SNT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Stall Sent Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__ERR_FLUSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Bank Flush Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__NAK_IN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable NAKIN Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__NAK_OUT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable NAKOUT Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__BUSY_BANK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Busy Bank Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__SHRT_PCKT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Short Packet Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__EPT_DISABL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable endpoint." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__AUTO_VALID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable this bit to not automatically validate the current packet." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__INTDIS_DMA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable the &quot;Interrupts Disable DMA&quot;." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__NYET_DIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Let the hardware handle the handshake response for the High Speed Bulk OUT transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__DATAX_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable DATAx Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__MDATA_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable MDATA Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__ERR_OVFLW">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Overflow Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__RXRDY_TXKL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Received OUT Data Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__TX_COMPLT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Transmitted IN Data Complete Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__TXRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable TX Packet Ready/Transaction Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__TXRDY_TRER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable TX Packet Ready/Transaction Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__ERR_FL_ISO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Error Flow ISO Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__RX_SETUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable RX_SETUP Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__ERR_CRC_NTR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Error CRC ISO/Error Number of Transaction Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__STALL_SNT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Stall Sent Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__ERR_FLUSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Bank Flush Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__NAK_IN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable NAKIN Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__NAK_OUT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable NAKOUT Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__BUSY_BANK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Busy Bank Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__SHRT_PCKT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Short Packet Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__EPT_ENABL">
        <value name="0" caption="The endpoint is disabled according to the device configuration. Endpoint 0 should always be enabled after a hardware or UDPHS bus reset and participate in the device configuration." value="0"/>
        <value name="1" caption="The endpoint is enabled according to the device configuration." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__NYET_DIS">
        <value name="0" caption="Lets the hardware handle the handshake response for the High Speed Bulk OUT transfer." value="0"/>
        <value name="1" caption="Forces an ACK response to the next High Speed Bulk OUT transfer instead of a NYET response." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__DATAX_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Send an interrupt when a DATA2, DATA1 or DATA0 packet has been received meaning the whole microframe data payload has been received." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__MDATA_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Send an interrupt when an MDATA packet has been received and so at least one packet of the microframe data payload has been received." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__ERR_OVFLW">
        <value name="0" caption="Overflow Error Interrupt is masked." value="0"/>
        <value name="1" caption="Overflow Error Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__RXRDY_TXKL">
        <value name="0" caption="Received OUT Data Interrupt is masked." value="0"/>
        <value name="1" caption="Received OUT Data Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__TX_COMPLT">
        <value name="0" caption="Transmitted IN Data Complete Interrupt is masked." value="0"/>
        <value name="1" caption="Transmitted IN Data Complete Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__TXRDY">
        <value name="0" caption="TX Packet Ready Interrupt is masked." value="0"/>
        <value name="1" caption="TX Packet Ready Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__TXRDY_TRER">
        <value name="0" caption="TX Packet Ready/Transaction Error Interrupt is masked." value="0"/>
        <value name="1" caption="TX Packet Ready/Transaction Error Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__ERR_FL_ISO">
        <value name="0" caption="Error Flow Interrupt is masked." value="0"/>
        <value name="1" caption="Error Flow Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__RX_SETUP">
        <value name="0" caption="Received SETUP is masked." value="0"/>
        <value name="1" caption="Received SETUP is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__ERR_CRC_NTR">
        <value name="0" caption="ISO CRC error/number of Transaction Error Interrupt is masked." value="0"/>
        <value name="1" caption="ISO CRC error/number of Transaction Error Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__STALL_SNT">
        <value name="0" caption="Stall Sent Interrupt is masked." value="0"/>
        <value name="1" caption="Stall Sent Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__ERR_FLUSH">
        <value name="0" caption="Bank Flush Error Interrupt is masked." value="0"/>
        <value name="1" caption="Bank Flush Error Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__NAK_IN">
        <value name="0" caption="NAKIN Interrupt is masked." value="0"/>
        <value name="1" caption="NAKIN Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__NAK_OUT">
        <value name="0" caption="NAKOUT Interrupt is masked." value="0"/>
        <value name="1" caption="NAKOUT Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__BUSY_BANK">
        <value name="0" caption="BUSY_BANK Interrupt is masked." value="0"/>
        <value name="1" caption="BUSY_BANK Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__SHRT_PCKT">
        <value name="0" caption="Short Packet Interrupt is masked." value="0"/>
        <value name="1" caption="Short Packet Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSETSTA__FRCESTALL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set this bit to request a STALL answer to the host for the next handshake" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSETSTA__RXRDY_TXKL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Kill the last written bank." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSETSTA__TXRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set this bit after a packet has been written into the endpoint FIFO for IN data transfers" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSETSTA__TXRDY_TRER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set this bit after a packet has been written into the endpoint FIFO for IN data transfers" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__FRCESTALL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the STALL request. The next packets from host will not be STALLed." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__TOGGLESQ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the PID data of the current bank" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__RXRDY_TXKL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the RXRDY_TXKL flag of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__TX_COMPLT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the TX_COMPLT flag of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__ERR_FL_ISO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ERR_FL_ISO flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__RX_SETUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the RX_SETUP flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__ERR_CRC_NTR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ERR_CRC_NTR flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__STALL_SNT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the STALL_SNT flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__ERR_FLUSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ERR_FLUSH flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__NAK_IN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the NAK_IN flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__NAK_OUT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the NAK_OUT flag of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__FRCESTALL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If set a STALL answer will be done to the host for the next handshake." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA_ISOENDPT__TOGGLESQ_STA">
        <value name="DATA0" caption="DATA0" value="0"/>
        <value name="DATA1" caption="DATA1" value="1"/>
        <value name="DATA2" caption="Data2 (only for High Bandwidth Isochronous Endpoint)" value="2"/>
        <value name="MDATA" caption="MData (only for High Bandwidth Isochronous Endpoint)" value="3"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__TOGGLESQ_STA">
        <value name="DATA0" caption="DATA0" value="0"/>
        <value name="DATA1" caption="DATA1" value="1"/>
        <value name="DATA2" caption="Reserved for High Bandwidth Isochronous Endpoint" value="2"/>
        <value name="MDATA" caption="Reserved for High Bandwidth Isochronous Endpoint" value="3"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__CURBK">
        <value name="BANK0" caption="Bank 0 (or single bank)" value="0"/>
        <value name="BANK1" caption="Bank 1" value="1"/>
        <value name="BANK2" caption="Bank 2" value="2"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__CURBK_CTLDIR">
        <value name="0" caption="A Control Write is requested by the Host." value="0"/>
        <value name="BANK0" caption="Bank 0 (or single bank)" value="0"/>
        <value name="1" caption="A Control Read is requested by the Host." value="1"/>
        <value name="BANK1" caption="Bank 1" value="1"/>
        <value name="BANK2" caption="Bank 2" value="2"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__BUSY_BANK_STA">
        <value name="0BUSYBANK" caption="All banks are free" value="0"/>
        <value name="1BUSYBANK" caption="1 busy bank" value="1"/>
        <value name="2BUSYBANKS" caption="2 busy banks" value="2"/>
        <value name="3BUSYBANKS" caption="3 busy banks" value="3"/>
      </value-group>
      <value-group name="UDPHS_CTRL__FADDR_EN">
        <value name="0" caption="The device is not in Address state (read), or only the default function address is used (write)." value="0"/>
        <value name="1" caption="The device is in Address state (read), or this bit is set by the device firmware after a successful status phase of a SET_ADDRESS transaction (write). When set, the only address accepted by the UDPHS controller is the one stored in the UDPHS Address field. It will not be cleared afterwards by the device firmware. It is cleared by hardware on hardware reset, or when UDPHS bus reset is received." value="1"/>
      </value-group>
      <value-group name="UDPHS_CTRL__EN_UDPHS">
        <value name="0" caption="UDPHS is disabled (read), or this bit disables and resets the UDPHS controller (write). Switch the host to UTMI." value="0"/>
        <value name="1" caption="UDPHS is enabled (read), or this bit enables the UDPHS controller (write). Switch the host to UTMI." value="1"/>
      </value-group>
      <value-group name="UDPHS_CTRL__DETACH">
        <value name="0" caption="UDPHS is attached (read), or this bit pulls up the DP line (attach command) (write)." value="0"/>
        <value name="1" caption="UDPHS is detached, UTMI transceiver is suspended (read), or this bit simulates a detach on the UDPHS line and forces the UTMI transceiver into Suspend state (Suspend M = 0) (write)." value="1"/>
      </value-group>
      <value-group name="UDPHS_CTRL__REWAKEUP">
        <value name="0" caption="Remote Wakeup is disabled (read), or this bit has no effect (write)." value="0"/>
        <value name="1" caption="Remote Wakeup is enabled (read), or this bit forces an external interrupt on the UDPHS controller for Remote Wakeup purposes." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__DET_SUSPD">
        <value name="0" caption="Disable Suspend Interrupt." value="0"/>
        <value name="1" caption="Enable Suspend Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__MICRO_SOF">
        <value name="0" caption="Disable Micro-SOF Interrupt." value="0"/>
        <value name="1" caption="Enable Micro-SOF Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__INT_SOF">
        <value name="0" caption="Disable SOF Interrupt." value="0"/>
        <value name="1" caption="Enable SOF Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__ENDRESET">
        <value name="0" caption="Disable End Of Reset Interrupt." value="0"/>
        <value name="1" caption="Enable End Of Reset Interrupt. Automatically enabled after USB reset." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__WAKE_UP">
        <value name="0" caption="Disable Wakeup CPU Interrupt." value="0"/>
        <value name="1" caption="Enable Wakeup CPU Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__ENDOFRSM">
        <value name="0" caption="Disable Resume Interrupt." value="0"/>
        <value name="1" caption="Enable Resume Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__UPSTR_RES">
        <value name="0" caption="Disable Upstream Resume Interrupt." value="0"/>
        <value name="1" caption="Enable Upstream Resume Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__EPT_">
        <value name="0" caption="Disable the interrupts for this endpoint." value="0"/>
        <value name="1" caption="Enable the interrupts for this endpoint." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__DMA_">
        <value name="0" caption="Disable the interrupts for this channel." value="0"/>
        <value name="1" caption="Enable the interrupts for this channel." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__SPEED">
        <value name="0" caption="Reset by hardware when the hardware is in Full Speed mode." value="0"/>
        <value name="1" caption="Set by hardware when the hardware is in High Speed mode." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__DET_SUSPD">
        <value name="0" caption="Cleared by setting the DET_SUSPD bit in UDPHS_CLRINT register." value="0"/>
        <value name="1" caption="Set by hardware when a UDPHS Suspend (Idle bus for three frame periods, a J state for 3 ms) is detected. This triggers a UDPHS interrupt when the DET_SUSPD bit is set in UDPHS_IEN register." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__MICRO_SOF">
        <value name="0" caption="Cleared by setting the MICRO_SOF bit in UDPHS_CLRINT register." value="0"/>
        <value name="1" caption="Set by hardware when an UDPHS micro start of frame PID (SOF) has been detected (every 125 us) or synthesized by the macro. This triggers a UDPHS interrupt when the MICRO_SOF bit is set in UDPHS_IEN. In case of detected SOF, the MICRO_FRAME_NUM field in UDPHS_FNUM register is incremented and the FRAME_NUMBER field does not change." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__INT_SOF">
        <value name="0" caption="Cleared by setting the INT_SOF bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when an UDPHS Start Of Frame PID (SOF) has been detected (every 1 ms) or synthesized by the macro. This triggers a UDPHS interrupt when the INT_SOF bit is set in UDPHS_IEN register. In case of detected SOF, in High Speed mode, the MICRO_FRAME_NUMBER field is cleared in UDPHS_FNUM register and the FRAME_NUMBER field is updated." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__ENDRESET">
        <value name="0" caption="Cleared by setting the ENDRESET bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when an End Of Reset has been detected by the UDPHS controller. This triggers a UDPHS interrupt when the ENDRESET bit is set in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__WAKE_UP">
        <value name="0" caption="Cleared by setting the WAKE_UP bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when the UDPHS controller is in SUSPEND state and is re-activated by a filtered non-idle signal from the UDPHS line (not by an upstream resume). This triggers a UDPHS interrupt when the WAKE_UP bit is set in UDPHS_IEN register. When receiving this interrupt, the user has to enable the device controller clock prior to operation." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__ENDOFRSM">
        <value name="0" caption="Cleared by setting the ENDOFRSM bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when the UDPHS controller detects a good end of resume signal initiated by the host. This triggers a UDPHS interrupt when the ENDOFRSM bit is set in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__UPSTR_RES">
        <value name="0" caption="Cleared by setting the UPSTR_RES bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when the UDPHS controller is sending a resume signal called &quot;upstream resume&quot;. This triggers a UDPHS interrupt when the UPSTR_RES bit is set in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__EPT_">
        <value name="0" caption="Reset when the UDPHS_EPTSTAx interrupt source is cleared." value="0"/>
        <value name="1" caption="Set by hardware when an interrupt is triggered by the UDPHS_EPTSTAx register and this endpoint interrupt is enabled by the EPT_x bit in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__DMA_">
        <value name="0" caption="Reset when the UDPHS_DMASTATUSx interrupt source is cleared." value="0"/>
        <value name="1" caption="Set by hardware when an interrupt is triggered by the DMA Channelx and this endpoint interrupt is enabled by the DMA_x bit in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__DET_SUSPD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the DET_SUSPD bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__MICRO_SOF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the MICRO_SOF bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__INT_SOF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the INT_SOF bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__ENDRESET">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ENDRESET bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__WAKE_UP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the WAKE_UP bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__ENDOFRSM">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ENDOFRSM bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__UPSTR_RES">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the UPSTR_RES bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTRST__EPT_">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Reset the Endpointx state." value="1"/>
      </value-group>
      <value-group name="UDPHS_TST__SPEED_CFG">
        <value name="NORMAL" caption="Normal mode: The macro is in Full Speed mode, ready to make a High Speed identification, if the host supports it and then to automatically switch to High Speed mode." value="0"/>
        <value name="HIGH_SPEED" caption="Force High Speed: Set this value to force the hardware to work in High Speed mode. Only for debug or test purpose." value="2"/>
        <value name="FULL_SPEED" caption="Force Full Speed: Set this value to force the hardware to work only in Full Speed mode. In this configuration, the macro will not respond to a High Speed reset handshake." value="3"/>
      </value-group>
      <value-group name="UDPHS_TST__TST_J">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set to send the J state on the UDPHS line. This enables the testing of the high output drive level on the D+ line." value="1"/>
      </value-group>
      <value-group name="UDPHS_TST__TST_K">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set to send the K state on the UDPHS line. This enables the testing of the high output drive level on the D- line." value="1"/>
      </value-group>
      <value-group name="UDPHS_TST__TST_PKT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set to repetitively transmit the packet stored in the current bank. This enables the testing of rise and fall times, eye patterns, jitter, and any other dynamic waveform specifications." value="1"/>
      </value-group>
      <value-group name="UDPHS_TST__OPMODE2">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set to force the OpMode signal (UTMI interface) to &quot;10&quot;, to disable the bit-stuffing and the NRZI encoding." value="1"/>
      </value-group>
    </module>
    <module name="UHPHS" id="6354" version="0" caption="USB Host High Speed Port">
      <register-group name="UHPHS" caption="USB Host High Speed Port">
        <register name="UHPHS_HCCAPBASE" offset="0x0" rw="R" size="4" initval="0x01000010" caption="UHPHS Host Controller Capability Register">
          <bitfield name="CAPLENGTH" caption="Capability Registers Length" mask="0xFF"/>
          <bitfield name="HCIVERSION" caption="Host Controller Interface Version Number" mask="0xFFFF0000"/>
        </register>
        <register name="UHPHS_HCSPARAMS" offset="0x4" rw="R" size="4" initval="0x00001303" caption="UHPHS Host Controller Structural Parameters Register">
          <bitfield name="N_PORTS" caption="Number of Ports" mask="0xF"/>
          <bitfield name="PPC" caption="Port Power Control" mask="0x10"/>
          <bitfield name="N_PCC" caption="Number of Ports per Companion Controller" mask="0xF00"/>
          <bitfield name="N_CC" caption="Number of Companion Controllers" mask="0xF000"/>
          <bitfield name="P_INDICATOR" caption="Port Indicators" mask="0x10000"/>
          <bitfield name="N_DP" caption="Debug Port Number" mask="0xF00000"/>
        </register>
        <register name="UHPHS_HCCPARAMS" offset="0x8" rw="R" size="4" initval="0x00000026" caption="UHPHS Host Controller Capability Parameters Register">
          <bitfield name="AC" caption="64-bit Addressing Capability" mask="0x1" values="UHPHS_HCCPARAMS__AC"/>
          <bitfield name="PFLF" caption="Programmable Frame List Flag" mask="0x2" values="UHPHS_HCCPARAMS__PFLF"/>
          <bitfield name="ASPC" caption="Asynchronous Schedule Park Capability" mask="0x4" values="UHPHS_HCCPARAMS__ASPC"/>
          <bitfield name="IST" caption="Isochronous Scheduling Threshold" mask="0xF0"/>
          <bitfield name="EECP" caption="EHCI Extended Capabilities Pointer" mask="0xFF00"/>
        </register>
        <register name="UHPHS_USBCMD" offset="0x10" rw="RW" size="4" initval="0x00080B00" caption="UHPHS USB Command Register">
          <bitfield name="RS" caption="Run/Stop (read/write)" mask="0x1" values="UHPHS_USBCMD__RS"/>
          <bitfield name="HCRESET" caption="Host Controller Reset (read/write)" mask="0x2"/>
          <bitfield name="FLS" caption="Frame List Size (read/write or read-only)" mask="0xC" values="UHPHS_USBCMD__FLS"/>
          <bitfield name="PSE" caption="Periodic Schedule Enable (read/write)" mask="0x10" values="UHPHS_USBCMD__PSE"/>
          <bitfield name="ASE" caption="Asynchronous Schedule Enable (read/write)" mask="0x20" values="UHPHS_USBCMD__ASE"/>
          <bitfield name="IAAD" caption="Interrupt on Async Advance Doorbell (read/write)" mask="0x40"/>
          <bitfield name="LHCR" caption="Light Host Controller Reset (optional) (read/write)" mask="0x80"/>
          <bitfield name="ASPMC" caption="Asynchronous Schedule Park Mode Count (optional) (read/write or read-only)" mask="0x300"/>
          <bitfield name="ASPME" caption="Asynchronous Schedule Park Mode Enable (optional) (read/write or read-only)" mask="0x800" values="UHPHS_USBCMD__ASPME"/>
          <bitfield name="ITC" caption="Interrupt Threshold Control (read/write)" mask="0xFF0000"/>
        </register>
        <register name="UHPHS_USBSTS" offset="0x14" rw="RW" size="4" initval="0x00001000" caption="UHPHS USB Status Register">
          <bitfield name="USBINT" caption="USB Interrupt (cleared on write)" mask="0x1"/>
          <bitfield name="USBERRINT" caption="USB Error Interrupt (cleared on write)" mask="0x2"/>
          <bitfield name="PCD" caption="Port Change Detect (cleared on write)" mask="0x4"/>
          <bitfield name="FLR" caption="Frame List Rollover (cleared on write)" mask="0x8"/>
          <bitfield name="HSE" caption="Host System Error (cleared on write)" mask="0x10"/>
          <bitfield name="IAA" caption="Interrupt on Async Advance (cleared on write)" mask="0x20"/>
          <bitfield name="HCHLT" caption="HCHalted (read-only)" mask="0x1000"/>
          <bitfield name="RCM" caption="Reclamation (read-only)" mask="0x2000"/>
          <bitfield name="PSS" caption="Periodic Schedule Status (read-only)" mask="0x4000"/>
          <bitfield name="ASS" caption="Asynchronous Schedule Status (read-only)" mask="0x8000" values="UHPHS_USBSTS__ASS"/>
        </register>
        <register name="UHPHS_USBINTR" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="UHPHS USB Interrupt Enable Register">
          <bitfield name="USBIE" caption="USBINT Interrupt Enable" mask="0x1"/>
          <bitfield name="USBEIE" caption="USBERRINT Interrupt Enable" mask="0x2"/>
          <bitfield name="PCIE" caption="Port Change Detect Interrupt Enable" mask="0x4"/>
          <bitfield name="FLRE" caption="Frame List Rollover Interrupt Enable" mask="0x8"/>
          <bitfield name="HSEE" caption="Host System Error Interrupt Enable" mask="0x10"/>
          <bitfield name="IAAE" caption="Interrupt on Async Advance Enable" mask="0x20"/>
        </register>
        <register name="UHPHS_FRINDEX" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="UHPHS USB Frame Index Register">
          <bitfield name="FI" caption="Frame Index" mask="0x3FFF"/>
        </register>
        <register name="UHPHS_PERIODICLISTBASE" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="UHPHS Periodic Frame List Base Address Register">
          <bitfield name="BA" caption="Base Address (Low)" mask="0xFFFFF000"/>
        </register>
        <register name="UHPHS_ASYNCLISTADDR" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="UHPHS Asynchronous List Address Register">
          <bitfield name="LPL" caption="Link Pointer Low" mask="0xFFFFFFE0"/>
        </register>
        <register name="UHPHS_CONFIGFLAG" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="UHPHS Configured Flag Register">
          <bitfield name="CF" caption="Configure Flag (Read/Write)" mask="0x1" values="UHPHS_CONFIGFLAG__CF"/>
        </register>
        <register name="UHPHS_PORTSC" offset="0x54" rw="RW" size="4" count="3" initval="0x00003000" caption="UHPHS Port Status and Control Register (port = 0)">
          <bitfield name="CCS" caption="Current Connect Status (read-only)" mask="0x1" values="UHPHS_PORTSC__CCS"/>
          <bitfield name="CSC" caption="Connect Status Change (read/write clear)" mask="0x2" values="UHPHS_PORTSC__CSC"/>
          <bitfield name="PED" caption="Port Enabled/Disabled (read/write)" mask="0x4" values="UHPHS_PORTSC__PED"/>
          <bitfield name="PEDC" caption="Port Enable/Disable Change (read/write clear)" mask="0x8" values="UHPHS_PORTSC__PEDC"/>
          <bitfield name="OCA" caption="Over-current Active (read-only)" mask="0x10" values="UHPHS_PORTSC__OCA"/>
          <bitfield name="OCC" caption="Over-current Change (read/write clear)" mask="0x20" values="UHPHS_PORTSC__OCC"/>
          <bitfield name="FPR" caption="Force Port Resume (read/write)" mask="0x40" values="UHPHS_PORTSC__FPR"/>
          <bitfield name="SUS" caption="Suspend (read/write)" mask="0x80" values="UHPHS_PORTSC__SUS"/>
          <bitfield name="PR" caption="Port Reset (read/write)" mask="0x100" values="UHPHS_PORTSC__PR"/>
          <bitfield name="LS" caption="Line Status (read-only)" mask="0xC00" values="UHPHS_PORTSC__LS"/>
          <bitfield name="PP" caption="Port Power (read/write or read-only)" mask="0x1000"/>
          <bitfield name="PO" caption="Port Owner (read/write)" mask="0x2000" values="UHPHS_PORTSC__PO"/>
          <bitfield name="PIC" caption="Port Indicator Control (read/write)" mask="0xC000"/>
          <bitfield name="PTC" caption="Port Test Control (read/write)" mask="0xF0000"/>
          <bitfield name="WKCNNT_E" caption="Wake on Connect Enable (read/write)" mask="0x100000" values="UHPHS_PORTSC__WKCNNT_E"/>
          <bitfield name="WKDSCNNT_E" caption="Wake on Disconnect Enable (read/write)" mask="0x200000" values="UHPHS_PORTSC__WKDSCNNT_E"/>
          <bitfield name="WKOC_E" caption="Wake on Over-current Enable (read/write)" mask="0x400000" values="UHPHS_PORTSC__WKOC_E"/>
        </register>
        <register name="UHPHS_INSNREG06" offset="0xA8" rw="RW" size="4" initval="0x00000000" caption="EHCI Specific Registers 06">
          <bitfield name="Nb_Success_Burst" caption="Number of Successful Bursts (Read-only)" mask="0xF"/>
          <bitfield name="Nb_Burst" caption="Number of Bursts (Read-only)" mask="0x1F0"/>
          <bitfield name="HBURST" caption="Burst Value (Read-only)" mask="0xE00"/>
          <bitfield name="AHB_ERR" caption="AHB Error" mask="0x80000000"/>
        </register>
        <register name="UHPHS_INSNREG07" offset="0xAC" rw="RW" size="4" initval="0x00000000" caption="EHCI Specific Registers 07">
          <bitfield name="AHB_ADDR" caption="AHB Address (Read Only)" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="UHPHS_HCCPARAMS__AC">
        <value name="0" caption="Data structures using 32-bit address memory pointers" value="0"/>
        <value name="1" caption="Data structures using 64-bit address memory pointers" value="1"/>
      </value-group>
      <value-group name="UHPHS_HCCPARAMS__PFLF">
        <value name="0" caption="System software must use a frame list length of 1024 elements with this host controller. The UHPHS_USBCMD register Frame List Size field is a read-only register and must be set to 0." value="0"/>
        <value name="1" caption="System software can specify and use a smaller frame list and configure the host controller via the UHPHS_USBCMD register Frame List Size field. The frame list must always be aligned on a 4-Kbyte page boundary. This requirement ensures that the frame list is always physically contiguous." value="1"/>
      </value-group>
      <value-group name="UHPHS_HCCPARAMS__ASPC">
        <value name="0" caption="Host controller does not supports the park feature for high-speed queue." value="0"/>
        <value name="1" caption="Host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__RS">
        <value name="0" caption="Host Controller completes the current and any actively pipelined transactions on the USB and then halts." value="0"/>
        <value name="1" caption="Host Controller proceeds with execution of the schedule." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__FLS">
        <value name="0" caption="1024 elements (4096 bytes)." value="0"/>
        <value name="1" caption="512 elements (2048 bytes)." value="1"/>
        <value name="2" caption="256 elements (1024 bytes), for resource-constrained environments." value="2"/>
        <value name="3" caption="Reserved." value="3"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__PSE">
        <value name="0" caption="Do not process the Periodic Schedule." value="0"/>
        <value name="1" caption="Use the UHPHS_PERIODICLISTBASE register to access the Periodic Schedule." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__ASE">
        <value name="0" caption="Do not process the Asynchronous Schedule." value="0"/>
        <value name="1" caption="Use the UHPHS_ASYNCLISTADDR register to access the Asynchronous Schedule." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__ASPME">
        <value name="0" caption="Park mode is enabled." value="0"/>
        <value name="1" caption="Park mode is disabled." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBSTS__ASS">
        <value name="0" caption="Asynchronous Schedule is disabled." value="0"/>
        <value name="1" caption="Asynchronous Schedule is enabled." value="1"/>
      </value-group>
      <value-group name="UHPHS_CONFIGFLAG__CF">
        <value name="0" caption="Port routing control logic default-routes each port to an implementation-dependent classic host controller (default value)." value="0"/>
        <value name="1" caption="Port routing control logic default-routes all ports to this host controller." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__CCS">
        <value name="0" caption="No device is present." value="0"/>
        <value name="1" caption="Device is present on port." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__CSC">
        <value name="0" caption="No change." value="0"/>
        <value name="1" caption="Change in Current Connect Status." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__PED">
        <value name="0" caption="Disable." value="0"/>
        <value name="1" caption="Enable." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__PEDC">
        <value name="0" caption="No change in port enabled/disabled status." value="0"/>
        <value name="1" caption="Port enabled/disabled status has changed." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__OCA">
        <value name="0" caption="This port does not have an over-current condition." value="0"/>
        <value name="1" caption="This port currently has an over-current condition." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__OCC">
        <value name="0" caption="No change to Over-current Active." value="0"/>
        <value name="1" caption="Changes to Over-current Active." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__FPR">
        <value name="0" caption="No resume (K-state) detected/driven on port." value="0"/>
        <value name="1" caption="Resume detected/driven on port." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__SUS">
        <value name="0" caption="Port not in suspend state." value="0"/>
        <value name="1" caption="Port in suspend state." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__PR">
        <value name="0" caption="Port is not in Reset." value="0"/>
        <value name="1" caption="Port is in Reset." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__LS">
        <value name="SE0" caption="Not a low-speed device, perform EHCI reset" value="0"/>
        <value name="K_STATE" caption="Low-speed device, release ownership of port" value="1"/>
        <value name="J_STATE" caption="Not a low-speed device, perform EHCI reset" value="2"/>
        <value name="UNDEFINED" caption="Not a low-speed device, perform EHCI reset" value="3"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__PO">
        <value name="0" caption="This bit unconditionally goes to a 0 when the bit UHPHS_CONFIGFLAG.CF makes a 0 to 1 transition." value="0"/>
        <value name="1" caption="This bit unconditionally goes to 1 whenever the bit UHPHS_CONFIGFLAG.CF=0." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__WKCNNT_E">
        <value name="0" caption="Disables the port to be sensitive to device connects as wake-up events." value="0"/>
        <value name="1" caption="Enables the port to be sensitive to device connects as wake-up events." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__WKDSCNNT_E">
        <value name="0" caption="Disables the port to be sensitive to device disconnects as wake-up events." value="0"/>
        <value name="1" caption="Enables the port to be sensitive to device disconnects as wake-up events." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__WKOC_E">
        <value name="0" caption="Disables the port to be sensitive to over-current conditions as wake-up events." value="0"/>
        <value name="1" caption="Enables the port to be sensitive to over-current conditions as wake-up events." value="1"/>
      </value-group>
    </module>
    <module name="WDT" id="44154" version="0" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register name="WDT_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="WDRSTT" caption="Watchdog Restart" mask="0x1" values="WDT_CR__WDRSTT"/>
          <bitfield name="LOCKMR" caption="Lock Mode Register Write Access" mask="0x10" values="WDT_CR__LOCKMR"/>
          <bitfield name="KEY" caption="Password" mask="0xFF000000" values="WDT_CR__KEY"/>
        </register>
        <register name="WDT_MR" offset="0x4" rw="RW" size="4" initval="0x00000030" caption="Mode Register">
          <bitfield name="PERIODRST" caption="Period Reset" mask="0x10" values="WDT_MR__PERIODRST"/>
          <bitfield name="RPTHRST" caption="Minimum Restart Period" mask="0x20" values="WDT_MR__RPTHRST"/>
          <bitfield name="WDDIS" caption="Watchdog Disable" mask="0x1000" values="WDT_MR__WDDIS"/>
          <bitfield name="WDDBGHLT" caption="Watchdog Debug Halt" mask="0x10000000" values="WDT_MR__WDDBGHLT"/>
          <bitfield name="WDIDLEHLT" caption="Watchdog Idle Halt" mask="0x20000000" values="WDT_MR__WDIDLEHLT"/>
        </register>
        <register name="WDT_VR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Value Register">
          <bitfield name="COUNTER" caption="Watchdog Down Counter Value" mask="0xFFF"/>
        </register>
        <register name="WDT_WLR" offset="0xC" rw="RW" size="4" initval="0x00000FFF" caption="Window Level Register">
          <bitfield name="PERIOD" caption="Watchdog Period" mask="0xFFF"/>
          <bitfield name="RPTH" caption="Repeat Threshold" mask="0xFFF0000"/>
        </register>
        <register name="WDT_ILR" offset="0x10" rw="RW" size="4" initval="0x00000FFF" caption="Interrupt Level Register">
          <bitfield name="LVLTH" caption="Level Threshold" mask="0xFFF"/>
        </register>
        <register name="WDT_IER" offset="0x14" rw="W" size="4" atomic-op="set:WDT_IMR" caption="Interrupt Enable Register">
          <bitfield name="PERINT" caption="Period Interrupt Enable" mask="0x1"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Enable" mask="0x2"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Enable" mask="0x4"/>
        </register>
        <register name="WDT_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:WDT_IMR" caption="Interrupt Disable Register">
          <bitfield name="PERINT" caption="Period Interrupt Disable" mask="0x1"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Disable" mask="0x2"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Disable" mask="0x4"/>
        </register>
        <register name="WDT_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="PERINT" caption="Period Interrupt Status (cleared on read)" mask="0x1" values="WDT_ISR__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Status (cleared on read)" mask="0x2" values="WDT_ISR__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Status (cleared on read)" mask="0x4" values="WDT_ISR__LVLINT"/>
        </register>
        <register name="WDT_IMR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="PERINT" caption="Period Interrupt Mask" mask="0x1"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Mask" mask="0x2"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Mask" mask="0x4"/>
        </register>
      </register-group>
      <value-group name="WDT_CR__WDRSTT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts the WDT if KEY is written to 0xA5." value="1"/>
      </value-group>
      <value-group name="WDT_CR__LOCKMR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Locks the configuration registers if KEY is written to 0xA5. Write accesses to WDT_MR, WDT_WLR and WDT_ILR have no effect." value="1"/>
      </value-group>
      <value-group name="WDT_CR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0xA5"/>
      </value-group>
      <value-group name="WDT_MR__PERIODRST">
        <value name="0" caption="No reset is generated if the WDT down counter reaches 0." value="0"/>
        <value name="1" caption="A reset is generated once the WDT down counter reaches 0." value="1"/>
      </value-group>
      <value-group name="WDT_MR__RPTHRST">
        <value name="0" caption="No reset is generated if the WDT is restarted before the RPTH threshold." value="0"/>
        <value name="1" caption="A reset is generated if the WDT is restarted before the RPTH threshold." value="1"/>
      </value-group>
      <value-group name="WDT_MR__WDDIS">
        <value name="0" caption="Enables the WDT." value="0"/>
        <value name="1" caption="Disables the WDT." value="1"/>
      </value-group>
      <value-group name="WDT_MR__WDDBGHLT">
        <value name="0" caption="The WDT runs when the processor is in debug state." value="0"/>
        <value name="1" caption="The WDT stops when the processor is in debug state." value="1"/>
      </value-group>
      <value-group name="WDT_MR__WDIDLEHLT">
        <value name="0" caption="The WDT runs when the system is in idle state." value="0"/>
        <value name="1" caption="The WDT stops when the system is in idle state." value="1"/>
      </value-group>
      <value-group name="WDT_ISR__PERINT">
        <value name="0" caption="No period failure has occurred in the WDT since the last read of WDT_ISR." value="0"/>
        <value name="1" caption="At least one period failure has occurred in the WDT since the last read of WDT_ISR." value="1"/>
      </value-group>
      <value-group name="WDT_ISR__RPTHINT">
        <value name="0" caption="No repeat threshold failure has occurred in the WDT since the last read of WDT_ISR." value="0"/>
        <value name="1" caption="At least one repeat threshold failure has occurred in the WDT since the last read of WDT_ISR." value="1"/>
      </value-group>
      <value-group name="WDT_ISR__LVLINT">
        <value name="0" caption="No level threshold failure has occurred in the WDT since the last read of WDT_ISR." value="0"/>
        <value name="1" caption="At least one level threshold failure has occurred in the WDT since the last read of WDT_ISR." value="1"/>
      </value-group>
    </module>
    <module name="XDMAC" id="11161" version="293" caption="Extensible DMA Controller">
      <register-group name="XDMAC_CHID" size="0x40">
        <register name="XDMAC_CIE" offset="0x0" rw="W" size="4" caption="Channel Interrupt Enable Register ">
          <bitfield name="BIE" caption="End of Block Interrupt Enable" mask="0x1" values="XDMAC_CIE__BIE"/>
          <bitfield name="LIE" caption="End of Linked List Interrupt Enable" mask="0x2" values="XDMAC_CIE__LIE"/>
          <bitfield name="DIE" caption="End of Disable Interrupt Enable" mask="0x4" values="XDMAC_CIE__DIE"/>
          <bitfield name="FIE" caption="End of Flush Interrupt Enable" mask="0x8" values="XDMAC_CIE__FIE"/>
          <bitfield name="RBIE" caption="Read Bus Error Interrupt Enable" mask="0x10" values="XDMAC_CIE__RBIE"/>
          <bitfield name="WBIE" caption="Write Bus Error Interrupt Enable" mask="0x20" values="XDMAC_CIE__WBIE"/>
          <bitfield name="ROIE" caption="Request Overflow Error Interrupt Enable" mask="0x40" values="XDMAC_CIE__ROIE"/>
        </register>
        <register name="XDMAC_CID" offset="0x4" rw="W" size="4" caption="Channel Interrupt Disable Register ">
          <bitfield name="BID" caption="End of Block Interrupt Disable" mask="0x1" values="XDMAC_CID__BID"/>
          <bitfield name="LID" caption="End of Linked List Interrupt Disable" mask="0x2" values="XDMAC_CID__LID"/>
          <bitfield name="DID" caption="End of Disable Interrupt Disable" mask="0x4" values="XDMAC_CID__DID"/>
          <bitfield name="FID" caption="End of Flush Interrupt Disable" mask="0x8" values="XDMAC_CID__FID"/>
          <bitfield name="RBEID" caption="Read Bus Error Interrupt Disable" mask="0x10" values="XDMAC_CID__RBEID"/>
          <bitfield name="WBEID" caption="Write Bus Error Interrupt Disable" mask="0x20" values="XDMAC_CID__WBEID"/>
          <bitfield name="ROID" caption="Request Overflow Error Interrupt Disable" mask="0x40" values="XDMAC_CID__ROID"/>
        </register>
        <register name="XDMAC_CIM" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Channel Interrupt Mask Register ">
          <bitfield name="BIM" caption="End of Block Interrupt Mask" mask="0x1" values="XDMAC_CIM__BIM"/>
          <bitfield name="LIM" caption="End of Linked List Interrupt Mask" mask="0x2" values="XDMAC_CIM__LIM"/>
          <bitfield name="DIM" caption="End of Disable Interrupt Mask" mask="0x4" values="XDMAC_CIM__DIM"/>
          <bitfield name="FIM" caption="End of Flush Interrupt Mask" mask="0x8" values="XDMAC_CIM__FIM"/>
          <bitfield name="RBEIM" caption="Read Bus Error Interrupt Mask" mask="0x10" values="XDMAC_CIM__RBEIM"/>
          <bitfield name="WBEIM" caption="Write Bus Error Interrupt Mask" mask="0x20" values="XDMAC_CIM__WBEIM"/>
          <bitfield name="ROIM" caption="Request Overflow Error Interrupt Mask" mask="0x40" values="XDMAC_CIM__ROIM"/>
        </register>
        <register name="XDMAC_CIS" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Channel Interrupt Status Register ">
          <bitfield name="BIS" caption="End of Block Interrupt Status" mask="0x1" values="XDMAC_CIS__BIS"/>
          <bitfield name="LIS" caption="End of Linked List Interrupt Status" mask="0x2" values="XDMAC_CIS__LIS"/>
          <bitfield name="DIS" caption="End of Disable Interrupt Status" mask="0x4" values="XDMAC_CIS__DIS"/>
          <bitfield name="FIS" caption="End of Flush Interrupt Status" mask="0x8" values="XDMAC_CIS__FIS"/>
          <bitfield name="RBEIS" caption="Read Bus Error Interrupt Status" mask="0x10" values="XDMAC_CIS__RBEIS"/>
          <bitfield name="WBEIS" caption="Write Bus Error Interrupt Status" mask="0x20" values="XDMAC_CIS__WBEIS"/>
          <bitfield name="ROIS" caption="Request Overflow Error Interrupt Status" mask="0x40" values="XDMAC_CIS__ROIS"/>
        </register>
        <register name="XDMAC_CSA" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Channel Source Address Register ">
          <bitfield name="SA" caption="Channel Source Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="XDMAC_CDA" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Channel Destination Address Register ">
          <bitfield name="DA" caption="Channel Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="XDMAC_CNDA" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Channel Next Descriptor Address Register ">
          <bitfield name="NDAIF" caption="Channel Next Descriptor Interface" mask="0x1" values="XDMAC_CNDA__NDAIF"/>
          <bitfield name="NDA" caption="Channel Next Descriptor Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="XDMAC_CNDC" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Channel Next Descriptor Control Register ">
          <bitfield name="NDE" caption="Channel Next Descriptor Enable" mask="0x1" values="XDMAC_CNDC__NDE"/>
          <bitfield name="NDSUP" caption="Channel Next Descriptor Source Update" mask="0x2" values="XDMAC_CNDC__NDSUP"/>
          <bitfield name="NDDUP" caption="Channel Next Descriptor Destination Update" mask="0x4" values="XDMAC_CNDC__NDDUP"/>
          <bitfield name="NDVIEW" caption="Channel Next Descriptor View" mask="0x18" values="XDMAC_CNDC__NDVIEW"/>
          <bitfield name="QOS" caption="Channel Quality Of Service Level" mask="0x60"/>
        </register>
        <register name="XDMAC_CUBC" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Channel Microblock Control Register ">
          <bitfield name="UBLEN" caption="Channel Microblock Length" mask="0xFFFFFF"/>
        </register>
        <register name="XDMAC_CBC" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Channel Block Control Register ">
          <bitfield name="BLEN" caption="Channel Block Length" mask="0xFFF"/>
        </register>
        <register name="XDMAC_CC" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration Register ">
          <bitfield name="TYPE" caption="Channel Transfer Type" mask="0x1" values="XDMAC_CC__TYPE"/>
          <bitfield name="MBSIZE" caption="Channel Memory Burst Size" mask="0x6" values="XDMAC_CC__MBSIZE"/>
          <bitfield name="DSYNC" caption="Channel Synchronization" mask="0x10" values="XDMAC_CC__DSYNC"/>
          <bitfield name="SWREQ" caption="Channel Software Request Trigger" mask="0x40" values="XDMAC_CC__SWREQ"/>
          <bitfield name="MEMSET" caption="Channel Fill Block of Memory" mask="0x80" values="XDMAC_CC__MEMSET"/>
          <bitfield name="CSIZE" caption="Channel Chunk Size" mask="0x700" values="XDMAC_CC__CSIZE"/>
          <bitfield name="DWIDTH" caption="Channel Data Width" mask="0x1800" values="XDMAC_CC__DWIDTH"/>
          <bitfield name="SIF" caption="Channel Source Interface Identifier" mask="0x2000" values="XDMAC_CC__SIF"/>
          <bitfield name="DIF" caption="Channel Destination Interface Identifier" mask="0x4000" values="XDMAC_CC__DIF"/>
          <bitfield name="SAM" caption="Channel Source Addressing Mode" mask="0x30000" values="XDMAC_CC__SAM"/>
          <bitfield name="DAM" caption="Channel Destination Addressing Mode" mask="0xC0000" values="XDMAC_CC__DAM"/>
          <bitfield name="INITD" caption="Channel Initialization Done (this bit is read-only)" mask="0x200000" values="XDMAC_CC__INITD"/>
          <bitfield name="RDIP" caption="Read in Progress (this bit is read-only)" mask="0x400000" values="XDMAC_CC__RDIP"/>
          <bitfield name="WRIP" caption="Write in Progress (this bit is read-only)" mask="0x800000" values="XDMAC_CC__WRIP"/>
          <bitfield name="PERID" caption="Channel Peripheral Hardware Request Line Identifier" mask="0x7F000000"/>
        </register>
        <register name="XDMAC_CDS_MSP" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Channel Data Stride Memory Set Pattern ">
          <bitfield name="SDS_MSP" caption="Channel Source Data stride or Memory Set Pattern" mask="0xFFFF"/>
          <bitfield name="DDS_MSP" caption="Channel Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000"/>
        </register>
        <register name="XDMAC_CSUS" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Channel Source Microblock Stride ">
          <bitfield name="SUBS" caption="Channel Source Microblock Stride" mask="0xFFFFFF"/>
        </register>
        <register name="XDMAC_CDUS" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Channel Destination Microblock Stride ">
          <bitfield name="DUBS" caption="Channel Destination Microblock Stride" mask="0xFFFFFF"/>
        </register>
      </register-group>
      <register-group name="XDMAC" caption="Extensible DMA Controller">
        <register name="XDMAC_GTYPE" offset="0x0" rw="R" size="4" initval="0x00000000" caption="Global Type Register">
          <bitfield name="NB_CH" caption="Number of Channels Minus One" mask="0x1F"/>
          <bitfield name="FIFO_SZ" caption="Number of Bytes" mask="0xFFE0"/>
          <bitfield name="NB_REQ" caption="Number of Peripheral Requests Minus One" mask="0x7F0000"/>
        </register>
        <register name="XDMAC_GCFG" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Global Configuration Register">
          <bitfield name="CGDISREG" caption="Configuration Registers Clock Gating Disable" mask="0x1" values="XDMAC_GCFG__CGDISREG"/>
          <bitfield name="CGDISPIPE" caption="Pipeline Clock Gating Disable" mask="0x2" values="XDMAC_GCFG__CGDISPIPE"/>
          <bitfield name="CGDISFIFO" caption="FIFO Clock Gating Disable" mask="0x4" values="XDMAC_GCFG__CGDISFIFO"/>
          <bitfield name="CGDISIF" caption="Bus Interface Clock Gating Disable" mask="0x8" values="XDMAC_GCFG__CGDISIF"/>
          <bitfield name="BXKBEN" caption="Boundary X Kilobyte Enable" mask="0x100" values="XDMAC_GCFG__BXKBEN"/>
        </register>
        <register name="XDMAC_GWAC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Global Weighted Arbiter Configuration Register">
          <bitfield name="PW0" caption="Pool Weight 0" mask="0xF"/>
          <bitfield name="PW1" caption="Pool Weight 1" mask="0xF0"/>
          <bitfield name="PW2" caption="Pool Weight 2" mask="0xF00"/>
          <bitfield name="PW3" caption="Pool Weight 3" mask="0xF000"/>
        </register>
        <register name="XDMAC_GIE" offset="0xC" rw="W" size="4" caption="Global Interrupt Enable Register">
          <bitfield name="IE0" caption="XDMAC Channel 0 Interrupt Enable" mask="0x1" values="XDMAC_GIE__IE"/>
          <bitfield name="IE1" caption="XDMAC Channel 1 Interrupt Enable" mask="0x2" values="XDMAC_GIE__IE"/>
          <bitfield name="IE2" caption="XDMAC Channel 2 Interrupt Enable" mask="0x4" values="XDMAC_GIE__IE"/>
          <bitfield name="IE3" caption="XDMAC Channel 3 Interrupt Enable" mask="0x8" values="XDMAC_GIE__IE"/>
          <bitfield name="IE4" caption="XDMAC Channel 4 Interrupt Enable" mask="0x10" values="XDMAC_GIE__IE"/>
          <bitfield name="IE5" caption="XDMAC Channel 5 Interrupt Enable" mask="0x20" values="XDMAC_GIE__IE"/>
          <bitfield name="IE6" caption="XDMAC Channel 6 Interrupt Enable" mask="0x40" values="XDMAC_GIE__IE"/>
          <bitfield name="IE7" caption="XDMAC Channel 7 Interrupt Enable" mask="0x80" values="XDMAC_GIE__IE"/>
          <bitfield name="IE8" caption="XDMAC Channel 8 Interrupt Enable" mask="0x100" values="XDMAC_GIE__IE"/>
          <bitfield name="IE9" caption="XDMAC Channel 9 Interrupt Enable" mask="0x200" values="XDMAC_GIE__IE"/>
          <bitfield name="IE10" caption="XDMAC Channel 10 Interrupt Enable" mask="0x400" values="XDMAC_GIE__IE"/>
          <bitfield name="IE11" caption="XDMAC Channel 11 Interrupt Enable" mask="0x800" values="XDMAC_GIE__IE"/>
          <bitfield name="IE12" caption="XDMAC Channel 12 Interrupt Enable" mask="0x1000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE13" caption="XDMAC Channel 13 Interrupt Enable" mask="0x2000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE14" caption="XDMAC Channel 14 Interrupt Enable" mask="0x4000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE15" caption="XDMAC Channel 15 Interrupt Enable" mask="0x8000" values="XDMAC_GIE__IE"/>
        </register>
        <register name="XDMAC_GID" offset="0x10" rw="W" size="4" caption="Global Interrupt Disable Register">
          <bitfield name="ID0" caption="XDMAC Channel 0 Interrupt Disable" mask="0x1" values="XDMAC_GID__ID"/>
          <bitfield name="ID1" caption="XDMAC Channel 1 Interrupt Disable" mask="0x2" values="XDMAC_GID__ID"/>
          <bitfield name="ID2" caption="XDMAC Channel 2 Interrupt Disable" mask="0x4" values="XDMAC_GID__ID"/>
          <bitfield name="ID3" caption="XDMAC Channel 3 Interrupt Disable" mask="0x8" values="XDMAC_GID__ID"/>
          <bitfield name="ID4" caption="XDMAC Channel 4 Interrupt Disable" mask="0x10" values="XDMAC_GID__ID"/>
          <bitfield name="ID5" caption="XDMAC Channel 5 Interrupt Disable" mask="0x20" values="XDMAC_GID__ID"/>
          <bitfield name="ID6" caption="XDMAC Channel 6 Interrupt Disable" mask="0x40" values="XDMAC_GID__ID"/>
          <bitfield name="ID7" caption="XDMAC Channel 7 Interrupt Disable" mask="0x80" values="XDMAC_GID__ID"/>
          <bitfield name="ID8" caption="XDMAC Channel 8 Interrupt Disable" mask="0x100" values="XDMAC_GID__ID"/>
          <bitfield name="ID9" caption="XDMAC Channel 9 Interrupt Disable" mask="0x200" values="XDMAC_GID__ID"/>
          <bitfield name="ID10" caption="XDMAC Channel 10 Interrupt Disable" mask="0x400" values="XDMAC_GID__ID"/>
          <bitfield name="ID11" caption="XDMAC Channel 11 Interrupt Disable" mask="0x800" values="XDMAC_GID__ID"/>
          <bitfield name="ID12" caption="XDMAC Channel 12 Interrupt Disable" mask="0x1000" values="XDMAC_GID__ID"/>
          <bitfield name="ID13" caption="XDMAC Channel 13 Interrupt Disable" mask="0x2000" values="XDMAC_GID__ID"/>
          <bitfield name="ID14" caption="XDMAC Channel 14 Interrupt Disable" mask="0x4000" values="XDMAC_GID__ID"/>
          <bitfield name="ID15" caption="XDMAC Channel 15 Interrupt Disable" mask="0x8000" values="XDMAC_GID__ID"/>
        </register>
        <register name="XDMAC_GIM" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Global Interrupt Mask Register">
          <bitfield name="IM0" caption="XDMAC Channel 0 Interrupt Mask" mask="0x1" values="XDMAC_GIM__IM"/>
          <bitfield name="IM1" caption="XDMAC Channel 1 Interrupt Mask" mask="0x2" values="XDMAC_GIM__IM"/>
          <bitfield name="IM2" caption="XDMAC Channel 2 Interrupt Mask" mask="0x4" values="XDMAC_GIM__IM"/>
          <bitfield name="IM3" caption="XDMAC Channel 3 Interrupt Mask" mask="0x8" values="XDMAC_GIM__IM"/>
          <bitfield name="IM4" caption="XDMAC Channel 4 Interrupt Mask" mask="0x10" values="XDMAC_GIM__IM"/>
          <bitfield name="IM5" caption="XDMAC Channel 5 Interrupt Mask" mask="0x20" values="XDMAC_GIM__IM"/>
          <bitfield name="IM6" caption="XDMAC Channel 6 Interrupt Mask" mask="0x40" values="XDMAC_GIM__IM"/>
          <bitfield name="IM7" caption="XDMAC Channel 7 Interrupt Mask" mask="0x80" values="XDMAC_GIM__IM"/>
          <bitfield name="IM8" caption="XDMAC Channel 8 Interrupt Mask" mask="0x100" values="XDMAC_GIM__IM"/>
          <bitfield name="IM9" caption="XDMAC Channel 9 Interrupt Mask" mask="0x200" values="XDMAC_GIM__IM"/>
          <bitfield name="IM10" caption="XDMAC Channel 10 Interrupt Mask" mask="0x400" values="XDMAC_GIM__IM"/>
          <bitfield name="IM11" caption="XDMAC Channel 11 Interrupt Mask" mask="0x800" values="XDMAC_GIM__IM"/>
          <bitfield name="IM12" caption="XDMAC Channel 12 Interrupt Mask" mask="0x1000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM13" caption="XDMAC Channel 13 Interrupt Mask" mask="0x2000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM14" caption="XDMAC Channel 14 Interrupt Mask" mask="0x4000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM15" caption="XDMAC Channel 15 Interrupt Mask" mask="0x8000" values="XDMAC_GIM__IM"/>
        </register>
        <register name="XDMAC_GIS" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Global Interrupt Status Register">
          <bitfield name="IS0" caption="XDMAC Channel 0 Interrupt Status" mask="0x1" values="XDMAC_GIS__IS"/>
          <bitfield name="IS1" caption="XDMAC Channel 1 Interrupt Status" mask="0x2" values="XDMAC_GIS__IS"/>
          <bitfield name="IS2" caption="XDMAC Channel 2 Interrupt Status" mask="0x4" values="XDMAC_GIS__IS"/>
          <bitfield name="IS3" caption="XDMAC Channel 3 Interrupt Status" mask="0x8" values="XDMAC_GIS__IS"/>
          <bitfield name="IS4" caption="XDMAC Channel 4 Interrupt Status" mask="0x10" values="XDMAC_GIS__IS"/>
          <bitfield name="IS5" caption="XDMAC Channel 5 Interrupt Status" mask="0x20" values="XDMAC_GIS__IS"/>
          <bitfield name="IS6" caption="XDMAC Channel 6 Interrupt Status" mask="0x40" values="XDMAC_GIS__IS"/>
          <bitfield name="IS7" caption="XDMAC Channel 7 Interrupt Status" mask="0x80" values="XDMAC_GIS__IS"/>
          <bitfield name="IS8" caption="XDMAC Channel 8 Interrupt Status" mask="0x100" values="XDMAC_GIS__IS"/>
          <bitfield name="IS9" caption="XDMAC Channel 9 Interrupt Status" mask="0x200" values="XDMAC_GIS__IS"/>
          <bitfield name="IS10" caption="XDMAC Channel 10 Interrupt Status" mask="0x400" values="XDMAC_GIS__IS"/>
          <bitfield name="IS11" caption="XDMAC Channel 11 Interrupt Status" mask="0x800" values="XDMAC_GIS__IS"/>
          <bitfield name="IS12" caption="XDMAC Channel 12 Interrupt Status" mask="0x1000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS13" caption="XDMAC Channel 13 Interrupt Status" mask="0x2000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS14" caption="XDMAC Channel 14 Interrupt Status" mask="0x4000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS15" caption="XDMAC Channel 15 Interrupt Status" mask="0x8000" values="XDMAC_GIS__IS"/>
        </register>
        <register name="XDMAC_GE" offset="0x1C" rw="W" size="4" caption="Global Channel Enable Register">
          <bitfield name="EN0" caption="XDMAC Channel 0 Enable" mask="0x1" values="XDMAC_GE__EN"/>
          <bitfield name="EN1" caption="XDMAC Channel 1 Enable" mask="0x2" values="XDMAC_GE__EN"/>
          <bitfield name="EN2" caption="XDMAC Channel 2 Enable" mask="0x4" values="XDMAC_GE__EN"/>
          <bitfield name="EN3" caption="XDMAC Channel 3 Enable" mask="0x8" values="XDMAC_GE__EN"/>
          <bitfield name="EN4" caption="XDMAC Channel 4 Enable" mask="0x10" values="XDMAC_GE__EN"/>
          <bitfield name="EN5" caption="XDMAC Channel 5 Enable" mask="0x20" values="XDMAC_GE__EN"/>
          <bitfield name="EN6" caption="XDMAC Channel 6 Enable" mask="0x40" values="XDMAC_GE__EN"/>
          <bitfield name="EN7" caption="XDMAC Channel 7 Enable" mask="0x80" values="XDMAC_GE__EN"/>
          <bitfield name="EN8" caption="XDMAC Channel 8 Enable" mask="0x100" values="XDMAC_GE__EN"/>
          <bitfield name="EN9" caption="XDMAC Channel 9 Enable" mask="0x200" values="XDMAC_GE__EN"/>
          <bitfield name="EN10" caption="XDMAC Channel 10 Enable" mask="0x400" values="XDMAC_GE__EN"/>
          <bitfield name="EN11" caption="XDMAC Channel 11 Enable" mask="0x800" values="XDMAC_GE__EN"/>
          <bitfield name="EN12" caption="XDMAC Channel 12 Enable" mask="0x1000" values="XDMAC_GE__EN"/>
          <bitfield name="EN13" caption="XDMAC Channel 13 Enable" mask="0x2000" values="XDMAC_GE__EN"/>
          <bitfield name="EN14" caption="XDMAC Channel 14 Enable" mask="0x4000" values="XDMAC_GE__EN"/>
          <bitfield name="EN15" caption="XDMAC Channel 15 Enable" mask="0x8000" values="XDMAC_GE__EN"/>
        </register>
        <register name="XDMAC_GD" offset="0x20" rw="W" size="4" caption="Global Channel Disable Register">
          <bitfield name="DI0" caption="XDMAC Channel 0 Disable" mask="0x1" values="XDMAC_GD__DI"/>
          <bitfield name="DI1" caption="XDMAC Channel 1 Disable" mask="0x2" values="XDMAC_GD__DI"/>
          <bitfield name="DI2" caption="XDMAC Channel 2 Disable" mask="0x4" values="XDMAC_GD__DI"/>
          <bitfield name="DI3" caption="XDMAC Channel 3 Disable" mask="0x8" values="XDMAC_GD__DI"/>
          <bitfield name="DI4" caption="XDMAC Channel 4 Disable" mask="0x10" values="XDMAC_GD__DI"/>
          <bitfield name="DI5" caption="XDMAC Channel 5 Disable" mask="0x20" values="XDMAC_GD__DI"/>
          <bitfield name="DI6" caption="XDMAC Channel 6 Disable" mask="0x40" values="XDMAC_GD__DI"/>
          <bitfield name="DI7" caption="XDMAC Channel 7 Disable" mask="0x80" values="XDMAC_GD__DI"/>
          <bitfield name="DI8" caption="XDMAC Channel 8 Disable" mask="0x100" values="XDMAC_GD__DI"/>
          <bitfield name="DI9" caption="XDMAC Channel 9 Disable" mask="0x200" values="XDMAC_GD__DI"/>
          <bitfield name="DI10" caption="XDMAC Channel 10 Disable" mask="0x400" values="XDMAC_GD__DI"/>
          <bitfield name="DI11" caption="XDMAC Channel 11 Disable" mask="0x800" values="XDMAC_GD__DI"/>
          <bitfield name="DI12" caption="XDMAC Channel 12 Disable" mask="0x1000" values="XDMAC_GD__DI"/>
          <bitfield name="DI13" caption="XDMAC Channel 13 Disable" mask="0x2000" values="XDMAC_GD__DI"/>
          <bitfield name="DI14" caption="XDMAC Channel 14 Disable" mask="0x4000" values="XDMAC_GD__DI"/>
          <bitfield name="DI15" caption="XDMAC Channel 15 Disable" mask="0x8000" values="XDMAC_GD__DI"/>
        </register>
        <register name="XDMAC_GS" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Global Channel Status Register">
          <bitfield name="ST0" caption="XDMAC Channel 0 Status" mask="0x1" values="XDMAC_GS__ST"/>
          <bitfield name="ST1" caption="XDMAC Channel 1 Status" mask="0x2" values="XDMAC_GS__ST"/>
          <bitfield name="ST2" caption="XDMAC Channel 2 Status" mask="0x4" values="XDMAC_GS__ST"/>
          <bitfield name="ST3" caption="XDMAC Channel 3 Status" mask="0x8" values="XDMAC_GS__ST"/>
          <bitfield name="ST4" caption="XDMAC Channel 4 Status" mask="0x10" values="XDMAC_GS__ST"/>
          <bitfield name="ST5" caption="XDMAC Channel 5 Status" mask="0x20" values="XDMAC_GS__ST"/>
          <bitfield name="ST6" caption="XDMAC Channel 6 Status" mask="0x40" values="XDMAC_GS__ST"/>
          <bitfield name="ST7" caption="XDMAC Channel 7 Status" mask="0x80" values="XDMAC_GS__ST"/>
          <bitfield name="ST8" caption="XDMAC Channel 8 Status" mask="0x100" values="XDMAC_GS__ST"/>
          <bitfield name="ST9" caption="XDMAC Channel 9 Status" mask="0x200" values="XDMAC_GS__ST"/>
          <bitfield name="ST10" caption="XDMAC Channel 10 Status" mask="0x400" values="XDMAC_GS__ST"/>
          <bitfield name="ST11" caption="XDMAC Channel 11 Status" mask="0x800" values="XDMAC_GS__ST"/>
          <bitfield name="ST12" caption="XDMAC Channel 12 Status" mask="0x1000" values="XDMAC_GS__ST"/>
          <bitfield name="ST13" caption="XDMAC Channel 13 Status" mask="0x2000" values="XDMAC_GS__ST"/>
          <bitfield name="ST14" caption="XDMAC Channel 14 Status" mask="0x4000" values="XDMAC_GS__ST"/>
          <bitfield name="ST15" caption="XDMAC Channel 15 Status" mask="0x8000" values="XDMAC_GS__ST"/>
        </register>
        <register name="XDMAC_GRS" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Global Channel Read Suspend Register">
          <bitfield name="RS0" caption="XDMAC Channel 0 Read Suspend" mask="0x1" values="XDMAC_GRS__RS"/>
          <bitfield name="RS1" caption="XDMAC Channel 1 Read Suspend" mask="0x2" values="XDMAC_GRS__RS"/>
          <bitfield name="RS2" caption="XDMAC Channel 2 Read Suspend" mask="0x4" values="XDMAC_GRS__RS"/>
          <bitfield name="RS3" caption="XDMAC Channel 3 Read Suspend" mask="0x8" values="XDMAC_GRS__RS"/>
          <bitfield name="RS4" caption="XDMAC Channel 4 Read Suspend" mask="0x10" values="XDMAC_GRS__RS"/>
          <bitfield name="RS5" caption="XDMAC Channel 5 Read Suspend" mask="0x20" values="XDMAC_GRS__RS"/>
          <bitfield name="RS6" caption="XDMAC Channel 6 Read Suspend" mask="0x40" values="XDMAC_GRS__RS"/>
          <bitfield name="RS7" caption="XDMAC Channel 7 Read Suspend" mask="0x80" values="XDMAC_GRS__RS"/>
          <bitfield name="RS8" caption="XDMAC Channel 8 Read Suspend" mask="0x100" values="XDMAC_GRS__RS"/>
          <bitfield name="RS9" caption="XDMAC Channel 9 Read Suspend" mask="0x200" values="XDMAC_GRS__RS"/>
          <bitfield name="RS10" caption="XDMAC Channel 10 Read Suspend" mask="0x400" values="XDMAC_GRS__RS"/>
          <bitfield name="RS11" caption="XDMAC Channel 11 Read Suspend" mask="0x800" values="XDMAC_GRS__RS"/>
          <bitfield name="RS12" caption="XDMAC Channel 12 Read Suspend" mask="0x1000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS13" caption="XDMAC Channel 13 Read Suspend" mask="0x2000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS14" caption="XDMAC Channel 14 Read Suspend" mask="0x4000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS15" caption="XDMAC Channel 15 Read Suspend" mask="0x8000" values="XDMAC_GRS__RS"/>
        </register>
        <register name="XDMAC_GWS" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Global Channel Write Suspend Register">
          <bitfield name="WS0" caption="XDMAC Channel 0 Write Suspend" mask="0x1" values="XDMAC_GWS__WS"/>
          <bitfield name="WS1" caption="XDMAC Channel 1 Write Suspend" mask="0x2" values="XDMAC_GWS__WS"/>
          <bitfield name="WS2" caption="XDMAC Channel 2 Write Suspend" mask="0x4" values="XDMAC_GWS__WS"/>
          <bitfield name="WS3" caption="XDMAC Channel 3 Write Suspend" mask="0x8" values="XDMAC_GWS__WS"/>
          <bitfield name="WS4" caption="XDMAC Channel 4 Write Suspend" mask="0x10" values="XDMAC_GWS__WS"/>
          <bitfield name="WS5" caption="XDMAC Channel 5 Write Suspend" mask="0x20" values="XDMAC_GWS__WS"/>
          <bitfield name="WS6" caption="XDMAC Channel 6 Write Suspend" mask="0x40" values="XDMAC_GWS__WS"/>
          <bitfield name="WS7" caption="XDMAC Channel 7 Write Suspend" mask="0x80" values="XDMAC_GWS__WS"/>
          <bitfield name="WS8" caption="XDMAC Channel 8 Write Suspend" mask="0x100" values="XDMAC_GWS__WS"/>
          <bitfield name="WS9" caption="XDMAC Channel 9 Write Suspend" mask="0x200" values="XDMAC_GWS__WS"/>
          <bitfield name="WS10" caption="XDMAC Channel 10 Write Suspend" mask="0x400" values="XDMAC_GWS__WS"/>
          <bitfield name="WS11" caption="XDMAC Channel 11 Write Suspend" mask="0x800" values="XDMAC_GWS__WS"/>
          <bitfield name="WS12" caption="XDMAC Channel 12 Write Suspend" mask="0x1000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS13" caption="XDMAC Channel 13 Write Suspend" mask="0x2000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS14" caption="XDMAC Channel 14 Write Suspend" mask="0x4000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS15" caption="XDMAC Channel 15 Write Suspend" mask="0x8000" values="XDMAC_GWS__WS"/>
        </register>
        <register name="XDMAC_GRWS" offset="0x30" rw="W" size="4" caption="Global Channel Read Write Suspend Register">
          <bitfield name="RWS0" caption="XDMAC Channel 0 Read Write Suspend" mask="0x1" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS1" caption="XDMAC Channel 1 Read Write Suspend" mask="0x2" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS2" caption="XDMAC Channel 2 Read Write Suspend" mask="0x4" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS3" caption="XDMAC Channel 3 Read Write Suspend" mask="0x8" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS4" caption="XDMAC Channel 4 Read Write Suspend" mask="0x10" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS5" caption="XDMAC Channel 5 Read Write Suspend" mask="0x20" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS6" caption="XDMAC Channel 6 Read Write Suspend" mask="0x40" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS7" caption="XDMAC Channel 7 Read Write Suspend" mask="0x80" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS8" caption="XDMAC Channel 8 Read Write Suspend" mask="0x100" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS9" caption="XDMAC Channel 9 Read Write Suspend" mask="0x200" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS10" caption="XDMAC Channel 10 Read Write Suspend" mask="0x400" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS11" caption="XDMAC Channel 11 Read Write Suspend" mask="0x800" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS12" caption="XDMAC Channel 12 Read Write Suspend" mask="0x1000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS13" caption="XDMAC Channel 13 Read Write Suspend" mask="0x2000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS14" caption="XDMAC Channel 14 Read Write Suspend" mask="0x4000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS15" caption="XDMAC Channel 15 Read Write Suspend" mask="0x8000" values="XDMAC_GRWS__RWS"/>
        </register>
        <register name="XDMAC_GRWR" offset="0x34" rw="W" size="4" caption="Global Channel Read Write Resume Register">
          <bitfield name="RWR0" caption="XDMAC Channel 0 Read Write Resume" mask="0x1" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR1" caption="XDMAC Channel 1 Read Write Resume" mask="0x2" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR2" caption="XDMAC Channel 2 Read Write Resume" mask="0x4" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR3" caption="XDMAC Channel 3 Read Write Resume" mask="0x8" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR4" caption="XDMAC Channel 4 Read Write Resume" mask="0x10" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR5" caption="XDMAC Channel 5 Read Write Resume" mask="0x20" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR6" caption="XDMAC Channel 6 Read Write Resume" mask="0x40" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR7" caption="XDMAC Channel 7 Read Write Resume" mask="0x80" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR8" caption="XDMAC Channel 8 Read Write Resume" mask="0x100" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR9" caption="XDMAC Channel 9 Read Write Resume" mask="0x200" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR10" caption="XDMAC Channel 10 Read Write Resume" mask="0x400" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR11" caption="XDMAC Channel 11 Read Write Resume" mask="0x800" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR12" caption="XDMAC Channel 12 Read Write Resume" mask="0x1000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR13" caption="XDMAC Channel 13 Read Write Resume" mask="0x2000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR14" caption="XDMAC Channel 14 Read Write Resume" mask="0x4000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR15" caption="XDMAC Channel 15 Read Write Resume" mask="0x8000" values="XDMAC_GRWR__RWR"/>
        </register>
        <register name="XDMAC_GSWR" offset="0x38" rw="W" size="4" caption="Global Channel Software Request Register">
          <bitfield name="SWREQ0" caption="XDMAC Channel 0 Software Request" mask="0x1" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ1" caption="XDMAC Channel 1 Software Request" mask="0x2" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ2" caption="XDMAC Channel 2 Software Request" mask="0x4" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ3" caption="XDMAC Channel 3 Software Request" mask="0x8" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ4" caption="XDMAC Channel 4 Software Request" mask="0x10" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ5" caption="XDMAC Channel 5 Software Request" mask="0x20" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ6" caption="XDMAC Channel 6 Software Request" mask="0x40" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ7" caption="XDMAC Channel 7 Software Request" mask="0x80" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ8" caption="XDMAC Channel 8 Software Request" mask="0x100" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ9" caption="XDMAC Channel 9 Software Request" mask="0x200" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ10" caption="XDMAC Channel 10 Software Request" mask="0x400" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ11" caption="XDMAC Channel 11 Software Request" mask="0x800" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ12" caption="XDMAC Channel 12 Software Request" mask="0x1000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ13" caption="XDMAC Channel 13 Software Request" mask="0x2000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ14" caption="XDMAC Channel 14 Software Request" mask="0x4000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ15" caption="XDMAC Channel 15 Software Request" mask="0x8000" values="XDMAC_GSWR__SWREQ"/>
        </register>
        <register name="XDMAC_GSWS" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="Global Channel Software Request Status Register">
          <bitfield name="SWRS0" caption="XDMAC Channel 0 Software Request Status" mask="0x1" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS1" caption="XDMAC Channel 1 Software Request Status" mask="0x2" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS2" caption="XDMAC Channel 2 Software Request Status" mask="0x4" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS3" caption="XDMAC Channel 3 Software Request Status" mask="0x8" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS4" caption="XDMAC Channel 4 Software Request Status" mask="0x10" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS5" caption="XDMAC Channel 5 Software Request Status" mask="0x20" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS6" caption="XDMAC Channel 6 Software Request Status" mask="0x40" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS7" caption="XDMAC Channel 7 Software Request Status" mask="0x80" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS8" caption="XDMAC Channel 8 Software Request Status" mask="0x100" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS9" caption="XDMAC Channel 9 Software Request Status" mask="0x200" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS10" caption="XDMAC Channel 10 Software Request Status" mask="0x400" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS11" caption="XDMAC Channel 11 Software Request Status" mask="0x800" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS12" caption="XDMAC Channel 12 Software Request Status" mask="0x1000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS13" caption="XDMAC Channel 13 Software Request Status" mask="0x2000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS14" caption="XDMAC Channel 14 Software Request Status" mask="0x4000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS15" caption="XDMAC Channel 15 Software Request Status" mask="0x8000" values="XDMAC_GSWS__SWRS"/>
        </register>
        <register name="XDMAC_GSWF" offset="0x40" rw="W" size="4" initval="0x00000000" caption="Global Channel Software Flush Request Register">
          <bitfield name="SWF0" caption="XDMAC Channel 0 Software Flush Request" mask="0x1" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF1" caption="XDMAC Channel 1 Software Flush Request" mask="0x2" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF2" caption="XDMAC Channel 2 Software Flush Request" mask="0x4" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF3" caption="XDMAC Channel 3 Software Flush Request" mask="0x8" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF4" caption="XDMAC Channel 4 Software Flush Request" mask="0x10" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF5" caption="XDMAC Channel 5 Software Flush Request" mask="0x20" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF6" caption="XDMAC Channel 6 Software Flush Request" mask="0x40" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF7" caption="XDMAC Channel 7 Software Flush Request" mask="0x80" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF8" caption="XDMAC Channel 8 Software Flush Request" mask="0x100" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF9" caption="XDMAC Channel 9 Software Flush Request" mask="0x200" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF10" caption="XDMAC Channel 10 Software Flush Request" mask="0x400" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF11" caption="XDMAC Channel 11 Software Flush Request" mask="0x800" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF12" caption="XDMAC Channel 12 Software Flush Request" mask="0x1000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF13" caption="XDMAC Channel 13 Software Flush Request" mask="0x2000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF14" caption="XDMAC Channel 14 Software Flush Request" mask="0x4000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF15" caption="XDMAC Channel 15 Software Flush Request" mask="0x8000" values="XDMAC_GSWF__SWF"/>
        </register>
        <register-group name="XDMAC_CHID" name-in-module="XDMAC_CHID" offset="0x50" size="0x40" count="16"/>
      </register-group>
      <value-group name="XDMAC_CIE__BIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables end of block interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__LIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables end of linked list interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__DIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables end of disable interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__FIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables end of flush interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__RBIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables read bus error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__WBIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables write bus error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__ROIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables request overflow error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__BID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables end of block interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__LID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables end of linked list interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__DID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables end of disable interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__FID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables end of flush interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__RBEID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables bus error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__WBEID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables bus error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__ROID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables request overflow error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__BIM">
        <value name="0" caption="Block interrupt is masked." value="0"/>
        <value name="1" caption="Block interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__LIM">
        <value name="0" caption="End of linked list interrupt is masked." value="0"/>
        <value name="1" caption="End of linked list interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__DIM">
        <value name="0" caption="End of disable interrupt is masked." value="0"/>
        <value name="1" caption="End of disable interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__FIM">
        <value name="0" caption="End of flush interrupt is masked." value="0"/>
        <value name="1" caption="End of flush interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__RBEIM">
        <value name="0" caption="Bus error interrupt is masked." value="0"/>
        <value name="1" caption="Bus error interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__WBEIM">
        <value name="0" caption="Bus error interrupt is masked." value="0"/>
        <value name="1" caption="Bus error interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__ROIM">
        <value name="0" caption="Request overflow interrupt is masked." value="0"/>
        <value name="1" caption="Request overflow interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__BIS">
        <value name="0" caption="End of block interrupt has not occurred." value="0"/>
        <value name="1" caption="End of block interrupt has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__LIS">
        <value name="0" caption="End of linked list condition has not occurred." value="0"/>
        <value name="1" caption="End of linked list condition has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__DIS">
        <value name="0" caption="End of disable condition has not occurred." value="0"/>
        <value name="1" caption="End of disable condition has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__FIS">
        <value name="0" caption="End of flush condition has not occurred." value="0"/>
        <value name="1" caption="End of flush condition has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__RBEIS">
        <value name="0" caption="Read bus error condition has not occurred." value="0"/>
        <value name="1" caption="At least one bus error has been detected in a read access since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__WBEIS">
        <value name="0" caption="Write bus error condition has not occurred." value="0"/>
        <value name="1" caption="At least one bus error has been detected in a write access since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__ROIS">
        <value name="0" caption="Overflow condition has not occurred." value="0"/>
        <value name="1" caption="Overflow condition has occurred at least once. (This information is only relevant for peripheral synchronized transfers.)" value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDA__NDAIF">
        <value name="0" caption="The channel descriptor is retrieved through system interface 0." value="0"/>
        <value name="1" caption="The channel descriptor is retrieved through system interface 1." value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDC__NDE">
        <value name="DSCR_FETCH_DIS" caption="Descriptor fetch is disabled." value="0"/>
        <value name="DSCR_FETCH_EN" caption="Descriptor fetch is enabled." value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDC__NDSUP">
        <value name="SRC_PARAMS_UNCHANGED" caption="Source parameters remain unchanged." value="0"/>
        <value name="SRC_PARAMS_UPDATED" caption="Source parameters are updated when the descriptor is retrieved." value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDC__NDDUP">
        <value name="DST_PARAMS_UNCHANGED" caption="Destination parameters remain unchanged." value="0"/>
        <value name="DST_PARAMS_UPDATED" caption="Destination parameters are updated when the descriptor is retrieved." value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDC__NDVIEW">
        <value name="NDV0" caption="Next Descriptor View 0" value="0"/>
        <value name="NDV1" caption="Next Descriptor View 1" value="1"/>
        <value name="NDV2" caption="Next Descriptor View 2" value="2"/>
        <value name="NDV3" caption="Next Descriptor View 3" value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__TYPE">
        <value name="MEM_TRAN" caption="Self-triggered mode (memory-to-memory transfer)." value="0"/>
        <value name="PER_TRAN" caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__MBSIZE">
        <value name="SINGLE" caption="The memory burst size is set to one." value="0"/>
        <value name="FOUR" caption="The memory burst size is set to four." value="1"/>
        <value name="EIGHT" caption="The memory burst size is set to eight." value="2"/>
        <value name="SIXTEEN" caption="The memory burst size is set to sixteen." value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__DSYNC">
        <value name="PER2MEM" caption="Peripheral-to-memory transfer." value="0"/>
        <value name="MEM2PER" caption="Memory-to-peripheral transfer" value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__SWREQ">
        <value name="HWR_CONNECTED" caption="Hardware request line is connected to the peripheral request line." value="0"/>
        <value name="SWR_CONNECTED" caption="Software request is connected to the peripheral request line." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__MEMSET">
        <value name="NORMAL_MODE" caption="Memset is not activated." value="0"/>
        <value name="HW_MODE" caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__CSIZE">
        <value name="CHK_1" caption="1 data transferred" value="0"/>
        <value name="CHK_2" caption="2 data transferred" value="1"/>
        <value name="CHK_4" caption="4 data transferred" value="2"/>
        <value name="CHK_8" caption="8 data transferred" value="3"/>
        <value name="CHK_16" caption="16 data transferred" value="4"/>
      </value-group>
      <value-group name="XDMAC_CC__DWIDTH">
        <value name="BYTE" caption="The data size is set to 8 bits" value="0"/>
        <value name="HALFWORD" caption="The data size is set to 16 bits" value="1"/>
        <value name="WORD" caption="The data size is set to 32 bits" value="2"/>
      </value-group>
      <value-group name="XDMAC_CC__SIF">
        <value name="AHB_IF0" caption="The data is read through system bus interface 0." value="0"/>
        <value name="AHB_IF1" caption="The data is read through system bus interface 1." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__DIF">
        <value name="AHB_IF0" caption="The data is written through system bus interface 0." value="0"/>
        <value name="AHB_IF1" caption="The data is written though system bus interface 1." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__SAM">
        <value name="FIXED_AM" caption="The address remains unchanged." value="0"/>
        <value name="INCREMENTED_AM" caption="The addressing mode is incremented (the increment size is set to the data size)." value="1"/>
        <value name="UBS_AM" caption="The microblock stride is added at the microblock boundary." value="2"/>
        <value name="UBS_DS_AM" caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__DAM">
        <value name="FIXED_AM" caption="The address remains unchanged." value="0"/>
        <value name="INCREMENTED_AM" caption="The addressing mode is incremented (the increment size is set to the data size)." value="1"/>
        <value name="UBS_AM" caption="The microblock stride is added at the microblock boundary." value="2"/>
        <value name="UBS_DS_AM" caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__INITD">
        <value name="IN_PROGRESS" caption="Channel initialization is in progress." value="0"/>
        <value name="TERMINATED" caption="Channel initialization is completed." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__RDIP">
        <value name="DONE" caption="No active read transaction on the bus." value="0"/>
        <value name="IN_PROGRESS" caption="A read transaction is in progress." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__WRIP">
        <value name="DONE" caption="No active write transaction on the bus." value="0"/>
        <value name="IN_PROGRESS" caption="A write transaction is in progress." value="1"/>
      </value-group>
      <value-group name="XDMAC_GCFG__CGDISREG">
        <value name="0" caption="The automatic clock gating is enabled for the configuration registers." value="0"/>
        <value name="1" caption="The automatic clock gating is disabled for the configuration registers." value="1"/>
      </value-group>
      <value-group name="XDMAC_GCFG__CGDISPIPE">
        <value name="0" caption="The automatic clock gating is enabled for the main pipeline." value="0"/>
        <value name="1" caption="The automatic clock gating is disabled for the main pipeline." value="1"/>
      </value-group>
      <value-group name="XDMAC_GCFG__CGDISFIFO">
        <value name="0" caption="The automatic clock gating is enabled for the main FIFO." value="0"/>
        <value name="1" caption="The automatic clock gating is disabled for the main FIFO." value="1"/>
      </value-group>
      <value-group name="XDMAC_GCFG__CGDISIF">
        <value name="0" caption="The automatic clock gating is enabled for the system bus interface." value="0"/>
        <value name="1" caption="The automatic clock gating is disabled for the system bus interface." value="1"/>
      </value-group>
      <value-group name="XDMAC_GCFG__BXKBEN">
        <value name="0" caption="XDMAC generates a non-sequential attribute on the system bus when address crosses the 1-Kilobyte boundary with a burst access." value="0"/>
        <value name="1" caption="XDMAC does not generate a non-sequential attribute on the system bus when address crosses the 1-Kilobyte boundary with a burst access." value="1"/>
      </value-group>
      <value-group name="XDMAC_GIE__IE">
        <value name="0" caption="This bit has no effect. The Channel x Interrupt Mask bit (XDMAC_GIM.IMx) is not modified." value="0"/>
        <value name="1" caption="The corresponding mask bit is set. The XDMAC Channel x Interrupt Status register (XDMAC_GIS) can generate an interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_GID__ID">
        <value name="0" caption="This bit has no effect. The Channel x Interrupt Mask bit (XDMAC_GIM.IMx) is not modified." value="0"/>
        <value name="1" caption="The corresponding mask bit is reset. The Channel x Interrupt Status register interrupt (XDMAC_GIS) is masked." value="1"/>
      </value-group>
      <value-group name="XDMAC_GIM__IM">
        <value name="0" caption="This bit indicates that the channel x interrupt source is masked. The interrupt line is not raised." value="0"/>
        <value name="1" caption="This bit indicates that the channel x interrupt source is unmasked." value="1"/>
      </value-group>
      <value-group name="XDMAC_GIS__IS">
        <value name="0" caption="This bit indicates that either the interrupt source is masked at the channel level or no interrupt is pending for channel x." value="0"/>
        <value name="1" caption="This bit indicates that an interrupt is pending for the channel x." value="1"/>
      </value-group>
      <value-group name="XDMAC_GE__EN">
        <value name="0" caption="This bit has no effect." value="0"/>
        <value name="1" caption="Enables channel x. This operation is permitted if the Channel x Status bit (XDMAC_GS.STx) was read as 0." value="1"/>
      </value-group>
      <value-group name="XDMAC_GD__DI">
        <value name="0" caption="This bit has no effect." value="0"/>
        <value name="1" caption="Disables channel x." value="1"/>
      </value-group>
      <value-group name="XDMAC_GS__ST">
        <value name="0" caption="This bit indicates that the channel x is disabled." value="0"/>
        <value name="1" caption="This bit indicates that the channel x is enabled. If a channel disable request is issued, this bit remains asserted until pending transaction is completed." value="1"/>
      </value-group>
      <value-group name="XDMAC_GRS__RS">
        <value name="0" caption="The read channel is not suspended." value="0"/>
        <value name="1" caption="The source requests for channel x are no longer serviced by the system scheduler." value="1"/>
      </value-group>
      <value-group name="XDMAC_GWS__WS">
        <value name="0" caption="The write channel is not suspended." value="0"/>
        <value name="1" caption="Destination requests are no longer routed to the scheduler." value="1"/>
      </value-group>
      <value-group name="XDMAC_GRWS__RWS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Read and write requests are suspended." value="1"/>
      </value-group>
      <value-group name="XDMAC_GRWR__RWR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Read and write requests are serviced." value="1"/>
      </value-group>
      <value-group name="XDMAC_GSWR__SWREQ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Requests a DMA transfer for channel x." value="1"/>
      </value-group>
      <value-group name="XDMAC_GSWS__SWRS">
        <value name="0" caption="Channel x source request is serviced." value="0"/>
        <value name="1" caption="Channel x source request is pending." value="1"/>
      </value-group>
      <value-group name="XDMAC_GSWF__SWF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Requests a DMA transfer flush for channel x. This bit is only relevant when the transfer is source peripheral synchronized." value="1"/>
      </value-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="BGA240" caption="BGA240">
      <pin position="A1" pad="GND"/>
      <pin position="A2" pad="PC8"/>
      <pin position="A3" pad="PC20"/>
      <pin position="A4" pad="PC24"/>
      <pin position="A5" pad="PC28"/>
      <pin position="A6" pad="PC2"/>
      <pin position="A7" pad="PC4"/>
      <pin position="A8" pad="PC6"/>
      <pin position="A9" pad="PC10"/>
      <pin position="A10" pad="PC12"/>
      <pin position="A11" pad="PB17"/>
      <pin position="A12" pad="PB25"/>
      <pin position="A13" pad="D15"/>
      <pin position="A14" pad="D12"/>
      <pin position="A15" pad="NDQS1"/>
      <pin position="A16" pad="GND"/>
      <pin position="B3" pad="PC18"/>
      <pin position="B4" pad="PC22"/>
      <pin position="B5" pad="PC26"/>
      <pin position="B6" pad="PC3"/>
      <pin position="B7" pad="PC5"/>
      <pin position="B8" pad="PC7"/>
      <pin position="B9" pad="PC11"/>
      <pin position="B10" pad="PC13"/>
      <pin position="B11" pad="PB19"/>
      <pin position="B12" pad="PB23"/>
      <pin position="B13" pad="D13"/>
      <pin position="B14" pad="D14"/>
      <pin position="B15" pad="DQS1"/>
      <pin position="B16" pad="D11"/>
      <pin position="C3" pad="GND"/>
      <pin position="C4" pad="PC14"/>
      <pin position="C5" pad="PC16"/>
      <pin position="C6" pad="PC23"/>
      <pin position="C7" pad="GND"/>
      <pin position="C8" pad="PC30"/>
      <pin position="C9" pad="PB15"/>
      <pin position="C10" pad="GND"/>
      <pin position="C11" pad="PB21"/>
      <pin position="C12" pad="PB24"/>
      <pin position="C13" pad="VDDQSPI"/>
      <pin position="C14" pad="GND"/>
      <pin position="C15" pad="DQM1"/>
      <pin position="C16" pad="D8"/>
      <pin position="D3" pad="PC0"/>
      <pin position="D4" pad="PC15"/>
      <pin position="D5" pad="VDDCORE"/>
      <pin position="D6" pad="PC9"/>
      <pin position="D7" pad="VDDIOP"/>
      <pin position="D8" pad="PC29"/>
      <pin position="D9" pad="PB16"/>
      <pin position="D10" pad="VDDLVDS"/>
      <pin position="D11" pad="PB20"/>
      <pin position="D12" pad="PB26"/>
      <pin position="D13" pad="D10"/>
      <pin position="D14" pad="D9"/>
      <pin position="D15" pad="D6"/>
      <pin position="D16" pad="D1"/>
      <pin position="E3" pad="PC21"/>
      <pin position="E4" pad="PC19"/>
      <pin position="E5" pad="VDDCORE"/>
      <pin position="E6" pad="PC25"/>
      <pin position="E7" pad="GND"/>
      <pin position="E8" pad="PC27"/>
      <pin position="E9" pad="PB18"/>
      <pin position="E10" pad="GND"/>
      <pin position="E11" pad="PB22"/>
      <pin position="E12" pad="VDDIOM"/>
      <pin position="E13" pad="D5"/>
      <pin position="E14" pad="D3"/>
      <pin position="E15" pad="D2"/>
      <pin position="E16" pad="D4"/>
      <pin position="F3" pad="PC1"/>
      <pin position="F4" pad="PC17"/>
      <pin position="F5" pad="NRST"/>
      <pin position="F7" pad="VDDCORE"/>
      <pin position="F8" pad="VDDOUT"/>
      <pin position="F9" pad="PC31"/>
      <pin position="F10" pad="VDDCORE"/>
      <pin position="F12" pad="D7"/>
      <pin position="F13" pad="DQS0"/>
      <pin position="F14" pad="NDQS0"/>
      <pin position="F15" pad="DQM0"/>
      <pin position="F16" pad="DDR"/>
      <pin position="G1" pad="XIN"/>
      <pin position="G2" pad="XOUT"/>
      <pin position="G3" pad="GND"/>
      <pin position="G4" pad="VDDIN"/>
      <pin position="G5" pad="GND"/>
      <pin position="G6" pad="VDDMIPI"/>
      <pin position="G11" pad="GND"/>
      <pin position="G12" pad="VDDIOM"/>
      <pin position="G13" pad="GND"/>
      <pin position="G14" pad="D0"/>
      <pin position="G15" pad="A18"/>
      <pin position="G16" pad="SDCKE"/>
      <pin position="H1" pad="HHSDMA"/>
      <pin position="H2" pad="HHSDPA"/>
      <pin position="H3" pad="PA15"/>
      <pin position="H4" pad="TDI"/>
      <pin position="H5" pad="TCK"/>
      <pin position="H8" pad="GND"/>
      <pin position="H9" pad="GND"/>
      <pin position="H11" pad="DDR"/>
      <pin position="H12" pad="SDWE"/>
      <pin position="H13" pad="RAS"/>
      <pin position="H14" pad="CAS"/>
      <pin position="H15" pad="A15"/>
      <pin position="H16" pad="NCS1"/>
      <pin position="J1" pad="HHSDMB"/>
      <pin position="J2" pad="HHSDPB"/>
      <pin position="J3" pad="PA21"/>
      <pin position="J4" pad="PA18"/>
      <pin position="J5" pad="AUDIO"/>
      <pin position="J6" pad="SHDN"/>
      <pin position="J8" pad="GND"/>
      <pin position="J9" pad="TST"/>
      <pin position="J11" pad="RESETN"/>
      <pin position="J12" pad="SDA10"/>
      <pin position="J13" pad="SDCKN"/>
      <pin position="J14" pad="SDCK"/>
      <pin position="J15" pad="A14"/>
      <pin position="J16" pad="A17"/>
      <pin position="K1" pad="HHSDMC"/>
      <pin position="K2" pad="HHSDPC"/>
      <pin position="K3" pad="GND"/>
      <pin position="K4" pad="VDDIN"/>
      <pin position="K5" pad="GNDANA"/>
      <pin position="K6" pad="HHSRTUNE"/>
      <pin position="K11" pad="GND"/>
      <pin position="K12" pad="VDDIOM"/>
      <pin position="K13" pad="GND"/>
      <pin position="K14" pad="A5"/>
      <pin position="K15" pad="A7"/>
      <pin position="K16" pad="A8"/>
      <pin position="L1" pad="PA30"/>
      <pin position="L2" pad="PA27"/>
      <pin position="L3" pad="PA26"/>
      <pin position="L4" pad="PA29"/>
      <pin position="L5" pad="WKUP0"/>
      <pin position="L7" pad="VDDANA"/>
      <pin position="L8" pad="GND"/>
      <pin position="L9" pad="PB11"/>
      <pin position="L10" pad="VDDCORE"/>
      <pin position="L12" pad="A16"/>
      <pin position="L13" pad="A2"/>
      <pin position="L14" pad="A4"/>
      <pin position="L15" pad="A3"/>
      <pin position="L16" pad="A6"/>
      <pin position="M1" pad="PA25"/>
      <pin position="M2" pad="PA31"/>
      <pin position="M3" pad="PA24"/>
      <pin position="M4" pad="PA28"/>
      <pin position="M5" pad="VDDBU"/>
      <pin position="M6" pad="PA20"/>
      <pin position="M7" pad="GND"/>
      <pin position="M8" pad="PA11"/>
      <pin position="M9" pad="PB7"/>
      <pin position="M10" pad="GND"/>
      <pin position="M11" pad="PD11"/>
      <pin position="M12" pad="VDDIOM"/>
      <pin position="M13" pad="A11"/>
      <pin position="M14" pad="A9"/>
      <pin position="M15" pad="A10"/>
      <pin position="M16" pad="A13"/>
      <pin position="N1" pad="ADVREFN"/>
      <pin position="N2" pad="ADVREFP"/>
      <pin position="N3" pad="PA5"/>
      <pin position="N4" pad="VDDBU"/>
      <pin position="N5" pad="PA13"/>
      <pin position="N6" pad="PA16"/>
      <pin position="N7" pad="VDDIOP"/>
      <pin position="N8" pad="PA1"/>
      <pin position="N9" pad="PB5"/>
      <pin position="N10" pad="VDDIOP"/>
      <pin position="N11" pad="PB1"/>
      <pin position="N12" pad="PD9"/>
      <pin position="N13" pad="VDDNF"/>
      <pin position="N14" pad="PD5"/>
      <pin position="N15" pad="PD4"/>
      <pin position="N16" pad="PD1"/>
      <pin position="P1" pad="JTAGSEL"/>
      <pin position="P2" pad="TMS"/>
      <pin position="P3" pad="GND"/>
      <pin position="P4" pad="PA9"/>
      <pin position="P5" pad="PA7"/>
      <pin position="P6" pad="PA3"/>
      <pin position="P7" pad="GND"/>
      <pin position="P8" pad="PB9"/>
      <pin position="P9" pad="PB13"/>
      <pin position="P10" pad="GND"/>
      <pin position="P11" pad="PD13"/>
      <pin position="P12" pad="PD7"/>
      <pin position="P13" pad="PD8"/>
      <pin position="P14" pad="GND"/>
      <pin position="P15" pad="PD2"/>
      <pin position="P16" pad="PD3"/>
      <pin position="R1" pad="XOUT32"/>
      <pin position="R2" pad="XIN32"/>
      <pin position="R3" pad="RTCK"/>
      <pin position="R4" pad="PA23"/>
      <pin position="R5" pad="PA17"/>
      <pin position="R6" pad="PA12"/>
      <pin position="R7" pad="PA10"/>
      <pin position="R8" pad="PA4"/>
      <pin position="R9" pad="PB14"/>
      <pin position="R10" pad="PB10"/>
      <pin position="R11" pad="PB6"/>
      <pin position="R12" pad="PB2"/>
      <pin position="R13" pad="PB0"/>
      <pin position="R14" pad="PD10"/>
      <pin position="R15" pad="PD6"/>
      <pin position="R16" pad="PD0"/>
      <pin position="T1" pad="GND"/>
      <pin position="T2" pad="TDO"/>
      <pin position="T3" pad="PA22"/>
      <pin position="T4" pad="PA19"/>
      <pin position="T5" pad="PA14"/>
      <pin position="T6" pad="PA8"/>
      <pin position="T7" pad="PA6"/>
      <pin position="T8" pad="PA2"/>
      <pin position="T9" pad="PA0"/>
      <pin position="T10" pad="PB3"/>
      <pin position="T11" pad="PB12"/>
      <pin position="T12" pad="PB8"/>
      <pin position="T13" pad="PB4"/>
      <pin position="T14" pad="PD12"/>
      <pin position="T15" pad="PD14"/>
      <pin position="T16" pad="GND"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
