0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/Shift Register.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/Shift Register.srcs/sim_1/new/Test_Bench.v,1756933495,verilog,,,,Test_Bench,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/Shift Register.srcs/sources_1/new/Universal_Register.v,1756933418,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/Shift Register.srcs/sim_1/new/Test_Bench.v,,Universal_Register,,,,,,,,
