#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26d7a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26d7bb0 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x26be5c0 .functor NOT 1, L_0x2712e50, C4<0>, C4<0>, C4<0>;
L_0x26bea50 .functor XOR 1, L_0x2712a70, L_0x2712ba0, C4<0>, C4<0>;
L_0x26beca0 .functor XOR 1, L_0x26bea50, L_0x2712ce0, C4<0>, C4<0>;
v0x2701690_0 .net *"_ivl_10", 0 0, L_0x2712ce0;  1 drivers
v0x2701790_0 .net *"_ivl_12", 0 0, L_0x26beca0;  1 drivers
v0x2701870_0 .net *"_ivl_2", 0 0, L_0x27129d0;  1 drivers
v0x2701930_0 .net *"_ivl_4", 0 0, L_0x2712a70;  1 drivers
v0x2701a10_0 .net *"_ivl_6", 0 0, L_0x2712ba0;  1 drivers
v0x2701b40_0 .net *"_ivl_8", 0 0, L_0x26bea50;  1 drivers
v0x2701c20_0 .var "clk", 0 0;
v0x2701cc0_0 .net "reset", 0 0, v0x2700b20_0;  1 drivers
v0x2701d60_0 .var/2u "stats1", 159 0;
v0x2701ed0_0 .var/2u "strobe", 0 0;
v0x2701f90_0 .net "tb_match", 0 0, L_0x2712e50;  1 drivers
v0x2702050_0 .net "tb_mismatch", 0 0, L_0x26be5c0;  1 drivers
v0x2702110_0 .net "x", 0 0, v0x2700bc0_0;  1 drivers
v0x27021b0_0 .net "z_dut", 0 0, v0x27012e0_0;  1 drivers
v0x2702250_0 .net "z_ref", 0 0, L_0x26be7a0;  1 drivers
L_0x27129d0 .concat [ 1 0 0 0], L_0x26be7a0;
L_0x2712a70 .concat [ 1 0 0 0], L_0x26be7a0;
L_0x2712ba0 .concat [ 1 0 0 0], v0x27012e0_0;
L_0x2712ce0 .concat [ 1 0 0 0], L_0x26be7a0;
L_0x2712e50 .cmp/eeq 1, L_0x27129d0, L_0x26beca0;
S_0x26d7d40 .scope module, "good1" "reference_module" 3 100, 3 4 0, S_0x26d7bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x26a3a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x26a3a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x26a3ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x26a3b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x26a3b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
L_0x26be7a0 .functor OR 1, L_0x2712490, L_0x2712740, C4<0>, C4<0>;
v0x26c9120_0 .net *"_ivl_0", 31 0, L_0x2702320;  1 drivers
L_0x7fdef0cb30a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26c91c0_0 .net *"_ivl_11", 28 0, L_0x7fdef0cb30a8;  1 drivers
L_0x7fdef0cb30f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x26be630_0 .net/2u *"_ivl_12", 31 0, L_0x7fdef0cb30f0;  1 drivers
v0x26be810_0 .net *"_ivl_14", 0 0, L_0x2712740;  1 drivers
L_0x7fdef0cb3018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26beb60_0 .net *"_ivl_3", 28 0, L_0x7fdef0cb3018;  1 drivers
L_0x7fdef0cb3060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x26bed70_0 .net/2u *"_ivl_4", 31 0, L_0x7fdef0cb3060;  1 drivers
v0x2700100_0 .net *"_ivl_6", 0 0, L_0x2712490;  1 drivers
v0x27001c0_0 .net *"_ivl_8", 31 0, L_0x2712600;  1 drivers
v0x27002a0_0 .net "clk", 0 0, v0x2701c20_0;  1 drivers
v0x27003f0_0 .var "next", 2 0;
v0x27004d0_0 .net "reset", 0 0, v0x2700b20_0;  alias, 1 drivers
v0x2700590_0 .var "state", 2 0;
v0x2700670_0 .net "x", 0 0, v0x2700bc0_0;  alias, 1 drivers
v0x2700730_0 .net "z", 0 0, L_0x26be7a0;  alias, 1 drivers
E_0x26d2380 .event anyedge, v0x2700590_0, v0x2700670_0;
E_0x26d15a0 .event posedge, v0x27002a0_0;
L_0x2702320 .concat [ 3 29 0 0], v0x2700590_0, L_0x7fdef0cb3018;
L_0x2712490 .cmp/eq 32, L_0x2702320, L_0x7fdef0cb3060;
L_0x2712600 .concat [ 3 29 0 0], v0x2700590_0, L_0x7fdef0cb30a8;
L_0x2712740 .cmp/eq 32, L_0x2712600, L_0x7fdef0cb30f0;
S_0x2700870 .scope module, "stim1" "stimulus_gen" 3 95, 3 34 0, S_0x26d7bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "x";
v0x2700a60_0 .net "clk", 0 0, v0x2701c20_0;  alias, 1 drivers
v0x2700b20_0 .var "reset", 0 0;
v0x2700bc0_0 .var "x", 0 0;
E_0x26d1870/0 .event negedge, v0x27002a0_0;
E_0x26d1870/1 .event posedge, v0x27002a0_0;
E_0x26d1870 .event/or E_0x26d1870/0, E_0x26d1870/1;
S_0x2700c60 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x26d7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
v0x2700f50_0 .net "clk", 0 0, v0x2701c20_0;  alias, 1 drivers
v0x2701040_0 .net "reset", 0 0, v0x2700b20_0;  alias, 1 drivers
v0x2701150_0 .var "state", 2 0;
v0x27011f0_0 .net "x", 0 0, v0x2700bc0_0;  alias, 1 drivers
v0x27012e0_0 .var "z", 0 0;
E_0x26b89f0 .event posedge, v0x27004d0_0, v0x27002a0_0;
S_0x2701470 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0x26d7bb0;
 .timescale -12 -12;
E_0x26e14b0 .event anyedge, v0x2701ed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2701ed0_0;
    %nor/r;
    %assign/vec4 v0x2701ed0_0, 0;
    %wait E_0x26e14b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2700870;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2700b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700bc0_0, 0, 1;
    %wait E_0x26d15a0;
    %wait E_0x26d15a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700b20_0, 0, 1;
    %wait E_0x26d15a0;
    %wait E_0x26d15a0;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d1870;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x2700b20_0, 0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x2700bc0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26d7d40;
T_2 ;
    %wait E_0x26d15a0;
    %load/vec4 v0x27004d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2700590_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x27003f0_0;
    %assign/vec4 v0x2700590_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x26d7d40;
T_3 ;
Ewait_0 .event/or E_0x26d2380, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2700590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x27003f0_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x2700670_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 3;
    %store/vec4 v0x27003f0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x2700670_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 3;
    %store/vec4 v0x27003f0_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x2700670_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 3;
    %store/vec4 v0x27003f0_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x2700670_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 3;
    %store/vec4 v0x27003f0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x2700670_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 3;
    %store/vec4 v0x27003f0_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x2700c60;
T_4 ;
    %wait E_0x26b89f0;
    %load/vec4 v0x2701040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27012e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x2701150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x27011f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
T_4.9 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x27011f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x27011f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
T_4.13 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x27011f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
T_4.16 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x27011f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2701150_0, 0;
T_4.18 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0x2701150_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_4.19, 4;
    %load/vec4 v0x2701150_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.19;
    %assign/vec4 v0x27012e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26d7bb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2701c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2701ed0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x26d7bb0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x2701c20_0;
    %inv;
    %store/vec4 v0x2701c20_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x26d7bb0;
T_7 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2700a60_0, v0x2702050_0, v0x2701c20_0, v0x2701cc0_0, v0x2702110_0, v0x2702250_0, v0x27021b0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x26d7bb0;
T_8 ;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x26d7bb0;
T_9 ;
    %wait E_0x26d1870;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2701d60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2701d60_0, 4, 32;
    %load/vec4 v0x2701f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2701d60_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2701d60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2701d60_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x2702250_0;
    %load/vec4 v0x2702250_0;
    %load/vec4 v0x27021b0_0;
    %xor;
    %load/vec4 v0x2702250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2701d60_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x2701d60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2701d60_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2014_q3bfsm/2014_q3bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/2014_q3bfsm/iter0/response5/top_module.sv";
