vendor_name = ModelSim
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/output_files/handshake.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm_tb.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/pwm.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/Test.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister_tb.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/proyectoGrupal_tb.v
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/proyectoGrupal.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/flipflop_tb.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/flipflop.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend_tb.sv
source_file = 1, .gitignore
source_file = 1, C:/Users/andres/Documents/TEC/Fundamentos de arquitectura/Proyecto 2/auriza_compu_archi_found_2G1_2023/SPI_FPGA/db/test.cbx.xml
design_name = recievesend
instance = comp, \MISO~output , MISO~output, recievesend, 1
instance = comp, \lds[0]~output , lds[0]~output, recievesend, 1
instance = comp, \lds[1]~output , lds[1]~output, recievesend, 1
instance = comp, \lds[2]~output , lds[2]~output, recievesend, 1
instance = comp, \lds[3]~output , lds[3]~output, recievesend, 1
instance = comp, \start~output , start~output, recievesend, 1
instance = comp, \speed~output , speed~output, recievesend, 1
instance = comp, \clk~input , clk~input, recievesend, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, recievesend, 1
instance = comp, \MOSI~input , MOSI~input, recievesend, 1
instance = comp, \cs~input , cs~input, recievesend, 1
instance = comp, \ff|Q , ff|Q, recievesend, 1
instance = comp, \regist|ff1|Q , regist|ff1|Q, recievesend, 1
instance = comp, \regist|ff2|Q~feeder , regist|ff2|Q~feeder, recievesend, 1
instance = comp, \regist|ff2|Q~DUPLICATE , regist|ff2|Q~DUPLICATE, recievesend, 1
instance = comp, \regist|ff2|Q , regist|ff2|Q, recievesend, 1
instance = comp, \regist|ff3|Q~feeder , regist|ff3|Q~feeder, recievesend, 1
instance = comp, \regist|ff3|Q , regist|ff3|Q, recievesend, 1
instance = comp, \regist|ff3|Q~DUPLICATE , regist|ff3|Q~DUPLICATE, recievesend, 1
instance = comp, \regist|ff4|Q~feeder , regist|ff4|Q~feeder, recievesend, 1
instance = comp, \regist|ff4|Q , regist|ff4|Q, recievesend, 1
instance = comp, \rdy~input , rdy~input, recievesend, 1
instance = comp, \hs|start~feeder , hs|start~feeder, recievesend, 1
instance = comp, \hs|start , hs|start, recievesend, 1
instance = comp, \_~1 , _~1, recievesend, 1
instance = comp, \p|Add1~29 , p|Add1~29, recievesend, 1
instance = comp, \p|LessThan0~0 , p|LessThan0~0, recievesend, 1
instance = comp, \p|counter[0] , p|counter[0], recievesend, 1
instance = comp, \p|Add1~25 , p|Add1~25, recievesend, 1
instance = comp, \p|counter[1] , p|counter[1], recievesend, 1
instance = comp, \p|Add1~21 , p|Add1~21, recievesend, 1
instance = comp, \p|counter[2]~feeder , p|counter[2]~feeder, recievesend, 1
instance = comp, \p|counter[2] , p|counter[2], recievesend, 1
instance = comp, \p|Add1~17 , p|Add1~17, recievesend, 1
instance = comp, \p|counter[3]~feeder , p|counter[3]~feeder, recievesend, 1
instance = comp, \p|counter[3] , p|counter[3], recievesend, 1
instance = comp, \p|Add1~13 , p|Add1~13, recievesend, 1
instance = comp, \p|counter[4] , p|counter[4], recievesend, 1
instance = comp, \p|Add1~9 , p|Add1~9, recievesend, 1
instance = comp, \p|counter[5]~feeder , p|counter[5]~feeder, recievesend, 1
instance = comp, \p|counter[5] , p|counter[5], recievesend, 1
instance = comp, \p|Add1~5 , p|Add1~5, recievesend, 1
instance = comp, \p|counter[6]~feeder , p|counter[6]~feeder, recievesend, 1
instance = comp, \p|counter[6]~DUPLICATE , p|counter[6]~DUPLICATE, recievesend, 1
instance = comp, \p|Add1~1 , p|Add1~1, recievesend, 1
instance = comp, \p|counter[7] , p|counter[7], recievesend, 1
instance = comp, \p|Add0~0 , p|Add0~0, recievesend, 1
instance = comp, \p|counter[6] , p|counter[6], recievesend, 1
instance = comp, \p|LessThan1~1 , p|LessThan1~1, recievesend, 1
instance = comp, \p|LessThan1~0 , p|LessThan1~0, recievesend, 1
instance = comp, \p|Add0~2 , p|Add0~2, recievesend, 1
instance = comp, \p|Add0~1 , p|Add0~1, recievesend, 1
instance = comp, \p|LessThan1~2 , p|LessThan1~2, recievesend, 1
instance = comp, \p|LessThan1~3 , p|LessThan1~3, recievesend, 1
instance = comp, \rst~input , rst~input, recievesend, 1
instance = comp, \dn~input , dn~input, recievesend, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, recievesend, 1
