# //  ModelSim SE-64 6.6d Nov  1 2010 Linux 2.6.35-30-server
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
cd sim
ls
# cascadeLoad
# featureLoad
# imageLoad
# integralLoad
# proc
# resultQueue
# scaleLoad
# scaleParamGeneration
# SQLoad
# system
# top
cd top
# reading modelsim.ini
ls
# compile.do
# modelsim.ini
# power.do
# power.do.bak
# tb1.do
# tb1.do.bak
# tb.do
# tb.do.bak
# tb.sv
# tb.sv.bak
# tcl_stacktrace.txt
# top.vcd
# transcript
# vsim.wlf
# work
do tb.do
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_integralImageCache
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_SQImageCache
# -- Importing package globalDefinitions
# -- Compiling interface intf_SQImageCache_Write
# -- Importing package pkg_SQImageCache
# -- Compiling interface intf_SQImageCache_Read
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_windowCache
# -- Importing package globalDefinitions
# -- Importing package pkg_integralImageCache
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_cascadeCache
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_SQImageCache
# -- Importing package globalDefinitions
# -- Compiling interface intf_SQImageCache_Write
# -- Importing package pkg_SQImageCache
# -- Compiling interface intf_SQImageCache_Read
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_resultQueue
# -- Importing package globalDefinitions
# -- Importing package pkg_integralImageCache
# -- Compiling interface intf_resultQueue_Write
# -- Importing package pkg_resultQueue
# -- Compiling interface intf_resultQueue_Read
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_featureCache
# -- Importing package globalDefinitions
# -- Importing package pkg_windowCache
# -- Importing package pkg_integralImageCache
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_varianceCache
# -- Importing package globalDefinitions
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_integralImageCache
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_winLoader
# -- Importing package globalDefinitions
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_windowCache
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_varLoader
# -- Importing package globalDefinitions
# -- Importing package pkg_integralImageCache
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_resultStore
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_windowAlignment
# -- Importing package globalDefinitions
# -- Importing package pkg_windowCache
# -- Importing package pkg_integralImageCache
# -- Compiling interface intf_windowAlignment
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_masterControler
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_resultStore
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling interface intf_processor_in
# -- Importing package globalDefinitions
# -- Compiling interface intf_processor_out
# -- Importing package pkg_integralImageCache
# -- Compiling interface intf_processor_control
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_featureEvaluator
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_resize
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_scalePixelGeneration
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_sfGeneration
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_imageCache
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_scaleCache
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_integralImageGeneration
# -- Importing package globalDefinitions
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_integralImageGeneration
# -- Importing package globalDefinitions
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package pkg_scaleParamGeneration
# -- Importing package globalDefinitions
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module weightSumMult
# 
# Top level modules:
# 	weightSumMult
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module classifierThresholdMult
# 
# Top level modules:
# 	classifierThresholdMult
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module pixelSQMult
# 
# Top level modules:
# 	pixelSQMult
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module stageCompare
# 
# Top level modules:
# 	stageCompare
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module classifierCompare
# 
# Top level modules:
# 	classifierCompare
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module varianceSqRoot
# 
# Top level modules:
# 	varianceSqRoot
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module scalePixelabcdSMult
# 
# Top level modules:
# 	scalePixelabcdSMult
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module FullDspMult
# 
# Top level modules:
# 	FullDspMult
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module FullDspDiv
# 
# Top level modules:
# 	FullDspDiv
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module dxyscaleMult
# 
# Top level modules:
# 	dxyscaleMult
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module system
# -- Importing package pkg_resultQueue
# -- Importing package globalDefinitions
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_imageCache
# -- Importing package structs
# -- Importing package pkg_scaleCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	system
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module scaleParamGeneration
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_scaleParamGeneration
# 
# Top level modules:
# 	scaleParamGeneration
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module cascadeCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	cascadeCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module cascadeCacheLoader
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	cascadeCacheLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module featureCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	featureCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module featureCacheLoader
# -- Importing package pkg_featureCache
# -- Importing package globalDefinitions
# -- Importing package pkg_windowCache
# -- Importing package pkg_integralImageCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package pkg_scaleCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	featureCacheLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module integralImageCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	integralImageCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module integralImageCacheLoader
# -- Importing package pkg_integralImageCache
# -- Importing package globalDefinitions
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package pkg_scaleCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	integralImageCacheLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module integralImageGeneration
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	integralImageGeneration
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module integralImageCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	integralImageCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module integralImageGeneration
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	integralImageGeneration
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module resize
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_resize
# 
# Top level modules:
# 	resize
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module sfGeneration
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_sfGeneration
# 
# Top level modules:
# 	sfGeneration
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module scalePixelGeneration
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_scalePixelGeneration
# 
# Top level modules:
# 	scalePixelGeneration
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module imageCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	imageCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module scaleCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	scaleCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module imageCacheLoader
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	imageCacheLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module resultQueueUnLoader
# -- Importing package pkg_resultQueue
# -- Importing package globalDefinitions
# -- Importing package pkg_integralImageCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package pkg_scaleCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	resultQueueUnLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module resultQueue
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	resultQueue
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module SQImageCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	SQImageCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module SQImageCacheLoader
# -- Importing package pkg_SQImageCache
# -- Importing package globalDefinitions
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	SQImageCacheLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module winLoader
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_winLoader
# 
# Top level modules:
# 	winLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module varLoader
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_varLoader
# 
# Top level modules:
# 	varLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module computation
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package structs
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	computation
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module masterControler
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package structs
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_masterControler
# 
# Top level modules:
# 	masterControler
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module windowAlignment
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	windowAlignment
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module resultStore
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_resultStore
# 
# Top level modules:
# 	resultStore
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module processor
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	processor
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module featureEvaluator
# -- Importing package pkg_cascadeCache
# -- Importing package globalDefinitions
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# -- Importing package pkg_featureEvaluator
# 
# Top level modules:
# 	featureEvaluator
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module varianceNormCalc
# -- Importing package globalDefinitions
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	varianceNormCalc
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module windowCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	windowCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module varianceCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	varianceCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module simpleArray2DFill
# 
# Top level modules:
# 	simpleArray2DFill
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module simpleArrayFill
# 
# Top level modules:
# 	simpleArrayFill
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module inferedAltSync
# 
# Top level modules:
# 	inferedAltSync
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module simpleDualPortRam
# -- Importing package globalDefinitions
# ** Warning: ../../src/simpleDualPortRam.sv(48): [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../../src/simpleDualPortRam.sv(49): [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../../src/simpleDualPortRam.sv(53): [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../../src/simpleDualPortRam.sv(54): [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../../src/simpleDualPortRam.sv(55): [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../../src/simpleDualPortRam.sv(57): [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ../../src/simpleDualPortRam.sv(58): [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	simpleDualPortRam
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module integralImageGeneration
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	integralImageGeneration
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module integralImageCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	integralImageCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module scaleCache
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	scaleCache
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module scaleCacheLoader
# -- Importing package structs
# -- Importing package pkg_imageCache
# -- Importing package globalDefinitions
# -- Importing package pkg_scaleCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_SQImageCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_varianceCache
# -- Importing package pkg_cascadeCache
# -- Importing package pkg_featureCache
# -- Importing package pkg_resultQueue
# -- Importing package pkg_integralImageGeneration
# -- Importing package pkg_windowAlignment
# 
# Top level modules:
# 	scaleCacheLoader
# Model Technology ModelSim SE-64 vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling module tb
# -- Importing package globalDefinitions
# -- Importing package pkg_featureCache
# -- Importing package pkg_windowCache
# -- Importing package pkg_integralImageCache
# -- Importing package pkg_cascadeCache
# 
# Top level modules:
# 	tb
# vsim -L altera_mf -L lpm -t ps -novopt tb 
# Loading sv_std.std
# Loading work.globalDefinitions
# Loading work.pkg_cascadeCache
# Loading work.pkg_integralImageCache
# Loading work.pkg_windowCache
# Loading work.pkg_featureCache
# Loading work.tb
# Loading work.pkg_windowAlignment
# Loading work.pkg_SQImageCache
# Loading work.pkg_integralImageGeneration
# Loading work.pkg_resultQueue
# Loading work.pkg_varianceCache
# Loading work.pkg_scaleCache
# Loading work.pkg_imageCache
# Loading work.structs
# Loading work.system
# Loading work.featureCacheLoader
# Loading work.simpleArrayFill
# Loading work.featureCache
# Loading altera_mf.altsyncram
# Loading altera_mf.ALTERA_DEVICE_FAMILIES
# Loading altera_mf.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.cascadeCacheLoader
# Loading work.cascadeCache
# Loading work.imageCacheLoader
# Loading work.simpleArray2DFill
# Loading work.imageCache
# Loading work.resultQueueUnLoader
# Loading work.resultQueue
# Loading work.fifo
# Loading altera_mf.scfifo
# Loading work.computation
# Loading work.pkg_masterControler
# Loading work.masterControler
# Loading work.pkg_scaleParamGeneration
# Loading work.scaleParamGeneration
# Loading work.FullDspMult
# Loading lpm.lpm_mult
# Loading lpm.LPM_HINT_EVALUATION
# Loading work.FullDspDiv
# Loading lpm.lpm_divide
# Loading work.pkg_resize
# Loading work.resize
# Loading work.pkg_scalePixelGeneration
# Loading work.scalePixelGeneration
# Loading work.pkg_sfGeneration
# Loading work.sfGeneration
# Loading work.dxyscaleMult
# Loading work.scaleCache
# Loading work.integralImageGeneration
# Loading work.pixelSQMult
# Loading altera_mf.altsquare
# Loading work.integralImageCache
# Loading work.SQImageCache
# Loading work.pkg_winLoader
# Loading work.winLoader
# Loading work.pkg_varLoader
# Loading work.varLoader
# Loading work.pkg_resultStore
# Loading work.resultStore
# Loading work.windowAlignment
# Loading work.processor
# Loading work.windowCache
# Loading work.varianceCache
# Loading work.pkg_featureEvaluator
# Loading work.featureEvaluator
# Loading work.weightSumMult
# Loading work.classifierThresholdMult
# Loading work.classifierCompare
# Loading lpm.lpm_compare
# Loading work.stageCompare
# Loading work.varianceNormCalc
# Loading work.varianceSqRoot
# Loading altera_mf.altsqrt
# ** Warning: (vsim-3015) tb.sv(314): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'command_data'. The port definition is at: ../../src/system.sv(7).
#         Region: /tb/mySystem
# ** Warning: (vsim-3015) ../../src/system.sv(123): [PCDPC] - Port size (15 or 15) does not match connection size (64) for port 'data'. The port definition is at: ../../src/featureCacheLoader.sv(8).
#         Region: /tb/mySystem/myFeatureCacheLoader
# ** Warning: (vsim-3015) ../../src/featureCache.sv(39): [PCDPC] - Port size (10 or 10) does not match connection size (8) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/myFeatureCache/altsyncram_component
# ** Warning: (vsim-3015) ../../src/cascadeCacheLoader.sv(31): [PCDPC] - Port size (36 or 36) does not match connection size (64) for port 'data'. The port definition is at: ../../src/simpleArrayFill.sv(12).
#         Region: /tb/mySystem/myCascadeCacheLoader/cascadeFill
# ** Warning: (vsim-3015) ../../src/cascadeCache.sv(41): [PCDPC] - Port size (36 or 36) does not match connection size (8) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/myCascadeCache/altsyncram_component
# ** Warning: (vsim-3015) ../../src/imageCache.sv(57): [PCDPC] - Port size (8 or 8) does not match connection size (32) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/myimageCache/altsyncram_component
# ** Warning: (vsim-3015) ../../src/scaleParamGeneration.sv(223): [PCDPC] - Port size (72 or 72) does not match connection size (36) for port 'result'. The port definition is at: ../../src/alteraip/FullDspMult.v(42).
#         Region: /tb/mySystem/mainComp/myScaleParamGeneration/m1
# ** Warning: (vsim-3015) ../../src/scalePixelGeneration.sv(168): [PCDPC] - Port size (72 or 72) does not match connection size (36) for port 'result'. The port definition is at: ../../src/alteraip/FullDspMult.v(42).
#         Region: /tb/mySystem/mainComp/myresize/spg_module/m1
# ** Warning: (vsim-3015) ../../src/scalePixelGeneration.sv(169): [PCDPC] - Port size (72 or 72) does not match connection size (36) for port 'result'. The port definition is at: ../../src/alteraip/FullDspMult.v(42).
#         Region: /tb/mySystem/mainComp/myresize/spg_module/m2
# ** Warning: (vsim-3015) ../../src/scalePixelGeneration.sv(170): [PCDPC] - Port size (72 or 72) does not match connection size (36) for port 'result'. The port definition is at: ../../src/alteraip/FullDspMult.v(42).
#         Region: /tb/mySystem/mainComp/myresize/spg_module/m3
# ** Warning: (vsim-3015) ../../src/scalePixelGeneration.sv(171): [PCDPC] - Port size (72 or 72) does not match connection size (36) for port 'result'. The port definition is at: ../../src/alteraip/FullDspMult.v(42).
#         Region: /tb/mySystem/mainComp/myresize/spg_module/m4
# ** Warning: (vsim-3015) ../../src/scalePixelGeneration.sv(173): [PCDPC] - Port size (72 or 72) does not match connection size (36) for port 'result'. The port definition is at: ../../src/alteraip/FullDspMult.v(42).
#         Region: /tb/mySystem/mainComp/myresize/spg_module/m5
# ** Warning: (vsim-3015) ../../src/scalePixelGeneration.sv(174): [PCDPC] - Port size (72 or 72) does not match connection size (36) for port 'result'. The port definition is at: ../../src/alteraip/FullDspMult.v(42).
#         Region: /tb/mySystem/mainComp/myresize/spg_module/m6
# ** Warning: (vsim-3015) ../../src/integralImageCache.sv(68): [PCDPC] - Port size (25 or 25) does not match connection size (1) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/myIntegralImageCache/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/integralImageCache.sv(68): [PCDPC] - Port size (25 or 25) does not match connection size (1) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/myIntegralImageCache/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/integralImageCache.sv(68): [PCDPC] - Port size (25 or 25) does not match connection size (1) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/myIntegralImageCache/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/integralImageCache.sv(68): [PCDPC] - Port size (25 or 25) does not match connection size (1) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/myIntegralImageCache/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/SQImageCache.sv(70): [PCDPC] - Port size (30 or 30) does not match connection size (1) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/mySQImageCache/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/SQImageCache.sv(70): [PCDPC] - Port size (30 or 30) does not match connection size (1) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/mySQImageCache/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/SQImageCache.sv(70): [PCDPC] - Port size (30 or 30) does not match connection size (1) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/mySQImageCache/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/SQImageCache.sv(70): [PCDPC] - Port size (30 or 30) does not match connection size (1) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/mySQImageCache/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[0]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[1]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[2]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[3]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[4]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[5]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[6]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[7]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[8]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[9]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[10]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[11]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[12]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[13]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[14]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[15]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[16]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[17]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[18]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[19]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[20]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[21]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[22]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[23]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[24]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[25]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[26]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[27]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[28]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[29]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[30]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheA/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheA/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheA/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheA/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheB/loop[0]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheB/loop[1]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheB/loop[2]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (100) for port 'data_a'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44230).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# ** Warning: (vsim-3015) ../../src/windowCache.sv(67): [PCDPC] - Port size (25 or 25) does not match connection size (17) for port 'data_b'. The port definition is at: /opt/altera/10.0/quartus/eda/sim_lib/altera_mf.v(44231).
#         Region: /tb/mySystem/mainComp/intfLoop[31]/genblk1/myProc/windowCacheB/loop[3]/altsyncram_component
# Setting up Wave window display ... 
# -logic
# -literal -hex
# Cascade Size =                 11080
# Feature Size =       18520
# Image Width =         320
# Image Height =         209
