// Seed: 2947404212
module module_0 (
    input supply1 id_0,
    input tri id_1
);
  tri id_3;
  assign id_3 = 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output logic id_3,
    output wand id_4,
    input logic id_5,
    output tri0 id_6,
    output tri1 id_7,
    output wand id_8,
    input wire id_9,
    output uwire id_10,
    input uwire id_11,
    input tri0 id_12
);
  always begin : LABEL_0
    id_3 <= id_5;
  end
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
