=====
SETUP
-1.717
12.661
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_data_0_s0
12.661
=====
SETUP
-1.717
12.661
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_data_2_s0
12.661
=====
SETUP
-1.717
12.661
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_data_4_s0
12.661
=====
SETUP
-1.717
12.661
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_data_5_s0
12.661
=====
SETUP
-1.543
12.487
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_data_1_s0
12.487
=====
SETUP
-1.543
12.487
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_data_6_s0
12.487
=====
SETUP
-1.543
12.487
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_data_7_s0
12.487
=====
SETUP
-1.530
12.474
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_data_3_s0
12.474
=====
SETUP
-1.527
12.470
10.944
IORQ_n_ibuf
5.000
7.314
address_io_5_s0
8.913
9.145
io_data_7_s4
9.391
9.908
io_data_7_s3
10.322
10.839
n321_s2
11.542
12.112
tx_send_s0
12.470
=====
SETUP
-1.046
13.818
12.772
MREQ_n_ibuf
5.000
7.314
address_13_s0
10.267
10.499
mem_mem_3_4_s
13.818
=====
SETUP
-0.896
13.668
12.772
MREQ_n_ibuf
5.000
7.314
address_8_s0
10.267
10.499
mem_mem_3_2_s
13.668
=====
SETUP
-0.871
13.643
12.772
MREQ_n_ibuf
5.000
7.314
address_9_s0
10.267
10.499
mem_mem_3_2_s
13.643
=====
SETUP
-0.869
13.641
12.772
MREQ_n_ibuf
5.000
7.314
address_10_s0
10.267
10.499
mem_mem_3_2_s
13.641
=====
SETUP
-0.819
13.591
12.772
MREQ_n_ibuf
5.000
7.314
address_8_s0
10.267
10.499
mem_mem_2_7_s
13.591
=====
SETUP
-0.799
13.571
12.772
MREQ_n_ibuf
5.000
7.314
address_13_s0
10.267
10.499
mem_mem_2_6_s
13.571
=====
SETUP
-0.785
13.558
12.772
MREQ_n_ibuf
5.000
7.314
address_9_s0
10.267
10.499
mem_mem_2_7_s
13.558
=====
SETUP
-0.638
13.410
12.772
MREQ_n_ibuf
5.000
7.314
address_13_s0
10.267
10.499
mem_mem_3_1_s
13.410
=====
SETUP
-0.634
13.406
12.772
MREQ_n_ibuf
5.000
7.314
address_11_s0
10.267
10.499
mem_mem_0_6_s
13.406
=====
SETUP
-0.633
13.405
12.772
MREQ_n_ibuf
5.000
7.314
address_13_s0
10.267
10.499
mem_mem_2_3_s
13.405
=====
SETUP
-0.619
13.391
12.772
MREQ_n_ibuf
5.000
7.314
address_13_s0
10.267
10.499
mem_mem_3_7_s
13.391
=====
SETUP
-0.618
13.390
12.772
MREQ_n_ibuf
5.000
7.314
address_9_s0
10.267
10.499
mem_mem_2_2_s
13.390
=====
SETUP
-0.618
13.390
12.772
MREQ_n_ibuf
5.000
7.314
address_10_s0
10.267
10.499
mem_mem_2_7_s
13.390
=====
SETUP
-0.605
13.378
12.772
MREQ_n_ibuf
5.000
7.314
address_8_s0
10.267
10.499
mem_mem_2_2_s
13.378
=====
SETUP
-0.562
13.334
12.772
MREQ_n_ibuf
5.000
7.314
address_11_s0
10.267
10.499
mem_mem_1_1_s
13.334
=====
SETUP
-0.557
13.329
12.772
MREQ_n_ibuf
5.000
7.314
address_13_s0
10.267
10.499
mem_mem_2_1_s
13.329
=====
HOLD
-2.412
1.217
3.629
CLK_div_s1
1.217
=====
HOLD
-2.340
1.289
3.629
tx_data_5_s0
0.734
0.935
uart_tx_inst/n132_s3
1.057
1.289
uart_tx_inst/send_buf_6_s0
1.289
=====
HOLD
-2.282
1.347
3.629
tx_data_4_s0
0.734
0.935
uart_tx_inst/n133_s3
1.057
1.347
uart_tx_inst/send_buf_5_s0
1.347
=====
HOLD
-2.282
1.347
3.629
tx_data_7_s0
0.734
0.935
uart_tx_inst/n130_s3
1.057
1.347
uart_tx_inst/send_buf_8_s0
1.347
=====
HOLD
-2.228
1.401
3.629
tx_data_2_s0
0.734
0.935
uart_tx_inst/n135_s3
1.057
1.401
uart_tx_inst/send_buf_3_s0
1.401
=====
HOLD
-2.228
1.401
3.629
tx_data_6_s0
0.734
0.935
uart_tx_inst/n131_s3
1.057
1.401
uart_tx_inst/send_buf_7_s0
1.401
=====
HOLD
-2.208
1.421
3.629
tx_data_0_s0
0.734
0.935
uart_tx_inst/n137_s3
1.057
1.421
uart_tx_inst/send_buf_1_s0
1.421
=====
HOLD
-2.143
1.486
3.629
tx_data_1_s0
0.734
0.936
uart_tx_inst/n136_s3
1.196
1.486
uart_tx_inst/send_buf_2_s0
1.486
=====
HOLD
-2.089
1.540
3.629
tx_data_3_s0
0.734
0.936
uart_tx_inst/n134_s3
1.196
1.540
uart_tx_inst/send_buf_4_s0
1.540
=====
HOLD
-2.079
1.550
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/n158_s8
1.186
1.550
uart_tx_inst/cycle_cnt_0_s0
1.550
=====
HOLD
-1.899
1.730
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_10_s0
1.730
=====
HOLD
-1.899
1.730
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_11_s0
1.730
=====
HOLD
-1.899
1.730
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_13_s0
1.730
=====
HOLD
-1.828
1.801
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/n158_s7
1.200
1.544
uart_tx_inst/n148_s5
1.569
1.801
uart_tx_inst/cycle_cnt_10_s0
1.801
=====
HOLD
-1.828
1.801
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/n158_s7
1.200
1.544
uart_tx_inst/n147_s5
1.569
1.801
uart_tx_inst/cycle_cnt_11_s0
1.801
=====
HOLD
-1.828
1.801
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/n158_s7
1.200
1.544
uart_tx_inst/n145_s5
1.569
1.801
uart_tx_inst/cycle_cnt_13_s0
1.801
=====
HOLD
-1.772
1.857
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_12_s0
1.857
=====
HOLD
-1.769
1.860
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_0_s0
1.860
=====
HOLD
-1.769
1.860
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_4_s0
1.860
=====
HOLD
-1.769
1.860
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_6_s0
1.860
=====
HOLD
-1.769
1.860
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_7_s0
1.860
=====
HOLD
-1.769
1.860
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_8_s0
1.860
=====
HOLD
-1.769
1.860
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_14_s0
1.860
=====
HOLD
-1.698
1.931
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/n158_s7
1.200
1.544
uart_tx_inst/n152_s5
1.699
1.931
uart_tx_inst/cycle_cnt_6_s0
1.931
=====
HOLD
-1.647
1.982
3.629
tx_send_s0
0.734
0.936
uart_tx_inst/cycle_cnt_15_s2
1.200
1.591
uart_tx_inst/cycle_cnt_1_s0
1.982
