{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-627,-214",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/resetn_1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port axis_pcie_out -pg 1 -lvl 6 -x 1780 -y 480 -defaultsOSRD
preplace port axis_qsfp_out -pg 1 -lvl 6 -x 1780 -y 500 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_loopback_mode -pg 1 -lvl 6 -x 1780 -y 520 -defaultsOSRD -right
preplace port port-id_overflow_0 -pg 1 -lvl 6 -x 1780 -y 600 -defaultsOSRD
preplace port port-id_overflow_1 -pg 1 -lvl 6 -x 1780 -y 60 -defaultsOSRD
preplace port port-id_bad_packet_strb -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD -left
preplace port port-id_good_packet_strb -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD -left
preplace portBus hwm_0 -pg 1 -lvl 6 -x 1780 -y 620 -defaultsOSRD
preplace portBus hwm_1 -pg 1 -lvl 6 -x 1780 -y 420 -defaultsOSRD
preplace portBus hbm_cattrip -pg 1 -lvl 6 -x 1780 -y 120 -defaultsOSRD
preplace portBus hbm_temp -pg 1 -lvl 6 -x 1780 -y 140 -defaultsOSRD
preplace inst channel_1 -pg 1 -lvl 3 -x 1030 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 44 41 42 43 40 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 88 80 81 87 82 86 85 83 84} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI_WR right -pinY M_AXI_WR 60R -pinDir AXIS_OUT right -pinY AXIS_OUT 100R -pinDir M_AXI_RD right -pinY M_AXI_RD 80R -pinDir clk left -pinY clk 140L -pinDir resetn left -pinY resetn 20L -pinBusDir inflow_q left -pinBusY inflow_q 40L -pinDir has_data left -pinY has_data 120L -pinDir inflow_done left -pinY inflow_done 60L -pinBusDir high_water_mark right -pinBusY high_water_mark 140R -pinDir overflow right -pinY overflow 120R -pinDir ram_reader_idle left -pinY ram_reader_idle 80L -pinDir start_ram_reader left -pinY start_ram_reader 100L
preplace inst channel_0 -pg 1 -lvl 3 -x 1030 -y 310 -swap {0 1 2 3 44 5 6 7 4 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 8 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 84 80 81 86 82 83 85 88 87} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 190R -pinDir M_AXI_WR right -pinY M_AXI_WR 0R -pinDir M_AXI_RD right -pinY M_AXI_RD 20R -pinDir clk left -pinY clk 150L -pinDir resetn left -pinY resetn 20L -pinBusDir inflow_q left -pinBusY inflow_q 40L -pinDir ram_reader_idle left -pinY ram_reader_idle 190L -pinDir start_ram_reader left -pinY start_ram_reader 110L -pinDir has_data left -pinY has_data 130L -pinDir inflow_done left -pinY inflow_done 170L -pinBusDir high_water_mark right -pinBusY high_water_mark 310R -pinDir overflow right -pinY overflow 290R
preplace inst axis_mux -pg 1 -lvl 4 -x 1360 -y 480 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15} -defaultsOSRD -pinDir axis0 left -pinY axis0 20L -pinDir axis1 left -pinY axis1 0L -pinDir axis_out right -pinY axis_out 40R -pinDir clk left -pinY clk 40L
preplace inst input_axis_switch -pg 1 -lvl 2 -x 660 -y 240 -swap {0 1 2 3 4 10 6 7 8 9 5 11 12 13 14 16 15 17} -defaultsOSRD -pinDir axis_in left -pinY axis_in 60L -pinDir axis_out0 right -pinY axis_out0 70R -pinDir axis_out1 right -pinY axis_out1 0R -pinDir clk left -pinY clk 100L -pinDir port_select left -pinY port_select 80L -pinDir packet_strb left -pinY packet_strb 120L
preplace inst output_axis_switch -pg 1 -lvl 5 -x 1620 -y 480 -defaultsOSRD -pinDir axis_in left -pinY axis_in 40L -pinDir axis_out0 right -pinY axis_out0 0R -pinDir axis_out1 right -pinY axis_out1 20R -pinDir clk left -pinY clk 60L -pinDir port_select right -pinY port_select 40R -pinDir packet_strb right -pinY packet_strb 60R
preplace inst bad_packet_filter -pg 1 -lvl 1 -x 190 -y 420 -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir bad_packet_strb left -pinY bad_packet_strb 60L
preplace inst switch_ctrl -pg 1 -lvl 1 -x 190 -y 100 -swap {0 1 2 8 6 9 3 10 4 7 5} -defaultsOSRD -pinDir clk left -pinY clk 140L -pinDir resetn left -pinY resetn 160L -pinDir inflow_q right -pinY inflow_q 0R -pinDir has_data0 right -pinY has_data0 120R -pinDir has_data1 right -pinY has_data1 80R -pinDir inflow_done0 right -pinY inflow_done0 140R -pinDir inflow_done1 right -pinY inflow_done1 20R -pinDir ram_reader_idle0 right -pinY ram_reader_idle0 160R -pinDir ram_reader_idle1 right -pinY ram_reader_idle1 40R -pinDir ram_reader_start0 right -pinY ram_reader_start0 100R -pinDir ram_reader_start1 right -pinY ram_reader_start1 60R
preplace inst ram -pg 1 -lvl 5 -x 1620 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 145 144 146 147} -defaultsOSRD -pinDir AXI_WR1 left -pinY AXI_WR1 0L -pinDir AXI_RD1 left -pinY AXI_RD1 20L -pinDir AXI_WR0 left -pinY AXI_WR0 190L -pinDir AXI_RD0 left -pinY AXI_RD0 210L -pinDir clk left -pinY clk 250L -pinDir resetn left -pinY resetn 230L -pinBusDir hbm_cattrip right -pinBusY hbm_cattrip 0R -pinBusDir hbm_temp right -pinBusY hbm_temp 20R
preplace netloc bad_packet_filter_bad_packet_strb 1 0 1 NJ 480
preplace netloc channel_0_high_water_mark 1 3 3 NJ 620 NJ 620 NJ
preplace netloc channel_0_overflow 1 3 3 NJ 600 NJ 600 NJ
preplace netloc channel_0_ram_reader_idle 1 1 2 340 500 NJ
preplace netloc channel_1_high_water_mark 1 3 3 1220J 420 NJ 420 NJ
preplace netloc channel_1_overflow 1 3 3 NJ 180 1480J 60 NJ
preplace netloc input_axis_switch_packet_strb 1 0 2 NJ 360 NJ
preplace netloc pcie_bridge_axi_aclk 1 0 5 40 340 420 460 860 670 1220 580 1480
preplace netloc port_select_1 1 5 1 NJ 520
preplace netloc resetn_1 1 0 5 20 320 380J 80 840 250 1200J 350 NJ
preplace netloc start_ram_reader_0 1 1 2 460 420 NJ
preplace netloc stream_to_ram_0_done 1 1 2 360 480 NJ
preplace netloc stream_to_ram_0_has_data 1 1 2 400 440 NJ
preplace netloc stream_to_ram_1_done 1 1 2 N 120 NJ
preplace netloc stream_to_ram_1_has_data 1 1 2 N 180 NJ
preplace netloc switch_ctrl_0_inflow_q 1 1 2 480 100 800
preplace netloc channel_1_idle 1 1 2 N 140 NJ
preplace netloc switch_ctrl_ram_reader_start1 1 1 2 N 160 NJ
preplace netloc ram_hbm_cattrip 1 5 1 NJ 120
preplace netloc ram_hbm_temp 1 5 1 N 140
preplace netloc Conn1 1 5 1 NJ 480
preplace netloc axis_in_1 1 0 1 NJ 420
preplace netloc axis_mux_axis_out1 1 4 1 N 520
preplace netloc axis_switch_axis_out0 1 2 1 N 310
preplace netloc axis_switch_axis_out1 1 2 1 820 60n
preplace netloc bad_packet_filter_AXIS_OUT 1 1 1 440 300n
preplace netloc channel_0_AXIS_OUT 1 3 1 N 500
preplace netloc output_axis_switch_axis_out1 1 5 1 NJ 500
preplace netloc WR_AXI_1 1 3 2 N 310 NJ
preplace netloc RD_AXI_1 1 3 2 N 330 NJ
preplace netloc WR_AXI_2 1 3 2 NJ 120 N
preplace netloc channel_1_AXIS_OUT 1 3 1 1240 160n
preplace netloc RD_AXI_2 1 3 2 NJ 140 N
levelinfo -pg 1 0 190 660 1030 1360 1620 1780
pagesize -pg 1 -db -bbox -sgen -180 0 1950 680
",
   "No Loops_ScaleFactor":"0.828235",
   "No Loops_TopLeft":"-176,-186",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace inst axis_switch -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 1 -x 150 -y 210 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 20 70n
preplace netloc data_gen_axis 1 0 1 NJ 50
levelinfo -pg 1 0 150 290
pagesize -pg 1 -db -bbox -sgen -100 0 290 280
"
}
0
