
*** Running vivado
    with args -log CPU.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CPU.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 263.484 ; gain = 92.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/CPU.v:5]
INFO: [Synth 8-638] synthesizing module 'Divider' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Divider.v:3]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Divider.v:3]
INFO: [Synth 8-638] synthesizing module 'Button_Signal' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Button_Signal.v:3]
INFO: [Synth 8-256] done synthesizing module 'Button_Signal' (2#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Button_Signal.v:3]
WARNING: [Synth 8-387] label required on module instance [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/CPU.v:25]
INFO: [Synth 8-638] synthesizing module 'Datapath' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Datapath.v:4]
INFO: [Synth 8-638] synthesizing module 'Mem_Ins' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:3]
	Parameter MEMLEN bound to: 9 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:/benchmark.hex' is read successfully [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:13]
INFO: [Synth 8-256] done synthesizing module 'Mem_Ins' (3#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:3]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Controller.v:4]
INFO: [Synth 8-256] done synthesizing module 'Controller' (4#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Controller.v:4]
INFO: [Synth 8-638] synthesizing module 'Reg_File' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-256] done synthesizing module 'Reg_File' (5#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Reg_File.v:3]
INFO: [Synth 8-638] synthesizing module 'Alu' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:20]
INFO: [Synth 8-256] done synthesizing module 'Alu' (6#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:3]
INFO: [Synth 8-638] synthesizing module 'Mem_Data' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Data.v:10]
	Parameter MEMLEN bound to: 1023 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mem_Data' (7#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Data.v:10]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (8#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Datapath.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'MemShowNum' does not match port width (32) of module 'Datapath' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/CPU.v:25]
WARNING: [Synth 8-3848] Net MemShowNum in module/entity CPU does not have driver. [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/CPU.v:19]
INFO: [Synth 8-256] done synthesizing module 'CPU' (9#1) [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/CPU.v:5]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[31]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[30]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[29]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[28]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[27]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[26]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[25]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[24]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[23]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[22]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[21]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[20]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[19]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[18]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[17]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[16]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[15]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[14]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[13]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[12]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[11]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[10]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[9]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[8]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[7]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[6]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[5]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[4]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[3]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[2]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[1]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 369.984 ; gain = 199.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 369.984 ; gain = 199.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 369.984 ; gain = 199.195
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "Mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:20]
INFO: [Synth 8-5545] ROM "Mem_reg[0]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[1]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[2]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[3]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[4]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[5]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[6]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[7]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[8]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[9]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[10]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[11]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[12]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[13]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[14]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[15]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[16]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[17]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[18]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[19]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[20]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[21]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[22]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[23]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[24]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[25]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[26]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[27]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[28]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[29]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[30]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[31]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[32]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[33]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[34]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[35]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[36]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[37]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[38]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[39]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[40]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[41]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[42]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[43]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[44]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[45]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[46]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[47]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[48]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[49]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[50]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[51]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[52]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[53]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[54]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[55]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[56]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[57]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[58]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[59]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[60]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[61]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[62]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[63]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[64]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[65]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[66]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[67]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[68]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[69]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[70]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[71]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[72]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[73]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[74]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[75]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[76]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[77]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[78]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[79]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[80]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[81]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[82]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[83]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[84]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[85]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[86]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[87]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[88]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[89]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[90]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[91]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[92]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[93]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[94]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[95]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[96]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Mem_reg[97]" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'AluOp_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Controller.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'result1_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'result2_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Alu.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'LedData_reg' [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Datapath.v:155]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 555.676 ; gain = 384.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mem_Data__GB0 |           1|     33408|
|2     |Mem_Data__GB1 |           1|      8352|
|3     |Mem_Data__GB2 |           1|     10432|
|4     |Mem_Data__GB3 |           1|     13043|
|5     |Mem_Data__GB4 |           1|     20576|
|6     |Mem_Data__GB5 |           1|     25773|
|7     |Datapath__GC0 |           1|     14412|
|8     |CPU__GC0      |           1|      1269|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1026  
	                1 Bit    Registers := 6     
+---Muxes : 
	 223 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	  14 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mem_Data 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1024  
Module Mem_Ins 
Detailed RTL Component Info : 
+---Muxes : 
	 223 Input     32 Bit        Muxes := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
Module Alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  14 Input     32 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
Module Datapath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Button_Signal__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Button_Signal 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 555.676 ; gain = 384.887
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design CPU has port MemShow[31] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[30] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[29] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[28] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[27] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[26] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[25] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[24] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[23] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[22] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[21] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[20] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[19] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[18] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[17] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[16] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[15] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[14] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[13] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[12] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[11] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[10] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[9] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[8] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[7] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[6] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[5] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[4] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[3] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[2] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[1] driven by constant 0
WARNING: [Synth 8-3917] design CPU has port MemShow[0] driven by constant 0
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[31]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[30]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[29]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[28]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[27]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[26]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[25]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[24]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[23]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[22]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[21]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[20]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[19]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[18]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[17]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[16]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[15]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[14]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[13]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[12]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[11]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[10]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[9]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[8]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[7]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[6]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[5]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[4]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[3]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[2]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[1]
WARNING: [Synth 8-3331] design CPU has unconnected port memshownum[0]
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP result10, operation Mode is: A*B.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: Generating DSP result10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: Generating DSP result10, operation Mode is: A*B.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: Generating DSP result10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:17 . Memory (MB): peak = 555.676 ; gain = 384.887
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:41 ; elapsed = 00:01:17 . Memory (MB): peak = 555.676 ; gain = 384.887

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mem_Data__GB0 |           1|     33408|
|2     |Mem_Data__GB1 |           1|      8352|
|3     |Mem_Data__GB2 |           1|     10432|
|4     |Mem_Data__GB3 |           1|     13043|
|5     |Mem_Data__GB4 |           1|     20576|
|6     |Mem_Data__GB5 |           1|     25773|
|7     |Datapath__GC0 |           1|     14756|
|8     |CPU__GC0      |           1|      1269|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+--------------+----------------+-----------+----------------------+---------------+-------------------+
|Module Name   | RTL Object     | Inference | Size (Depth x Width) | Primitives    | Hierarchical Name | 
+--------------+----------------+-----------+----------------------+---------------+-------------------+
|Datapath__GC0 | A3/Regfile_reg | Implied   | 32 x 32              | RAM32M x 12   | ram__2            | 
+--------------+----------------+-----------+----------------------+---------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Alu         | A*B            | No           | 18     | 15     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|Alu         | (PCIN>>17)+A*B | No           | 15     | 15     | 30     | 25     | 30     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|Alu         | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|Alu         | (PCIN>>17)+A*B | No           | 18     | 15     | 31     | 25     | 47     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\result2_reg[31] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[30] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[29] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[28] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[27] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[26] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[25] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[24] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[23] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[22] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[21] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[20] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[19] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[18] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[17] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[16] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[15] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[14] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[13] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[12] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[11] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[10] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[9] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[8] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[7] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[6] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[5] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[4] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[3] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[2] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[1] ) is unused and will be removed from module Alu.
WARNING: [Synth 8-3332] Sequential element (\result2_reg[0] ) is unused and will be removed from module Alu.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:36 . Memory (MB): peak = 597.516 ; gain = 426.727
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:01:36 . Memory (MB): peak = 597.516 ; gain = 426.727

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mem_Data__GB0 |           1|     33408|
|2     |Mem_Data__GB1 |           1|      8352|
|3     |Mem_Data__GB2 |           1|     10432|
|4     |Mem_Data__GB3 |           1|     13018|
|5     |Mem_Data__GB4 |           1|       876|
|6     |Mem_Data__GB5 |           1|       717|
|7     |Datapath__GC0 |           1|      5656|
|8     |CPU__GC0      |           1|       115|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:01:36 . Memory (MB): peak = 597.516 ; gain = 426.727
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:36 . Memory (MB): peak = 597.516 ; gain = 426.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Mem_Data__GB0 |           1|     33408|
|2     |Mem_Data__GB1 |           1|      8352|
|3     |Mem_Data__GB2 |           1|     10432|
|4     |Mem_Data__GB3 |           1|     13018|
|5     |Mem_Data__GB4 |           1|       876|
|6     |Mem_Data__GB5 |           1|       717|
|7     |Datapath__GC0 |           1|      5656|
|8     |CPU__GC0      |           1|       115|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:47 . Memory (MB): peak = 660.820 ; gain = 490.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:55 . Memory (MB): peak = 660.820 ; gain = 490.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:55 . Memory (MB): peak = 660.820 ; gain = 490.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:58 . Memory (MB): peak = 660.820 ; gain = 490.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:58 . Memory (MB): peak = 660.820 ; gain = 490.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:02:01 . Memory (MB): peak = 660.820 ; gain = 490.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |   367|
|3     |DSP48E1 |     3|
|4     |LUT1    |   163|
|5     |LUT2    |   461|
|6     |LUT3    |   130|
|7     |LUT4    |   160|
|8     |LUT5    |  1449|
|9     |LUT6    |  9925|
|10    |MUXCY_L |    45|
|11    |MUXF7   |  4397|
|12    |MUXF8   |  2198|
|13    |RAM32M  |    12|
|14    |XORCY   |    48|
|15    |FDRE    | 32886|
|16    |LD      |   180|
|17    |IBUF    |     3|
|18    |OBUF    |   112|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                | 52543|
|2     |  GOBS           |Button_Signal   |     3|
|3     |  RSTBS          |Button_Signal_0 |     3|
|4     |  divider        |Divider         |    84|
|5     |  nolabel_line25 |Datapath        | 52334|
|6     |    A2           |Controller      |   275|
|7     |    A3           |Reg_File        |  2147|
|8     |    A4           |Alu             |  1550|
|9     |    A5           |Mem_Data        | 48033|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:01 . Memory (MB): peak = 660.820 ; gain = 490.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:58 . Memory (MB): peak = 660.820 ; gain = 450.406
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:02:02 . Memory (MB): peak = 660.820 ; gain = 490.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 658 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CPU' is not ideal for floorplanning, since the cellview 'Mem_Data' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 204 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 12 instances
  LD => LDCE: 180 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:02:10 . Memory (MB): peak = 671.598 ; gain = 463.445
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 671.598 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.795 . Memory (MB): peak = 671.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 21 13:31:10 2019...
