;redcode
;assert 1
	SPL 0, 660
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 196
	SUB @127, 196
	MOV -7, <-20
	SUB <1, <-1
	SUB <1, <-1
	SUB -207, <-126
	MOV -7, <-20
	CMP -207, <-120
	SLT 126, 70
	SLT 126, 70
	SUB @127, 106
	SUB #10, 200
	SUB <6, <-1
	SUB <6, <-1
	SUB <6, <-1
	SUB <6, <-1
	SUB @127, 196
	SUB @607, 196
	JMZ 2, #5
	SUB @1, 105
	SUB @1, 105
	MOV -650, @-2
	SUB #207, -20
	MOV -20, @2
	MOV -1, <-20
	SUB @1, 105
	MOV -101, @-20
	MOV -101, @-20
	MOV -101, @-20
	SUB @0, @2
	DAT #210, #60
	MOV -1, <-20
	ADD 270, 60
	SUB #10, 200
	SUB @121, 106
	MOV -1, <-20
	SUB @1, 100
	SPL 0, 660
	SUB 0, -1
	DAT <270, #0
	DJN -1, @-20
	SPL 0, 660
	SPL 0, 660
	SPL 0, 660
	SPL 0, 660
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 196
