/**
 * @file e1000.c
 * @brief Intel E1000 ç½‘å¡é©±åŠ¨å®ç°
 *
 * æ”¯æŒ Intel E1000 ç³»åˆ—ç½‘å¡
 * å¸¸è§äº QEMU è™šæ‹Ÿæœº (82540EM)
 */

#include "net.h"
#include "e1000.h"
#include "../include/printf.h"
#include "../include/string.h"
#include "../include/kmalloc.h"
#include "../include/pci.h"
#include "../include/highmem_mapping.h"
#include "../include/page.h"
#include "../include/io.h"
#include "../include/pci_msi.h"

// ç±»å‹å®šä¹‰
#ifndef size_t
typedef uint32_t size_t;
#endif

extern void vga_setcolor(uint8_t fg, uint8_t bg);
#define SET_COLOR_RED()     vga_setcolor(4, 0)   // çº¢å­—é»‘åº•
#define SET_COLOR_GREEN()     vga_setcolor(2, 0)   // ç»¿å­—é»‘åº•

// E1000 ç½‘ç»œè®¾å¤‡
static net_device_t e1000_dev;
static e1000_priv_t e1000_priv;

// å…¨å±€ MMIO åŸºåœ°å€
volatile uint32_t *e1000_mmio_base = NULL;

// E1000 Interrupt Cause Read bits (å¿…é¡»åœ¨ä½¿ç”¨å‰å®šä¹‰)
// æ³¨æ„ï¼šä¸åŒ E1000 å‹å·ä½å®šä¹‰å¯èƒ½ä¸åŒ
#define E1000_ICR_TXDW     (1 << 0)   // TX Descriptor Written Back
#define E1000_ICR_RXDMT0   (1 << 4)   // RX Descriptor Minimum Threshold
#define E1000_ICR_RXO      (1 << 6)   // RX Overrun
#define E1000_ICR_RXT0     (1 << 7)   // RX Timer Interrupt (æ—§å‹å·)
#define E1000_ICR_LSC      (1 << 5)   // Link Status Change
#define E1000_ICR_RXT0_ALT (1 << 31)  // RX Timer Interrupt (æ–°å‹å·ï¼Œå¦‚ 82540EM)

// IRQ å·
int e1000_irq = 0;

// MMIO è¯»å†™å®
#define e1000_read32(reg) \
    (*(volatile uint32_t *)(e1000_priv.mmio_base_virt + (reg)))
#define e1000_write32(reg, val) \
    (*(volatile uint32_t *)(e1000_priv.mmio_base_virt + (reg)) = (val))

// å…¼å®¹æ—§ä»£ç çš„å®
#define e1000_reg_read32(reg) e1000_read32(reg)
#define e1000_reg_write32(reg, val) e1000_write32(reg, val)

// å…¨å±€å˜é‡ï¼ˆå…¼å®¹æ—§ä»£ç ï¼‰
// ğŸ”¥ æ³¨æ„ï¼šå·²åºŸå¼ƒï¼Œä½¿ç”¨ e1000_priv.rx_buffers ä»£æ›¿
// static uint8_t *e1000_rx_buffers[E1000_NUM_RX_DESC];
static e1000_tx_desc_t *e1000_tx_desc;

// ğŸ”¥ å…¨å±€å˜é‡ç”¨äºloopbackæµ‹è¯•çš„åŒæ­¥
static volatile int loopback_rx_received = 0;
static volatile int loopback_tx_done = 0;

// DMA æ–¹å‘å®šä¹‰ï¼ˆLinux é£æ ¼ï¼‰
#define DMA_TO_DEVICE   0
#define DMA_FROM_DEVICE 1

// ==================== DMA Coherent å†…å­˜ç®¡ç†ï¼ˆä½¿ç”¨ page.c ä¸­çš„å®ç°ï¼‰===================
// DMA å‡½æ•°å£°æ˜ï¼ˆåœ¨ page.c ä¸­å®ç°ï¼‰
extern void dma_map_region(void);
extern void *dma_alloc_coherent(size_t size, uint32_t *dma_handle);
extern void dma_free_coherent(void *cpu_addr, size_t size);


// è¾…åŠ©å‡½æ•°ï¼šæ‰“å° MAC åœ°å€ï¼ˆå¸¦å‰å¯¼é›¶ï¼‰
static void print_mac_addr(const uint8_t *mac) {
    printf("%02x:%02x:%02x:%02x:%02x:%02x",
           mac[0], mac[1], mac[2], mac[3], mac[4], mac[5]);
}

// è¾…åŠ©å‡½æ•°ï¼šæ‰“å° IP åœ°å€
static void print_ip_addr(uint32_t ip) {
    printf("%d.%d.%d.%d",
           (ip >> 24) & 0xFF,
           (ip >> 16) & 0xFF,
           (ip >> 8) & 0xFF,
           ip & 0xFF);
}

/**
 * @brief E1000 å‘é€å‡½æ•°
 */
static int e1000_send(net_device_t *dev, uint8_t *data, uint32_t len) {
    if (!data || len == 0 || len > E1000_TX_BUF_SIZE) {
        printf("[e1000] Invalid send parameters\n");
        return -1;
    }

    // ğŸ”¥ è°ƒè¯•ï¼šæ£€æŸ¥é“¾è·¯çŠ¶æ€
    uint32_t status = e1000_read32(E1000_STATUS);
    if (!(status & E1000_STATUS_LU)) {
        printf("[e1000] WARNING: Link is DOWN! Packet may not be sent.\n");
    }

    // æ£€æŸ¥ TX æè¿°ç¬¦æ˜¯å¦å¯ç”¨
    e1000_tx_desc_t *tx_desc = &e1000_priv.tx_desc[e1000_priv.tx_cur];

    // ğŸ”¥ è°ƒè¯•ï¼šæ‰“å°å‘é€å‰æè¿°ç¬¦çŠ¶æ€
    printf("[e1000] TX desc %d: status=0x%x (before send)\n",
           e1000_priv.tx_cur, tx_desc->status);

    // æ£€æŸ¥æè¿°ç¬¦æ˜¯å¦å·²å®Œæˆ (DD ä½)
    if (!(tx_desc->status & E1000_TXD_STAT_DD)) {
        printf("[e1000] TX descriptor %d busy (DD=0)\n", e1000_priv.tx_cur);
        return -1;
    }

    printf("[e1000] Sending %d bytes (desc %d)\n", len, e1000_priv.tx_cur);

    // ğŸ”¥ æ‰“å°å‰ 16 å­—èŠ‚ï¼ˆä»¥å¤ªç½‘å¤´ï¼‰
    printf("[e1000] TX data: ");
    for (int i = 0; i < 16 && i < len; i++) {
        printf("%02x ", data[i]);
    }
    printf("\n");

    // å¤åˆ¶æ•°æ®åˆ°å‘é€ç¼“å†²åŒº
    memcpy(e1000_priv.tx_buffers[e1000_priv.tx_cur], data, len);

    // ğŸ”¥ è®¾ç½® TX æè¿°ç¬¦ï¼ˆä½¿ç”¨ DMA ç‰©ç†åœ°å€ï¼‰
    tx_desc->buffer_addr = e1000_priv.tx_buffers_dma[e1000_priv.tx_cur];
    tx_desc->length = (uint16_t)len;
    tx_desc->cmd = E1000_TXD_CMD_EOP | E1000_TXD_CMD_IFCS | E1000_TXD_CMD_RS;
    tx_desc->status = 0;  // æ¸…é™¤ DD ä½

    // å†…å­˜å±éšœ
    asm volatile("mfence" ::: "memory");

    // æ›´æ–° TDT (Tail) å¯„å­˜å™¨
    e1000_priv.tx_cur = (e1000_priv.tx_cur + 1) % E1000_NUM_TX_DESC;
    e1000_write32(E1000_TDT, e1000_priv.tx_cur);

    // ğŸ”¥ è°ƒè¯•ï¼šæ‰“å°å‘é€åçš„ TDT/TDH
    uint32_t tdt = e1000_read32(E1000_TDT);
    uint32_t tdh = e1000_read32(E1000_TDH);
    printf("[e1000] After send: TDT=%d, TDH=%d\n", tdt, tdh);

    return len;
}

/**
 * @brief E1000 æ¥æ”¶å‡½æ•°ï¼ˆä¸­æ–­å¤„ç†ç¨‹åºæˆ–è½®è¯¢è°ƒç”¨ï¼‰
 * å¤„ç†æ‰€æœ‰å¯ç”¨çš„æ¥æ”¶åŒ…ï¼ˆIntel æ¨èæ–¹å¼ï¼‰
 *
 * Intel æ‰‹å†Œæ˜ç¡®è¯´æ˜ï¼š
 * - ä¸è¦ç”¨ RDH/RDT åˆ¤æ–­æ˜¯å¦æœ‰åŒ…
 * - åªæ£€æŸ¥æè¿°ç¬¦çš„ DD ä½
 * - ä½¿ç”¨è½¯ä»¶ç»´æŠ¤çš„ rx_cur æŒ‡é’ˆ
 */
static void e1000_recv(net_device_t *dev) {
    uint32_t total_packets = 0;

    // ğŸ”¥ ç»Ÿè®¡ï¼šè®°å½•è°ƒç”¨æ¬¡æ•°
    e1000_priv.recv_call_count++;

    printf("[e1000] recv: rx_cur=%d\n", e1000_priv.rx_cur);

    // ğŸ”¥ Intel æ¨èæ–¹å¼ï¼šä»è½¯ä»¶ rx_cur å¼€å§‹ï¼Œåªæ£€æŸ¥ DD ä½
    while (1) {
        // ğŸ”¥ å†…å­˜å±éšœï¼šç¡®ä¿è¯»å–åˆ°ç¡¬ä»¶æœ€æ–°å†™å…¥çš„æ•°æ®
        asm volatile("mfence" ::: "memory");

        e1000_rx_desc_t *rx_desc = &e1000_priv.rx_desc[e1000_priv.rx_cur];

        // âœ… å”¯ä¸€å¯é çš„åˆ¤æ–­ï¼šDD ä½
        if (!(rx_desc->status & E1000_RXD_STAT_DD)) {
            // æè¿°ç¬¦æœªå°±ç»ªï¼Œæ²¡æœ‰æ›´å¤šåŒ…äº†
            printf("[e1000] RX desc %d not ready (DD=0)\n", e1000_priv.rx_cur);
            break;
        }

        printf("[e1000] RX desc %d: status=0x%x, len=%d\n",
               e1000_priv.rx_cur, rx_desc->status, rx_desc->length);

        // è·å–æœ‰æ•ˆé•¿åº¦
        uint16_t pkt_len = rx_desc->length;
        SET_COLOR_RED();
        // æ‰“å° raw æ•°æ®ï¼ˆä½¿ç”¨ e1000_priv.rx_buffersï¼‰
        for (int i = 0; i < pkt_len; i++) {
            printf("%02x ", e1000_priv.rx_buffers[e1000_priv.rx_cur][i]);
        }
        SET_COLOR_GREEN();
        printf("\n");

        // æ£€æŸ¥é•¿åº¦
        if (rx_desc->length < ETH_HDR_LEN || rx_desc->length > ETH_MAX_FRAME) {
            printf("[e1000] Invalid packet length: %d, dropping\n", rx_desc->length);
            // ğŸ”¥ æ¸…é™¤ DD ä½ï¼Œå½’è¿˜æè¿°ç¬¦ç»™ç¡¬ä»¶
            rx_desc->status = 0;
            e1000_priv.rx_cur = (e1000_priv.rx_cur + 1) % E1000_NUM_RX_DESC;
            total_packets++;
            continue;
        }

        // ğŸ”¥ æ£€æŸ¥ä»¥å¤ªç½‘ç±»å‹ï¼ˆåœ¨é©±åŠ¨å±‚å°±è¿‡æ»¤æ‰æ— æ•ˆåŒ…ï¼‰
        uint8_t *data = e1000_priv.rx_buffers[e1000_priv.rx_cur];

        // ğŸ”¥ å†æ¬¡å†…å­˜å±éšœï¼Œç¡®ä¿è¯»å–æœ€æ–°æ•°æ®
        asm volatile("mfence" ::: "memory");

        uint16_t eth_type = (data[12] << 8) | data[13];

        // æœ‰æ•ˆçš„ä»¥å¤ªç½‘ç±»å‹ï¼šIPv4 (0x0800), ARP (0x0806), IPv6 (0x86DD), VLAN (0x8100)
        if (eth_type != 0x0800 && eth_type != 0x0806 &&
            eth_type != 0x86DD && eth_type != 0x8100) {
            printf("[e1000] DROP: Invalid EtherType 0x%04x (not IPv4/ARP/IPv6/VLAN)\n", eth_type);
            printf("[e1000]   data[12]=0x%02x, data[13]=0x%02x\n", data[12], data[13]);

            // ğŸ”¥ è°ƒè¯•ï¼šæ˜¾ç¤ºå‰ 16 å­—èŠ‚
            printf("[e1000]   Raw data: ");
            for (int i = 0; i < 16 && i < rx_desc->length; i++) {
                printf("%02x ", data[i]);
            }
            printf("\n");

            // ğŸ”¥ æ¸…é™¤ DD ä½ï¼Œå½’è¿˜æè¿°ç¬¦ç»™ç¡¬ä»¶
            rx_desc->status = 0;
            e1000_priv.rx_cur = (e1000_priv.rx_cur + 1) % E1000_NUM_RX_DESC;
            total_packets++;
            continue;
        }

        // ä¼ é€’ç»™ç½‘ç»œæ ˆ
        printf("[e1000] -> Calling net_rx_packet: len=%d, type=0x%04x\n", rx_desc->length, eth_type);
        net_rx_packet(dev, data, rx_desc->length);
        printf("[e1000] net_rx_packet returned\n");

        // ğŸ”¥ å…³é”®ï¼šå¿…é¡»æ¸…é™¤ DD ä½ï¼Œå½’è¿˜æè¿°ç¬¦ç»™ç¡¬ä»¶
        // Intel æ‰‹å†Œï¼šSoftware must clear the DD bit to make the descriptor available again
        rx_desc->status = 0;

        // ç§»åŠ¨åˆ°ä¸‹ä¸€ä¸ªæè¿°ç¬¦
        e1000_priv.rx_cur = (e1000_priv.rx_cur + 1) % E1000_NUM_RX_DESC;
        total_packets++;
    }

    // ğŸ”¥ æ›´æ–° RDT å¯„å­˜å™¨ï¼ˆè®©ç¡¬ä»¶çŸ¥é“æè¿°ç¬¦å¯ç”¨äº†ï¼‰
    if (total_packets > 0) {
        // RDT åº”è¯¥æŒ‡å‘"è½¯ä»¶å·²ç»å¤„ç†å®Œçš„æœ€åä¸€ä¸ªæè¿°ç¬¦"
        // å³ï¼šrx_cur - 1
        uint32_t new_rdt = (e1000_priv.rx_cur == 0)
            ? (E1000_NUM_RX_DESC - 1)
            : (e1000_priv.rx_cur - 1);

        printf("[e1000] Updating RDT to %d (processed %d packets)\n", new_rdt, total_packets);
        e1000_write32(E1000_RDT, new_rdt);

        e1000_priv.packets_processed += total_packets;
        printf("[e1000] Processed %d packets\n", total_packets);
    } else {
        e1000_priv.empty_recv_count++;
    }
}


/**
 * @brief E1000 ä¸­æ–­å¤„ç†
 */
void e1000_isr(void) {
    // ğŸ”¥ ä½¿ç”¨å…¨å±€ dev æŒ‡é’ˆï¼ˆå› ä¸ºä¸­æ–­å¤„ç†ç¨‹åºæ— æ³•ä¼ é€’å‚æ•°ï¼‰
    net_device_t *dev = &e1000_dev;

    // ğŸ”¥ ç»Ÿè®¡ä¸­æ–­æ¬¡æ•°
    e1000_priv.intr_count++;
    printf("[e1000] MSI ISR ENTER <<<\n");
    printf("[e1000] ISR: dev=0x%x, dev->name=%s\n", (uint32_t)dev, dev->name ? dev->name : "NULL");

    // ğŸ”¥ è¯»å–ä¸­æ–­åŸå› å¯„å­˜å™¨ï¼ˆè¯»å–ä¼šè‡ªåŠ¨æ¸…é™¤ï¼‰
    uint32_t icr = e1000_read32(E1000_ICR);

    if (icr == 0) {
        // ä¸æ˜¯æˆ‘ä»¬çš„ä¸­æ–­
        printf("[e1000] ISR: ICR=0 (spurious interrupt)\n");
        return;
    }

    // ğŸ”¥ è°ƒè¯•ï¼šæ‰“å°æ¯æ¬¡ä¸­æ–­
    printf("[e1000] ISR: ICR=0x%08x\n", icr);

    // ğŸ”¥ è¯¦ç»†çš„ä¸­æ–­ä½åˆ†æ
    if (icr & E1000_ICR_TXDW) printf("[e1000]   - TX Descriptor Written Back\n");
    if (icr & E1000_ICR_RXT0) printf("[e1000]   - RX Timer interrupt (bit 7)\n");
    if (icr & E1000_ICR_RXT0_ALT) printf("[e1000]   - RX Timer interrupt (bit 31)\n");
    if (icr & E1000_ICR_RXDMT0) printf("[e1000]   - RX minimum threshold\n");
    if (icr & E1000_ICR_RXO) printf("[e1000]   - RX overrun\n");
    if (icr & E1000_ICR_LSC) printf("[e1000]   - Link status change\n");

    // ğŸ”¥ å¦‚æœ ICR=0ï¼Œè¿™æ˜¯è™šå‡ä¸­æ–­ï¼ˆspurious interruptï¼‰
    if (icr == 0) {
        printf("[e1000] WARNING: Spurious interrupt (ICR=0)\n");
        return;
    }

    // ğŸ”¥ğŸ”¥ Loopback æµ‹è¯•ï¼šæ£€æŸ¥ TX å®Œæˆä¸­æ–­
    if (icr & E1000_ICR_TXDW) {
        // printf("[e1000] ISR: TX done interrupt!\n");
        loopback_tx_done = 1;  // ğŸ”¥ è®¾ç½®æ ‡å¿—
    }

    // å¤„ç†æ¥æ”¶ä¸­æ–­ï¼ˆåˆå¹¶æ‰€æœ‰ RX ä¸­æ–­ç±»å‹ï¼ŒåŒ…æ‹¬ bit 7 å’Œ bit 31ï¼‰
    if (icr & (E1000_ICR_RXT0 | E1000_ICR_RXT0_ALT | E1000_ICR_RXDMT0 | E1000_ICR_RXO)) {
        SET_COLOR_RED();
        printf("[e1000] ISR: RX interrupt detected\n");
        SET_COLOR_GREEN();
    
        // ğŸ”¥ğŸ”¥ Loopback æµ‹è¯•ï¼šæ£€æŸ¥æ˜¯å¦æ˜¯æˆ‘ä»¬çš„æµ‹è¯•åŒ…
        // å…ˆè°ƒç”¨æ¥æ”¶å‡½æ•°ï¼ˆä½¿ç”¨å±€éƒ¨ dev å˜é‡ï¼‰
        e1000_recv(dev);

        // ğŸ”¥ è®¾ç½®æ ‡å¿—ï¼šæ”¶åˆ° RX ä¸­æ–­
        loopback_rx_received = 1;

        // ğŸ”¥ è°ƒè¯•ï¼šæ˜¾ç¤ºæ”¶åˆ°çš„æ•°æ®
        // printf("[e1000] ISR: Loopback RX flag set!\n");
    }

    // é“¾è·¯çŠ¶æ€å˜åŒ–
    if (icr & E1000_ICR_LSC) {
       // printf("[e1000] ISR: Link status change\n");
    }
    printf("[e1000] MSI ISR EXIT >>>\n");
}

/**
 * @brief ä» EEPROM è¯»å– MAC åœ°å€
 */
static void e1000_read_mac_addr(void) {
    // ä» RAL/RAH å¯„å­˜å™¨è¯»å– MAC åœ°å€
    uint32_t ral = e1000_read32(E1000_RAL(0));
    uint32_t rah = e1000_read32(E1000_RAH(0));

    e1000_priv.mac_addr[0] = ral & 0xFF;
    e1000_priv.mac_addr[1] = (ral >> 8) & 0xFF;
    e1000_priv.mac_addr[2] = (ral >> 16) & 0xFF;
    e1000_priv.mac_addr[3] = (ral >> 24) & 0xFF;
    e1000_priv.mac_addr[4] = rah & 0xFF;
    e1000_priv.mac_addr[5] = (rah >> 8) & 0xFF;

    // ğŸ”¥ æ›´æ–°å…¨å±€ local_macï¼ˆç”¨äº net_rx_packet è¿‡æ»¤ï¼‰
    extern uint8_t local_mac[ETH_ALEN];
    memcpy(local_mac, e1000_priv.mac_addr, ETH_ALEN);

    printf("[e1000] MAC: ");
    print_mac_addr(e1000_priv.mac_addr);
    printf("\n");
}

/**
 * @brief ç¦ç”¨ MSIï¼Œå¼ºåˆ¶ä½¿ç”¨ Legacy INTx
 */
static void e1000_disable_msi(pci_dev_t *pci_dev) {
    printf("[e1000] disable MSI ...\n");
    uint8_t cap_ptr = pci_read_config_byte(pci_dev->bus_id,
                                       (pci_dev->dev_id >> 3) & 0x1F,
                                       pci_dev->fn_id, 0x34);

    while (cap_ptr) {
        uint8_t cap_id = pci_read_config_byte(pci_dev->bus_id,
                                              (pci_dev->dev_id >> 3) & 0x1F,
                                              pci_dev->fn_id, cap_ptr);
        if (cap_id == 0x05) {
            uint16_t msi_ctrl = pci_read_config_word(pci_dev->bus_id,
                                                     (pci_dev->dev_id >> 3) & 0x1F,
                                                     pci_dev->fn_id, cap_ptr + 2);
            msi_ctrl &= ~(1 << 0); // clear MSI Enable
            pci_write_config_word(pci_dev->bus_id,
                                  (pci_dev->dev_id >> 3) & 0x1F,
                                  pci_dev->fn_id, cap_ptr + 2, msi_ctrl);
            printf("[e1000] MSI disabled for %02x:%02x.%x\n",
                   pci_dev->bus_id, pci_dev->dev_id >> 3, pci_dev->fn_id);
            return;
        }

        // è¯»å– next capability pointer
        cap_ptr = pci_read_config_byte(pci_dev->bus_id,
                                       (pci_dev->dev_id >> 3) & 0x1F,
                                       pci_dev->fn_id, cap_ptr + 1);
    }
    printf("[e1000] No MSI capability found, using Legacy INTx\n");
    return;
}

/**
 * @brief åˆå§‹åŒ– E1000 ç½‘å¡
 */
int e1000_init_dev(pci_dev_t *pci_dev, const char *dev_name)
{
    uint32_t bar0;
    uint32_t mac_low, mac_high;
    uint8_t mac[6];

    printf("[e1000] Initializing device %s\n", dev_name);

    /* 1. å– BAR0 (MMIO) */
    bar0 = pci_read_config_dword(pci_dev->bus_id, pci_dev->dev_id, pci_dev->fn_id, PCI_BAR0);
    bar0 &= ~0xF;  // mask flags

    printf("[e1000] MMIO phys base = 0x%x\n", bar0);

    // æ˜ å°„ç‰©ç†åœ°å€åˆ°è™šæ‹Ÿåœ°å€
    uint32_t mmio_size = 0x20000;  // 128KB should be enough for E1000
    void *mmio_virt = map_highmem_physical(bar0, mmio_size, 0);

    if (mmio_virt == NULL) {
        printf("[e1000] ERROR: Failed to map MMIO region!\n");
        return -1;
    }

    e1000_mmio_base = (volatile uint32_t *)mmio_virt;
    e1000_priv.mmio_base = bar0;
    e1000_priv.mmio_base_virt = (uint32_t)mmio_virt;

    printf("[e1000] MMIO virt base = 0x%x\n", (uint32_t)mmio_virt);

    /* 2. æ‰“å¼€ PCI bus mastering */
    uint16_t cmd = pci_read_config_word(pci_dev->bus_id, pci_dev->dev_id, pci_dev->fn_id, PCI_COMMAND);
    cmd |= (1 << 2); // Bus Master Enable
    pci_write_config_word(pci_dev->bus_id, pci_dev->dev_id, pci_dev->fn_id, PCI_COMMAND, cmd);

    /* 2.5 è¯»å–å¹¶é…ç½®ä¸­æ–­ */
    printf("[e1000] E1000 82579LM detected!\n");

    //e1000_disable_msi(pci_dev);

    // ğŸ”¥ ä» PCI é…ç½®ç©ºé—´è¯»å– Interrupt Pinï¼ˆoffset 0x3Cï¼‰
    uint32_t irq_info = pci_read_config_dword(pci_dev->bus_id, pci_dev->dev_id, pci_dev->fn_id, 0x3C);
    uint8_t interrupt_pin = (irq_info >> 8) & 0xFF;  // Interrupt Pin (1=INTA, 2=INTB, etc)
    uint8_t interrupt_line = irq_info & 0xFF;        // Interrupt Line (IRQï¼Œç”± BIOS å¡«å†™)

    printf("[e1000] Interrupt Pin: %d (1=INTA, 2=INTB, 3=INTC, 4=INTD)\n", interrupt_pin);
    printf("[e1000] Interrupt Line (from BIOS): %d\n", interrupt_line);

    e1000_priv.irq = interrupt_line;
    if (interrupt_line != 0 && interrupt_line != 0xFF) {
        printf("[e1000] Using IRQ from BIOS: %d\n", e1000_priv.irq);
    } else {
        e1000_priv.irq = 11;  // é»˜è®¤å€¼
        printf("[e1000] BIOS didn't configure IRQ, using default: %d\n", e1000_priv.irq);
    }

    /* 3. Reset ç½‘å¡ */
    e1000_reg_write32(E1000_CTRL, E1000_CTRL_RST);
    for (volatile int i = 0; i < 1000000; i++);

    printf("[e1000] Reset done\n");

    /* 4. ç­‰å¾… EEPROM / NVM auto-load */
    uint32_t status;
    int timeout = 10000;
    int nvm_done = 0;

    // æ£€æŸ¥è®¾å¤‡ç±»å‹ï¼Œä½¿ç”¨ä¸åŒçš„ç­‰å¾…ç­–ç•¥
    uint16_t device_id = pci_dev->header.device_id;

    printf("[e1000] Device ID: 0x%x\n", device_id);

    do {
        status = e1000_reg_read32(E1000_STATUS);

        // å¯¹äºæ—§æ¬¾ E1000 (82540EM, 82545EM, 82546EB)ï¼Œæ£€æŸ¥ bit 5
        if (device_id == 0x100E || device_id == 0x1004 || device_id == 0x1010) {
            if (status & (1 << 5)) {  // EEPROM_DONE
                nvm_done = 1;
                printf("[e1000] EEPROM auto-load done (bit 5)\n");
                break;
            }
        }
        // å¯¹äº Intel 82579LMï¼Œæ£€æŸ¥ bit 19 (NVM_DONE)
        else if (device_id == 0x1502) {
            if (status & E1000_STATUS_NVM_DONE) {  // 0x00080000
                nvm_done = 1;
                printf("[e1000] NVM auto-load done (bit 19)\n");
                break;
            }
        }
        // é€šç”¨æ–¹æ³•ï¼šå°è¯•ä¸¤ç§æ ‡å¿—
        else {
            if (status & (1 << 5)) {
                nvm_done = 1;
                printf("[e1000] EEPROM auto-load done (bit 5)\n");
                break;
            }
            if (status & E1000_STATUS_NVM_DONE) {
                nvm_done = 1;
                printf("[e1000] NVM auto-load done (bit 19)\n");
                break;
            }
        }
    } while (--timeout);

    if (!timeout && !nvm_done) {
        printf("[e1000] WARNING: NVM/EEPROM auto-load timeout (status=0x%x)\n", status);
        printf("[e1000] Continuing anyway...\n");
        // ä¸è¿”å›é”™è¯¯ï¼Œç»§ç»­å°è¯•åˆå§‹åŒ–
    }

    /* 5. è¯»å– MAC åœ°å€ (RAR0) */
    mac_low  = e1000_reg_read32(E1000_RAL(0));
    mac_high = e1000_reg_read32(E1000_RAH(0));

    mac[0] = mac_low & 0xFF;
    mac[1] = (mac_low >> 8) & 0xFF;
    mac[2] = (mac_low >> 16) & 0xFF;
    mac[3] = (mac_low >> 24) & 0xFF;
    mac[4] = mac_high & 0xFF;
    mac[5] = (mac_high >> 8) & 0xFF;

    // æ£€æŸ¥ MAC åœ°å€æ˜¯å¦æœ‰æ•ˆï¼ˆä¸å…¨ä¸º0æˆ–å…¨ä¸ºFï¼‰
    int mac_valid = 1;
    if ((mac_low == 0 || mac_low == 0xFFFFFFFF) &&
        (mac_high == 0 || (mac_high & 0xFFFF) == 0xFFFF)) {
        mac_valid = 0;
    }

    if (!mac_valid) {
        printf("[e1000] WARNING: Invalid MAC address from RAR0\n");
        printf("[e1000] RAL=0x%x, RAH=0x%x\n", mac_low, mac_high);

        // ä½¿ç”¨ä¸´æ—¶ MAC åœ°å€ (Intel OUI: 00:15:17:xx:xx:xx)
        mac[0] = 0x00;
        mac[1] = 0x15;
        mac[2] = 0x17;
        mac[3] = 0x00;
        mac[4] = 0x00;
        mac[5] = 0x01;

        printf("[e1000] Using temporary MAC: ");
        print_mac_addr(mac);
        printf("\n");

        // å°†ä¸´æ—¶ MAC åœ°å€å†™å› RAR0
        e1000_reg_write32(E1000_RAL(0),
            mac[0] | (mac[1] << 8) | (mac[2] << 16) | (mac[3] << 24));
        e1000_reg_write32(E1000_RAH(0),
            mac[4] | (mac[5] << 8) | 0x8000);  // Bit 15 = Address Valid
    } else {
        printf("[e1000] MAC = ");
        print_mac_addr(mac);
        printf("\n");
    }

    // ğŸ”¥ å¤åˆ¶ MAC åœ°å€åˆ° e1000_priv
    memcpy(e1000_priv.mac_addr, mac, ETH_ALEN);

    // ğŸ”¥ å¤åˆ¶ MAC åœ°å€åˆ° e1000_dev
    memcpy(e1000_dev.mac_addr, mac, ETH_ALEN);

    // ğŸ”¥ å¤åˆ¶ MAC åœ°å€åˆ°å…¨å±€ local_macï¼ˆç”¨äº net_rx_packet è¿‡æ»¤ï¼‰
    extern uint8_t local_mac[ETH_ALEN];
    memcpy(local_mac, mac, ETH_ALEN);

    // ğŸ”¥ éªŒè¯ï¼šæ‰“å°å¤åˆ¶åçš„ MAC
    printf("[e1000] MAC copied to e1000_priv.mac_addr: ");
    print_mac_addr(e1000_priv.mac_addr);
    printf("\n");
    printf("[e1000] MAC copied to e1000_dev.mac_addr:   ");
    print_mac_addr(e1000_dev.mac_addr);
    printf("\n");
    printf("[e1000] MAC copied to local_mac:             ");
    print_mac_addr(local_mac);
    printf("\n");
    printf("[e1000] MAC configuration verified\n");

    /* 6. åˆå§‹åŒ– RX ringï¼ˆä½¿ç”¨ Linux é£æ ¼ DMA APIï¼‰*/
    printf("[e1000] Initializing RX ring with dma_alloc_coherent\n");

    // åˆ†é… RX æè¿°ç¬¦æ•°ç»„
    uint32_t rx_desc_dma;
    e1000_priv.rx_desc = dma_alloc_coherent(
        sizeof(e1000_rx_desc_t) * E1000_NUM_RX_DESC,
        &rx_desc_dma
    );

    if (!e1000_priv.rx_desc) {
        printf("[e1000] ERROR: Failed to allocate RX descriptors\n");
        return -1;
    }

    // æ¸…ç©ºæè¿°ç¬¦å¹¶è®¾ç½®ç¼“å†²åŒº
    for (int i = 0; i < E1000_NUM_RX_DESC; i++) {
        memset(&e1000_priv.rx_desc[i], 0, sizeof(e1000_rx_desc_t));

        // åˆ†é… RX ç¼“å†²åŒº
        uint32_t buf_dma;
        e1000_priv.rx_buffers[i] = dma_alloc_coherent(E1000_RX_BUF_SIZE, &buf_dma);

        if (!e1000_priv.rx_buffers[i]) {
            printf("[e1000] ERROR: Failed to allocate RX buffer %d\n", i);
            return -1;
        }

        // ğŸ”¹ æ¸…ç©º RX bufferï¼Œé¿å…æ®‹ç•™åƒåœ¾
        memset(e1000_priv.rx_buffers[i], 0, E1000_RX_BUF_SIZE);

        // è®¾ç½®ç¼“å†²åŒºç‰©ç†åœ°å€
        e1000_priv.rx_desc[i].buffer_addr = buf_dma;

        // è°ƒè¯•ï¼šæ‰“å°å‰å‡ ä¸ªæè¿°ç¬¦çš„ä¿¡æ¯
        if (i < 3) {
            printf("[e1000] RX desc %d: buf_virt=0x%x, buf_dma=0x%x\n",
                   i, (uint32_t)e1000_priv.rx_buffers[i], buf_dma);
        }
        // ğŸ”¹ ç¡®ä¿æè¿°ç¬¦çŠ¶æ€ä½åˆå§‹åŒ–ä¸º 0 (DD=0)
        e1000_priv.rx_desc[i].status = 0;
    }

    printf("[e1000] RX desc array: virt=0x%x, dma=0x%x\n",
           (uint32_t)e1000_priv.rx_desc, rx_desc_dma);

    // è®¾ç½® RX æè¿°ç¬¦å¯„å­˜å™¨
    e1000_reg_write32(E1000_RDBAL, rx_desc_dma & 0xFFFFFFFF);
    e1000_reg_write32(E1000_RDBAH, 0);
    e1000_reg_write32(E1000_RDLEN, E1000_NUM_RX_DESC * sizeof(e1000_rx_desc_t));
    e1000_reg_write32(E1000_RDH, 0);
    e1000_reg_write32(E1000_RDT, E1000_NUM_RX_DESC - 1);

    /* 7. åˆå§‹åŒ– TX ringï¼ˆä½¿ç”¨ Linux é£æ ¼ DMA APIï¼‰*/
    printf("[e1000] Initializing TX ring with dma_alloc_coherent\n");

    // åˆ†é… TX æè¿°ç¬¦æ•°ç»„
    uint32_t tx_desc_dma;
    e1000_priv.tx_desc = dma_alloc_coherent(
        sizeof(e1000_tx_desc_t) * E1000_NUM_TX_DESC,
        &tx_desc_dma
    );

    if (!e1000_priv.tx_desc) {
        printf("[e1000] ERROR: Failed to allocate TX descriptors\n");
        return -1;
    }

    // åˆå§‹åŒ– TX æè¿°ç¬¦
    for (int i = 0; i < E1000_NUM_TX_DESC; i++) {
        memset(&e1000_priv.tx_desc[i], 0, sizeof(e1000_tx_desc_t));
        e1000_priv.tx_desc[i].status = (1 << 0); // DD
    }

    printf("[e1000] TX desc array: virt=0x%x, dma=0x%x\n",
           (uint32_t)e1000_priv.tx_desc, tx_desc_dma);

    // ğŸ”¥ åˆ†é… TX ç¼“å†²åŒºï¼ˆä½¿ç”¨ DMA coherent memoryï¼‰
    for (int i = 0; i < E1000_NUM_TX_DESC; i++) {
        e1000_priv.tx_buffers[i] = dma_alloc_coherent(E1000_TX_BUF_SIZE, &e1000_priv.tx_buffers_dma[i]);

        if (!e1000_priv.tx_buffers[i]) {
            printf("[e1000] ERROR: Failed to allocate TX buffer %d\n", i);
            return -1;
        }

        // æ¸…ç©º TX buffer
        memset(e1000_priv.tx_buffers[i], 0, E1000_TX_BUF_SIZE);

        // è°ƒè¯•ï¼šæ‰“å°å‰å‡ ä¸ªæè¿°ç¬¦çš„ä¿¡æ¯
        if (i < 3) {
            printf("[e1000] TX buffer %d: virt=0x%x, dma=0x%x\n",
                   i, (uint32_t)e1000_priv.tx_buffers[i], e1000_priv.tx_buffers_dma[i]);
        }
    }

    // è®¾ç½® TX æè¿°ç¬¦å¯„å­˜å™¨
    e1000_reg_write32(E1000_TDBAL, tx_desc_dma & 0xFFFFFFFF);
    e1000_reg_write32(E1000_TDBAH, 0);
    e1000_reg_write32(E1000_TDLEN, E1000_NUM_TX_DESC * sizeof(e1000_tx_desc_t));
    e1000_reg_write32(E1000_TDH, 0);
    e1000_reg_write32(E1000_TDT, 0);

    /* 8. è®¾ç½® RCTL */
    /* ğŸ”¥ 82579LM å¿…é¡»ç¡®ä¿ä½¿ç”¨ Legacy RX Descriptor æ ¼å¼ (DTYP=0) */
    /* ğŸ”¥ å…³é—­æ··æ‚æ¨¡å¼ï¼šç§»é™¤ UPE å’Œ MPE æ ‡å¿— */
    e1000_reg_write32(E1000_RCTL,
        E1000_RCTL_EN  |      // Enable RX
        E1000_RCTL_SBP |      // Save Bad Packets
        // E1000_RCTL_UPE |  // âŒ Unicast Promiscuous (æ··æ‚æ¨¡å¼) - å·²ç§»é™¤
        // E1000_RCTL_MPE |  // âŒ Multicast Promiscuous - å·²ç§»é™¤
        E1000_RCTL_BAM |      // Broadcast Accept Mode
        E1000_RCTL_SECRC |    // Strip CRC
        E1000_RCTL_BSIZE_2048  // Buffer size 2048
        /* DTYP bits [11:10] = 00 (Legacy descriptor, é»˜è®¤) */
    );

    /* 9. è®¾ç½® TCTL */
    e1000_reg_write32(E1000_TCTL,
        E1000_TCTL_EN |
        E1000_TCTL_PSP |
        (0x10 << E1000_TCTL_CT_SHIFT) |
        (0x40 << E1000_TCTL_COLD_SHIFT)
    );

    /* 10. å¯ç”¨ä¸­æ–­ */
    printf("[e1000] Enabling interrupts\n");

    // æ¸…é™¤æ‰€æœ‰æŒ‚èµ·çš„ä¸­æ–­
    e1000_reg_write32(E1000_ICR, 0xFFFFFFFF);

    // ğŸ”¥ å¯ç”¨æˆ‘ä»¬éœ€è¦çš„ä¸­æ–­ï¼š
    // - TXDW: å‘é€å®Œæˆ
    // - RXDMT0: RX æè¿°ç¬¦é˜ˆå€¼ï¼ˆé˜Ÿåˆ—å¿«æ»¡äº†ï¼‰
    // - RXT0: RX å®šæ—¶å™¨ä¸­æ–­
    // ä¸­æ–­ä½¿èƒ½
    #define IMS_RXT0 0x00000040  // RX Timer
    #define IMS_RXDMT0 0x00000020 // RX Descriptor Minimum Threshold
    #define IMS_TXDW 0x00000001   // TX Descriptor Written Back
    #define IMS_LSC 0x00000010    // Link Status Change

    e1000_reg_write32(E1000_IMS, IMS_RXT0 | IMS_RXDMT0 | IMS_TXDW | IMS_LSC);

    e1000_reg_write32(E1000_IMS,
        E1000_ICR_TXDW |      // TX Descriptor Written Back
        E1000_ICR_RXDMT0 |    // RX Descriptor Minimum Threshold
        E1000_ICR_RXT0  |      // RX Timer Interrupt
        E1000_ICR_LSC    // link
    );

    printf("[e1000] Interrupts enabled (TXDW, RXDMT0, RXT0)\n");
    printf("[e1000] IMS = 0x%08x\n", e1000_read32(E1000_IMS));

    /* å¯ç”¨ MSI ä¸­æ–­ */
    #define E1000_MSI_VECTOR 0x24  // MSI ä¸­æ–­å‘é‡

    printf("[e1000] ===== Enabling MSI (Message Signaled Interrupt) =====\n");

    // ğŸ”¥ å…³é”®è¯Šæ–­ï¼šæ‰“å° APIC BASE MSR
    uint32_t eax, edx;
    __asm__ volatile ("rdmsr" : "=a"(eax), "=d"(edx) : "c"(0x1B));
    uint64_t apic_base = ((uint64_t)edx << 32) | eax;
    
    printf("[e1000] APIC BASE MSR = 0x%x\n", (unsigned long long)apic_base);
    printf("[e1000]   Bit 11 (Enable) = %d %s\n",
       (int)((apic_base >> 11) & 1),
       ((apic_base >> 11) & 1) ? " LAPIC Enabled" : " LAPIC Disabled");

    // uint64_t apic_base;
    // __asm__ volatile ("rdmsr" : "=a"(apic_base) : "c"(0x1B));
    // printf("[e1000] APIC BASE MSR = 0x%llx\n", apic_base);
    // printf("[e1000]   Bit 11 (Enable) = %d %s\n",
    //        (int)((apic_base >> 11) & 1),
    //        ((apic_base >> 11) & 1) ? "âœ“ LAPIC Enabled" : "âœ— LAPIC Disabled");

    int msi_ret = pci_enable_msi(pci_dev->bus_id, pci_dev->dev_id,
                                  pci_dev->fn_id, E1000_MSI_VECTOR);
    //extern void pci_print_command(unsigned bus, unsigned dev, unsigned fn) ;
    //pci_print_command(pci_dev->bus_id, pci_dev->dev_id,pci_dev->fn_id);
    
    if (msi_ret == 0) {
        printf("[e1000]  MSI enabled successfully!\n");
        printf("[e1000] Using MSI vector 0x%02x instead of legacy IRQ %d\n",
               E1000_MSI_VECTOR, e1000_priv.irq);

        // ğŸ”¥ å…³é”®è¯Šæ–­ï¼šæ‰“å° MSI é…ç½®
        printf("[e1000] ===== MSI Configuration Summary =====\n");
        printf("[e1000] MSI addr = 0xFEE00000 (LAPIC base)\n");
        printf("[e1000] MSI data = 0x%04x (vector = 0x%02x)\n",
               E1000_MSI_VECTOR, E1000_MSI_VECTOR);
        printf("[e1000] Path: E1000 -> Write(0xFEE00000, 0x%04x) ->  LAPIC -> CPU\n",
               E1000_MSI_VECTOR);
        // extern void ioapicenable(int irq, int cpu);
        // printf("[e1000] Enabling IRQ %d in IOAPIC (routing to CPU 0)...\n", 64);
        // ioapicenable(64, 0);
        // printf("[e1000] E1000_MSI_VECTOR %d enabled in IOAPIC\n", 64);
        printf("[e1000] ========================================\n");
    } else {
        printf("[e1000] âœ— MSI failed, falling back to IOAPIC IRQ %d\n", e1000_priv.irq);

        /* æ³¨å†Œä¸­æ–­å¤„ç†å‡½æ•°åˆ° IOAPIC */
        extern void ioapicenable(int irq, int cpu);
        printf("[e1000] Enabling IRQ %d in IOAPIC (routing to CPU 0)...\n", e1000_priv.irq);
        ioapicenable(e1000_priv.irq, 0);
        printf("[e1000] IRQ %d enabled in IOAPIC\n", e1000_priv.irq);
    }
    printf("[e1000] =======================================================\n");
    // æ³¨æ„: mmio_base å’Œ mmio_base_virt å·²ç»åœ¨å‰é¢åˆå§‹åŒ–äº†
    e1000_priv.tx_cur = 0;
    e1000_priv.rx_cur = 0;

    // åˆå§‹åŒ–ç§æœ‰æ•°æ®ï¼ˆå·²ç»åœ¨ DMA åˆ†é…æ—¶è®¾ç½®å¥½äº†ï¼‰

    // åˆå§‹åŒ–ç½‘ç»œè®¾å¤‡ç»“æ„
    memset(&e1000_dev, 0, sizeof(e1000_dev));
    strcpy(e1000_dev.name, dev_name);
    memcpy(e1000_dev.mac_addr, mac, 6);
    e1000_dev.mtu = ETH_MTU;
    e1000_dev.send = e1000_send;
    e1000_dev.recv = NULL;
    e1000_dev.ioctl = NULL;
    e1000_dev.priv = &e1000_priv;
    e1000_dev.pci_dev = pci_dev;

    // æ³¨å†Œåˆ°ç½‘ç»œæ ¸å¿ƒ
    if (net_device_register(&e1000_dev) < 0) {
        printf("[e1000] Failed to register device\n");
        return -1;
    }

    printf("[e1000] Device registered as %s\n", dev_name);

    //msi_debug_flow(pci_dev->bus_id, pci_dev->dev_id, pci_dev->fn_id, E1000_MSI_VECTOR, 0);

    // ğŸ”¥ğŸ”¥ æœ€ç»ˆéªŒè¯ï¼šåœ¨åˆå§‹åŒ–å®Œæˆæ—¶æ‰“å°æ‰€æœ‰ MAC é…ç½®
    printf("\n[e1000] ========== FINAL MAC VERIFICATION ==========\n");
    printf("[e1000] HW RAL(0):         0x%08x\n", e1000_read32(E1000_RAL(0)));
    printf("[e1000] HW RAH(0):         0x%08x\n", e1000_read32(E1000_RAH(0)));
    printf("[e1000] e1000_priv.mac:    ");
    print_mac_addr(e1000_priv.mac_addr);
    printf("\n[e1000] e1000_dev.mac:     ");
    print_mac_addr(e1000_dev.mac_addr);
    printf("\n[e1000] global local_mac:  ");
    extern uint8_t local_mac[ETH_ALEN];
    print_mac_addr(local_mac);
    printf("\n[e1000] ==============================================\n\n");

    // ğŸ”¥ æœ€ç»ˆ RX çŠ¶æ€æ£€æŸ¥
    printf("[e1000] ========== FINAL RX STATUS ==========\n");
    printf("[e1000] RCTL   = 0x%08x (EN=%d)\n", e1000_read32(E1000_RCTL),
           (e1000_read32(E1000_RCTL) & E1000_RCTL_EN) ? 1 : 0);
    printf("[e1000] RDH    = %d\n", e1000_read32(E1000_RDH));
    printf("[e1000] RDT    = %d\n", e1000_read32(E1000_RDT));
    printf("[e1000] RX desc 0 status = 0x%04x\n", e1000_priv.rx_desc[0].status);
    printf("[e1000] ===========================================\n\n");

    return 0;
}

/**
 * @brief E1000 æ¢æµ‹å‡½æ•°
 */
int e1000_probe(pci_dev_t **devices, unsigned num_devices, const char *dev_name) {
    printf("[e1000] Probing for E1000...\n");

    for (unsigned i = 0; i < num_devices; i++) {
        pci_dev_t *dev = devices[i];

        if (dev->header.vendor_id == E1000_VENDOR_ID &&
            (dev->header.device_id == E1000_DEVICE_ID ||
             dev->header.device_id == E1000_DEVICE_ID_I82545 ||
             dev->header.device_id == E1000_DEVICE_ID_I82546 ||
             dev->header.device_id == E1000_DEVICE_ID_I82579LM)) {  // ğŸ”¥ æ”¯æŒ 82579LM

            printf("[e1000] Found E1000 device!\n");
            printf("[e1000]   Bus: %d, Device: %d, Function: %d\n",
                   dev->bus_id, dev->dev_id, dev->fn_id);
            printf("[e1000]   Vendor: 0x%x, Device: 0x%x\n",
                   dev->header.vendor_id, dev->header.device_id);

            // åˆå§‹åŒ–è®¾å¤‡
            if (e1000_init_dev(dev, dev_name) < 0) {
                printf("[e1000] Failed to initialize device\n");
                continue;
            }

            printf("[e1000] Device initialized successfully\n");
            return 0;
        }
    }

    printf("[e1000] No E1000 device found\n");
    return -1;
}

/**
 * @brief E1000 åˆå§‹åŒ–ï¼ˆä» PCI è®¾å¤‡åˆ—è¡¨æ¢æµ‹ï¼‰
 */
int e1000_init(const char *dev_name) {
    printf("[e1000] E1000 driver init\n");

    // è·å– PCI è®¾å¤‡åˆ—è¡¨
    pci_dev_t **devices = pci_get_devices();

    // ç»Ÿè®¡è®¾å¤‡æ•°é‡
    unsigned num_devices = 0;
    while (devices[num_devices] != NULL) {
        num_devices++;
    }

    printf("[e1000] Found %d PCI devices\n", num_devices);

    return e1000_probe(devices, num_devices, dev_name);
}

/**
 * @brief E1000 è½®è¯¢æ¥æ”¶å‡½æ•°
 */
void e1000_poll_rx(net_device_t *dev) {
    e1000_recv(dev);
}

/**
 * @brief E1000 å‘é€åŒ…å‡½æ•° (å…¼å®¹æ—§ä»£ç )
 */
static int e1000_send_packet(net_device_t *dev, uint8_t *data, uint32_t len) {
    return e1000_send(dev, data, len);
}

/**
 * @brief E1000 å®Œæ•´å¯„å­˜å™¨è½¬å‚¨
 */
void e1000_dump_regs(void) {

    // printf("sending IPI...\n");
    // extern uint8_t lapicid2(void);
    // extern void lapic_send_ipi_(uint8_t apicid, uint8_t vector);
    // lapic_send_ipi_(lapicid2(), 36);
    
    printf("[e1000] === Register Dump ===\n");
    printf("[e1000] CTRL   = 0x%08x\n", e1000_read32(E1000_CTRL));
    uint32_t status = e1000_read32(E1000_STATUS);
    printf("[e1000] STATUS = 0x%08x\n", status);

    // ğŸ”¥ æ£€æŸ¥é“¾è·¯çŠ¶æ€
    if (status & E1000_STATUS_LU) {
        printf("[e1000] Link: UP âœ…\n");
        if (status & E1000_STATUS_SPEED_1000) {
            printf("[e1000] Speed: 1000 Mbps\n");
        } else if (status & E1000_STATUS_SPEED_100) {
            printf("[e1000] Speed: 100 Mbps\n");
        } else {
            printf("[e1000] Speed: 10 Mbps\n");
        }
    } else {
        printf("[e1000] Link: DOWN âŒ (no cable connected or link partner not ready)\n");
    }
    printf("[e1000] RCTL   = 0x%08x\n", e1000_read32(E1000_RCTL));
    printf("[e1000] TCTL   = 0x%08x\n", e1000_read32(E1000_TCTL));
    printf("[e1000] RDBAL  = 0x%08x\n", e1000_read32(E1000_RDBAL));
    printf("[e1000] RDBAH  = 0x%08x\n", e1000_read32(E1000_RDBAH));
    printf("[e1000] RDLEN  = 0x%08x\n", e1000_read32(E1000_RDLEN));
    printf("[e1000] RDH    = 0x%08x\n", e1000_read32(E1000_RDH));
    printf("[e1000] RDT    = 0x%08x\n", e1000_read32(E1000_RDT));
    printf("[e1000] TDBAL  = 0x%08x\n", e1000_read32(E1000_TDBAL));
    printf("[e1000] TDBAH  = 0x%08x\n", e1000_read32(E1000_TDBAH));
    printf("[e1000] TDLEN  = 0x%08x\n", e1000_read32(E1000_TDLEN));
    printf("[e1000] TDH    = 0x%08x\n", e1000_read32(E1000_TDH));
    printf("[e1000] TDT    = 0x%08x\n", e1000_read32(E1000_TDT));
    printf("[e1000] IMS    = 0x%08x\n", e1000_read32(E1000_IMS));
    printf("[e1000] ICR    = 0x%08x\n", e1000_read32(E1000_ICR));

}

extern volatile uint32_t *lapic;
/**
 * @brief E1000 RX å¯„å­˜å™¨è½¬å‚¨ï¼ˆè¯¦ç»†ï¼‰
 */
void e1000_dump_rx_regs(void) {
    uint32_t rdh, rdt;

    printf("\n[e1000] ==================== RX Status ====================\n");

    // RX æ§åˆ¶å¯„å­˜å™¨
    uint32_t rctl = e1000_read32(E1000_RCTL);
    printf("[e1000] RCTL   = 0x%08x ", rctl);
    if (rctl & E1000_RCTL_EN)  printf("EN ");
    if (rctl & E1000_RCTL_UPE) printf("UPE ");
    if (rctl & E1000_RCTL_MPE) printf("MPE ");
    if (rctl & E1000_RCTL_BAM) printf("BAM ");
    printf("\n");

    // RX æè¿°ç¬¦é˜Ÿåˆ—
    printf("[e1000] RDBAL  = 0x%08x (phys)\n", e1000_read32(E1000_RDBAL));
    printf("[e1000] RDBAH  = 0x%08x\n", e1000_read32(E1000_RDBAH));
    printf("[e1000] RDLEN fact = 0x%08x (%d descriptors)\n",
           e1000_read32(E1000_RDLEN), e1000_read32(E1000_RDLEN) / 16);
    printf("[e1000] RDLEN rsc  = %d (%d sizeof descriptors)\n",E1000_NUM_RX_DESC,sizeof(e1000_rx_desc_t));

    // RX å¤´å°¾æŒ‡é’ˆ
    rdh = e1000_read32(E1000_RDH);
    rdt = e1000_read32(E1000_RDT);
    printf("[e1000] RDH    = %d (hw head)\n", rdh);
    printf("[e1000] RDT    = %d (sw tail)\n", rdt);
    printf("[e1000] RXDCTL = 0x%08x\n", e1000_read32(E1000_RXDCTL));

    // è®¡ç®— pending åŒ…æ•°é‡ï¼šç¡¬ä»¶å†™å¥½ä½†è½¯ä»¶æœªå¤„ç†çš„
    // pending = (RDH - RDT + RING_SIZE) % RING_SIZE
    int pending = (rdh - rdt + E1000_NUM_RX_DESC) % E1000_NUM_RX_DESC;
    printf("[e1000] Pending packets to process: %d\n", pending);

    // è½¯ä»¶çŠ¶æ€
    printf("[e1000] Software RX cur: %d\n", e1000_priv.rx_cur);

    // // ğŸ”¥ æ‰‹åŠ¨è§¦å‘ä¸€æ¬¡ RX å¤„ç†ï¼ˆç”¨äºè¯Šæ–­ï¼‰
    // printf("[e1000] Manually polling RX...\n");
    // //e1000_recv(&e1000_dev);
    // printf("[e1000] After manual poll:\n");
    // printf("[e1000]   recv_call_count:   %d\n", e1000_priv.recv_call_count);
    // printf("[e1000]   packets_processed: %d\n", e1000_priv.packets_processed);

    // ğŸ”¥ ç»Ÿè®¡ä¿¡æ¯ï¼ˆæ”¾åœ¨æœ€åï¼Œæ–¹ä¾¿æŸ¥çœ‹ï¼‰
    printf("\n[e1000] ============== Interrupt Statistics ==============\n");
    printf("[e1000] Interrupts triggered:     %d\n", e1000_priv.intr_count);
    printf("[e1000] e1000_recv() called:      %d\n", e1000_priv.recv_call_count);
    printf("[e1000] Empty receives (cur=RDH): %d\n", e1000_priv.empty_recv_count);
    printf("[e1000] Packets processed:        %d\n", e1000_priv.packets_processed);

    // ğŸ”¥ è¯»å– ICR å¯„å­˜å™¨ï¼ˆæŸ¥çœ‹æ˜¯å¦æœ‰æŒ‚èµ·çš„ä¸­æ–­ï¼‰
    uint32_t icr = e1000_read32(E1000_ICR);
    printf("[e1000] ICR (pending interrupts): 0x%08x\n", icr);
    if (icr != 0) {
        printf("[e1000] âš ï¸  WARNING: Interrupts pending but not delivered!\n");
        if (icr & E1000_ICR_RXT0) printf("[e1000]    - RX Timer interrupt\n");
        if (icr & E1000_ICR_RXDMT0) printf("[e1000]    - RX minimum threshold\n");
        if (icr & E1000_ICR_TXDW) printf("[e1000]    - TX done\n");
    }
    // extern uint32_t lapic_read(int index);
    // printf("LAPIC IRR0 = %08x  ", lapic_read(0x200));
    // printf("LAPIC ISR0 = %08x\n", lapic_read(0x100));

    // for (int i=0; i<8; i++) {
    //     printf("IRR[%d] = %08x  ", i, lapic[0x200/4 + i]);
    //     printf("ISR[%d] = %08x  ", i, lapic[0x100/4 + i]);
    // }
    printf("[e1000] ==================================================\n");

    // æ˜¾ç¤ºæœ€è¿‘å‡ ä¸ª RX æè¿°ç¬¦çš„çŠ¶æ€
    
    printf("\n[e1000] RX Descriptor Ring (last 3 entries):\n");
    for (int i = 0; i < 3; i++) {
        int idx = (e1000_priv.rx_cur - 1 - i + E1000_NUM_RX_DESC) % E1000_NUM_RX_DESC;
        e1000_rx_desc_t *desc = &e1000_priv.rx_desc[idx];

        // ğŸ”¥ Raw dump: æ˜¾ç¤ºåŸå§‹ 16 å­—èŠ‚
        printf("[e1000]   [%2d] RAW: ", idx);
        uint8_t *p = (uint8_t *)desc;
        for (int j = 0; j < 16; j++) {
            printf("%02x ", p[j]);
            if (j == 7) printf(" ");
        }
        printf("\n");

        // æ˜¾ç¤ºç»“æ„ä½“è§£æçš„å€¼
        printf("[e1000]        => buf=0x%08x len=0x%04x stat=0x%02x",
               desc->buffer_addr, desc->length, desc->status);

        if (desc->status & E1000_RXD_STAT_DD) printf(" DD");
        if (desc->status & E1000_RXD_STAT_EOP) printf(" EOP");
        printf("\n");
    }
     
    //printf("[e1000] ==================================================\n\n");
}

/**
 * @brief E1000 é‡æ–°å¯åŠ¨ç½‘ç»œæ¥å£
 */
int e1000_ifup(const char *dev_name) {
    printf("[e1000] Bringing up interface %s\n", dev_name);

    // é‡æ–°ä½¿èƒ½æ¥æ”¶å™¨ï¼ˆéæ··æ‚æ¨¡å¼ï¼‰
    e1000_reg_write32(E1000_RCTL,
        E1000_RCTL_EN  |
        E1000_RCTL_SBP |
        // E1000_RCTL_UPE |  // âŒ æ··æ‚æ¨¡å¼å·²ç§»é™¤
        // E1000_RCTL_MPE |  // âŒ æ··æ‚æ¨¡å¼å·²ç§»é™¤
        E1000_RCTL_BAM |
        E1000_RCTL_SECRC |
        E1000_RCTL_BSIZE_2048
    );

    // é‡æ–°ä½¿èƒ½å‘é€å™¨
    e1000_reg_write32(E1000_TCTL,
        E1000_TCTL_EN |
        E1000_TCTL_PSP |
        (0x10 << E1000_TCTL_CT_SHIFT) |
        (0x40 << E1000_TCTL_COLD_SHIFT)
    );

    printf("[e1000] Interface %s is up\n", dev_name);
    return 0;
}

/**
 * @brief E1000 ç¡¬ä»¶ Loopback æµ‹è¯•ï¼ˆè½®è¯¢ç‰ˆæœ¬ï¼‰
 *
 * æµ‹è¯•æµç¨‹ï¼š
 * 1. å¯ç”¨ MAC level loopback æ¨¡å¼
 * 2. å‘é€ä¸€ä¸ªæµ‹è¯•åŒ…
 * 3. æ£€æŸ¥ RX æè¿°ç¬¦æ˜¯å¦æ”¶åˆ°
 * 4. æ¢å¤æ­£å¸¸æ¨¡å¼
 *
 * è¿™ä¸ªæµ‹è¯•å¯ä»¥éªŒè¯ï¼š
 * - TX æè¿°ç¬¦å’Œ DMA
 * - RX æè¿°ç¬¦å’Œ DMA
 * - ç½‘å¡å†…éƒ¨æ•°æ®è·¯å¾„
 */
int e1000_loopback_test(void) {
    printf("\n");
    printf("[e1000] ===============================================\n");
    printf("[e1000]   Hardware Loopback Test\n");
    printf("[e1000] ===============================================\n");

    uint32_t ctrl, rctl;

    // 1. ä¿å­˜åŸå§‹æ§åˆ¶å¯„å­˜å™¨å€¼
    ctrl = e1000_read32(E1000_CTRL);
    rctl = e1000_read32(E1000_RCTL);

    printf("[e1000] Original CTRL: 0x%08x\n", ctrl);
    printf("[e1000] Original RCTL: 0x%08x\n", rctl);

    // 2. å¯ç”¨ MAC level loopback (VLAN loopback)
    // è®¾ç½® CTRL.LB (bit 16) = 01b for MAC loopback
    printf("[e1000] Enabling MAC loopback mode...\n");

    uint32_t new_ctrl = ctrl;
    new_ctrl &= ~(0x3 << 16);  // æ¸…é™¤ LB ä½
    new_ctrl |= (0x1 << 16);    // è®¾ç½® LB = 01b (MAC loopback)

    e1000_write32(E1000_CTRL, new_ctrl);
    printf("[e1000] Set CTRL: 0x%08x (LB bit set)\n", new_ctrl);

    // è®¾ç½® RCTL.LBM (bit 7:6) = 01b for MAC loopback
    uint32_t new_rctl = rctl;
    new_rctl &= ~(0x3 << 6);   // æ¸…é™¤ LBM ä½
    new_rctl |= (0x1 << 6);    // è®¾ç½® LBM = 01b (MAC loopback)

    e1000_write32(E1000_RCTL, new_rctl);
    printf("[e1000] Set RCTL: 0x%08x (LBM bit set)\n", new_rctl);

    // 3. ç­‰å¾…ç½‘å¡ç¨³å®š
    printf("[e1000] Waiting for link to stabilize...\n");
    for (volatile int i = 0; i < 1000000; i++) {
        __asm__ volatile("nop");
    }

    // 4. æ„é€ æµ‹è¯•åŒ…
    uint8_t test_packet[128];
    memset(test_packet, 0, sizeof(test_packet));

    // ä»¥å¤ªç½‘å¤´
    eth_hdr_t *eth = (eth_hdr_t *)test_packet;
    memset(eth->eth_dst, 0xFF, ETH_ALEN);  // å¹¿æ’­
    memcpy(eth->eth_src, e1000_dev.mac_addr, ETH_ALEN);
    eth->eth_type = htons(ETH_P_IP);

    // IP å¤´
    ip_hdr_t *ip = (ip_hdr_t *)(test_packet + ETH_HDR_LEN);
    ip->ip_verhlen = 0x45;
    ip->ip_tos = 0;
    ip->ip_len = htons(20 + 8 + 4);  // IP + ICMP + data
    ip->ip_id = htons(0xABCD);
    ip->ip_off = 0;  // ç‰‡åç§»
    ip->ip_ttl = 64;
    ip->ip_proto = IPPROTO_ICMP;
    ip->ip_src = htonl(0xC0A80101);  // 192.168.1.1
    ip->ip_dst = htonl(0xC0A80101);

    // ICMP å¤´ (Echo Request)
    icmp_hdr_t *icmp = (icmp_hdr_t *)(test_packet + ETH_HDR_LEN + 20);
    icmp->icmp_type = ICMP_ECHO_REQUEST;
    icmp->icmp_code = 0;
    icmp->icmp_id = htons(0x1234);
    icmp->icmp_seq = htons(1);

    // æ•°æ®éƒ¨åˆ†
    uint8_t *data = test_packet + ETH_HDR_LEN + 20 + 8;
    const char *test_data = "TEST";
    memcpy(data, test_data, 4);

    int pkt_len = ETH_HDR_LEN + 20 + 8 + 4;

    printf("[e1000] Sending test packet (%d bytes)...\n", pkt_len);
    printf("[e1000]   ETH: dst=%02x:%02x:%02x:%02x:%02x:%02x src=%02x:%02x:%02x:%02x:%02x:%02x type=0x%04x\n",
           eth->eth_dst[0], eth->eth_dst[1], eth->eth_dst[2],
           eth->eth_dst[3], eth->eth_dst[4], eth->eth_dst[5],
           eth->eth_src[0], eth->eth_src[1], eth->eth_src[2],
           eth->eth_src[3], eth->eth_src[4], eth->eth_src[5],
           ntohs(eth->eth_type));

    // 5. å‘é€åŒ…
    int tx_ret = e1000_dev.send(&e1000_dev, test_packet, pkt_len);
    if (tx_ret < 0) {
        printf("[e1000] FAILED to send packet\n");
        goto restore;
    }

    printf("[e1000] Packet sent successfully\n");

    // 6. ç­‰å¾… RX
    printf("[e1000] Waiting for RX (polling)...\n");
    int rx_count = 0;
    int found = 0;

    for (int i = 0; i < 10000000; i++) {
        // æ£€æŸ¥ RX æè¿°ç¬¦
        e1000_rx_desc_t *desc = &e1000_priv.rx_desc[e1000_priv.rx_cur];

        if (desc->status & E1000_RXD_STAT_DD) {
            printf("[e1000] âœ“ RX descriptor %d marked as DD!\n", e1000_priv.rx_cur);
            printf("[e1000]   buffer_addr = 0x%08x\n", desc->buffer_addr);
            printf("[e1000]   length = %d bytes\n", desc->length);
            printf("[e1000]   status = 0x%02x", desc->status);

            if (desc->status & E1000_RXD_STAT_DD) printf(" DD");
            if (desc->status & E1000_RXD_STAT_EOP) printf(" EOP");
            printf("\n");

            // éªŒè¯æ•°æ®
            uint8_t *rx_buf = e1000_priv.rx_buffers[e1000_priv.rx_cur];
            printf("[e1000]   First 16 bytes: ");
            for (int j = 0; j < 16 && j < desc->length; j++) {
                printf("%02x ", rx_buf[j]);
            }
            printf("\n");

            // æ£€æŸ¥æ˜¯å¦æ˜¯æˆ‘ä»¬çš„æµ‹è¯•åŒ…
            eth_hdr_t *rx_eth = (eth_hdr_t *)rx_buf;
            if (rx_eth->eth_type == htons(ETH_P_IP)) {
                printf("[e1000]   âœ“ ETH type matches (0x%04x)\n", ntohs(rx_eth->eth_type));
            }

            // æ¸…é™¤ DD ä½
            desc->status = 0;

            // æ›´æ–° RDT å¯„å­˜å™¨
            e1000_priv.rx_cur = (e1000_priv.rx_cur + 1) % E1000_NUM_RX_DESC;
            e1000_write32(E1000_RDT, e1000_priv.rx_cur);

            found = 1;
            rx_count++;
            break;
        }

        if (i % 1000000 == 0 && i > 0) {
            printf("[e1000]   Still waiting... (%d iterations)\n", i);
        }
    }

    // 7. æ¢å¤åŸå§‹è®¾ç½®
restore:
    printf("[e1000] Restoring original settings...\n");
    e1000_write32(E1000_CTRL, ctrl);
    e1000_write32(E1000_RCTL, rctl);
    printf("[e1000] Restored CTRL: 0x%08x\n", ctrl);
    printf("[e1000] Restored RCTL: 0x%08x\n", rctl);

    


    // 8. æŠ¥å‘Šç»“æœ
    printf("[e1000] ===============================================\n");
    uint32_t icr = e1000_read32(E1000_ICR);
    printf("ICR=0x%x\n", icr);
    if (found) {
        printf("[e1000] âœ“âœ“âœ“ LOOPBACK TEST PASSED! âœ“âœ“âœ“\n");
        printf("[e1000]     TX descriptors: OK\n");
        printf("[e1000]     TX DMA: OK\n");
        printf("[e1000]     RX descriptors: OK\n");
        printf("[e1000]     RX DMA: OK\n");
        printf("[e1000]     Hardware loopback: OK\n");
        printf("[e1000] ===============================================\n");
        return 0;
    } else {
        printf("[e1000] âœ—âœ—âœ— LOOPBACK TEST FAILED âœ—âœ—âœ—\n");
        printf("[e1000]     Did not receive packet on RX\n");
        printf("[e1000]     Possible issues:\n");
        printf("[e1000]       - TX descriptor not processed\n");
        printf("[e1000]       - RX descriptor not set up correctly\n");
        printf("[e1000]       - MSI interrupt not firing\n");
        printf("[e1000]       - Hardware loopback not enabled\n");
        printf("[e1000] ===============================================\n");
        return -1;
    }
}
#define E1000_CTRL   0x0000
#define E1000_RCTL   0x0100
#define E1000_TCTL   0x0400
#define E1000_IMS    0x00D0
#define E1000_ICR    0x00C0

#define E1000_RCTL_EN       (1 << 1)
#define E1000_RCTL_LBM_MAC  (1 << 6)

#define E1000_TCTL_EN (1 << 1)
#define E1000_TCTL_PSP (1 << 3)

// E1000 æè¿°ç¬¦é…ç½®
#define E1000_NUM_TX_DESC 1
#define E1000_NUM_RX_DESC 16   // ğŸ”¥ å¢åŠ åˆ° 16 ä¸ª RX æè¿°ç¬¦ï¼Œç¡®ä¿ RX ä¸­æ–­èƒ½æ­£ç¡®è§¦å‘
#define E1000_RX_BUF_SIZE 2048



void e1000_loopback_enable(void) {
    uint32_t rctl = e1000_read32(E1000_RCTL);
    rctl |= E1000_RCTL_LBM_MAC; // MAC loopback
    rctl |= E1000_RCTL_EN;
    e1000_write32(E1000_RCTL, rctl);

    uint32_t tctl = e1000_read32(E1000_TCTL);
    tctl |= E1000_TCTL_EN | E1000_TCTL_PSP;
    e1000_write32(E1000_TCTL, tctl);

    // å¼€ RX/TX ä¸­æ–­
    e1000_write32(E1000_IMS, E1000_ICR_RXT0 | E1000_ICR_TXDW);

    printf("[e1000] Loopback + interrupts enabled\n");
}






/**
 * @brief E1000 ç¡¬ä»¶ Loopback æµ‹è¯•ï¼ˆä¸­æ–­é©±åŠ¨ç‰ˆæœ¬ï¼‰
 *
 * è¿™æ˜¯çœŸæ­£çš„MSIä¸­æ–­æµ‹è¯•ï¼
 *
 * æµ‹è¯•æµç¨‹ï¼š
 * 1. å¯ç”¨ MAC level loopback æ¨¡å¼
 * 2. å¯ç”¨ TX å’Œ RX ä¸­æ–­
 * 3. å‘é€ä¸€ä¸ªæµ‹è¯•åŒ…
 * 4. **ç­‰å¾…MSIä¸­æ–­**è§¦å‘
 * 5. åœ¨ISRä¸­éªŒè¯æ”¶åˆ°åŒ…
 * 6. æ¢å¤æ­£å¸¸æ¨¡å¼
 *
 * è¿™ä¸ªæµ‹è¯•å¯ä»¥éªŒè¯ï¼š
 * - TX æè¿°ç¬¦å’Œ DMA
 * - RX æè¿°ç¬¦å’Œ DMA
 * - **MSI ä¸­æ–­è·¯å¾„** âœ“
 * - **ISR è¢«è°ƒç”¨** âœ“
 * - ç½‘å¡å†…éƒ¨æ•°æ®è·¯å¾„
 */
int e1000_loopback_test_interrupt(void) {
    printf("\n");
    printf("[e1000] ===============================================\n");
    printf("[e1000]   Hardware Loopback Test (INTERRUPT DRIVEN)\n");
    printf("[e1000] ===============================================\n");
    printf("[e1000] This test will verify MSI interrupt path!\n\n");

    int found = 0;  // æµ‹è¯•ç»“æœæ ‡å¿—

    // é‡ç½®åŒæ­¥æ ‡å¿—
    loopback_rx_received = 0;
    loopback_tx_done = 0;

    // 1. ä¿å­˜åŸå§‹æ§åˆ¶å¯„å­˜å™¨å€¼
    uint32_t ctrl = e1000_read32(E1000_CTRL);
    uint32_t rctl = e1000_read32(E1000_RCTL);
    uint32_t ims = e1000_read32(E1000_IMS);

    // ğŸ”¥ è¯Šæ–­ï¼šæ£€æŸ¥å½“å‰ä¸­æ–­çŠ¶æ€
    printf("[e1000] === Pre-Test Diagnosis ===\n");
    uint32_t icr = e1000_read32(E1000_ICR);
    uint32_t status = e1000_read32(E1000_STATUS);

    printf("[e1000] ICR (current): 0x%08x\n", icr);
    printf("[e1000] IMS (current): 0x%08x\n", ims);
    printf("[e1000] CTRL: 0x%08x\n", ctrl);
    printf("[e1000] RCTL: 0x%08x\n", rctl);
    printf("[e1000] STATUS: 0x%08x\n", status);
    printf("[e1000] ===================================\n\n");

    printf("[e1000] Original CTRL: 0x%08x\n", ctrl);
    printf("[e1000] Original RCTL: 0x%08x\n", rctl);
    printf("[e1000] Original IMS:  0x%08x\n", ims);

    // 2. é‡ç½®åŒæ­¥æ ‡å¿—ï¼ˆå·²åœ¨ä¸Šé¢å®Œæˆï¼‰

    // 3. å¯ç”¨ MAC level loopback (VLAN loopback)
    printf("[e1000] Enabling MAC loopback mode...\n");

    uint32_t new_ctrl = ctrl;
    new_ctrl &= ~(0x3 << 16);  // æ¸…é™¤ LB ä½
    new_ctrl |= (0x1 << 16);    // è®¾ç½® LB = 01b (MAC loopback)
    e1000_write32(E1000_CTRL, new_ctrl);
    printf("[e1000] Set CTRL: 0x%08x (LB bit set)\n", new_ctrl);

    // è®¾ç½® RCTL.LBM (bit 7:6) = 01b for MAC loopback
    uint32_t new_rctl = rctl;
    new_rctl &= ~(0x3 << 6);   // æ¸…é™¤ LBM ä½
    new_rctl |= (0x1 << 6);    // è®¾ç½® LBM = 01b (MAC loopback)
    e1000_write32(E1000_RCTL, new_rctl);
    printf("[e1000] Set RCTL: 0x%08x (LBM bit set)\n", new_rctl);

    // 4. ğŸ”¥ å¯ç”¨ TX å’Œ RX ä¸­æ–­
    printf("[e1000] Enabling TX/RX interrupts...\n");
    e1000_write32(E1000_IMS, E1000_ICR_TXDW | E1000_ICR_RXT0);
    printf("[e1000] IMS set to: 0x%08x (TXDW + RXT0)\n",
           E1000_ICR_TXDW | E1000_ICR_RXT0);

    // 5. ç­‰å¾…ç½‘å¡ç¨³å®š
    printf("[e1000] Waiting for link to stabilize...\n");
    for (volatile int i = 0; i < 1000000; i++) {
        __asm__ volatile("nop");
    }

    // 6. æ„é€ æµ‹è¯•åŒ…
    uint8_t test_packet[128];
    memset(test_packet, 0, sizeof(test_packet));

    // ä»¥å¤ªç½‘å¤´
    eth_hdr_t *eth = (eth_hdr_t *)test_packet;
    memset(eth->eth_dst, 0xFF, ETH_ALEN);  // å¹¿æ’­
    memcpy(eth->eth_src, e1000_dev.mac_addr, ETH_ALEN);
    eth->eth_type = htons(ETH_P_IP);

    // IP å¤´
    ip_hdr_t *ip = (ip_hdr_t *)(test_packet + ETH_HDR_LEN);
    ip->ip_verhlen = 0x45;
    ip->ip_tos = 0;
    ip->ip_len = htons(20 + 8 + 4);  // IP + ICMP + data
    ip->ip_id = htons(0xABCD);
    ip->ip_off = 0;  // ç‰‡åç§»
    ip->ip_ttl = 64;
    ip->ip_proto = IPPROTO_ICMP;
    ip->ip_src = htonl(0xC0A80001);  // 192.168.0.1
    ip->ip_dst = htonl(0xC0A80001);

    // ICMP å¤´ (Echo Request)
    icmp_hdr_t *icmp = (icmp_hdr_t *)(test_packet + ETH_HDR_LEN + 20);
    icmp->icmp_type = ICMP_ECHO_REQUEST;
    icmp->icmp_code = 0;
    icmp->icmp_id = htons(0x1234);
    icmp->icmp_seq = htons(1);

    // æ•°æ®éƒ¨åˆ† - ğŸ”¥ ç‰¹æ®Šæ ‡è®°ç”¨äºéªŒè¯
    uint8_t *data = test_packet + ETH_HDR_LEN + 20 + 8;
    const char *test_data = "INTR";  // æ ‡è®°è¿™æ˜¯ä¸­æ–­æµ‹è¯•
    memcpy(data, test_data, 4);

    int pkt_len = ETH_HDR_LEN + 20 + 8 + 4;

    printf("[e1000] Sending test packet (%d bytes)...\n", pkt_len);
    printf("[e1000]   Data payload: '%s' (marker for interrupt test)\n", test_data);

    // 7. å‘é€åŒ…
    int tx_ret = e1000_dev.send(&e1000_dev, test_packet, pkt_len);
    if (tx_ret < 0) {
        printf("[e1000] FAILED to send packet\n");
        found = 0;
        goto restore;
    }

    printf("[e1000] âœ“ Packet sent successfully\n");
    printf("[e1000] Now waiting for MSI interrupt...\n");

    // 8. ğŸ”¥ ç­‰å¾…ä¸­æ–­ï¼ˆè€Œä¸æ˜¯è½®è¯¢ï¼‰
    // æˆ‘ä»¬ç»™ä¸­æ–­ä¸€äº›æ—¶é—´æ¥è§¦å‘
    int timeout = 1000000000;  // 100M æ¬¡å¾ªç¯çº¦ç­‰äºå‡ ç§’

    for (int i = 0; i < timeout; i++) {
        // æ£€æŸ¥æ˜¯å¦æ”¶åˆ°ä¸­æ–­
        if (loopback_tx_done && loopback_rx_received) {
            printf("[e1000] âœ“âœ“âœ“ BOTH interrupts fired!\n");
            printf("[e1000]     TX done interrupt: YES\n");
            printf("[e1000]     RX interrupt: YES\n");
            found = 1;
            break;
        }

        // æ¯ 10M æ¬¡å¾ªç¯æ‰“å°ä¸€æ¬¡ç­‰å¾…ä¿¡æ¯
        if (i % 10000000 == 0 && i > 0) {
            //printf("[e1000]   Still waiting for interrupt... (%d/%d)\n",
                 //  i / 10000000, timeout / 10000000);
        }

        // å°å»¶æ—¶é¿å… CPU 100%
        for (volatile int j = 0; j < 10; j++) {
            __asm__ volatile("nop");
        }
    }

    // 9. æ¢å¤åŸå§‹è®¾ç½®
restore:
    printf("[e1000] Restoring original settings...\n");
    e1000_write32(E1000_CTRL, ctrl);
    e1000_write32(E1000_RCTL, rctl);

    // æ¢å¤ä¸­æ–­æ©ç 
    if (ims != 0) {
        e1000_write32(E1000_IMS, ims);
    } else {
        e1000_write32(E1000_IMC, 0xFFFFFFFF);  // ç¦ç”¨æ‰€æœ‰ä¸­æ–­
    }
    /*
    printf("[e1000] Restored CTRL: 0x%08x\n", ctrl);
    printf("[e1000] Restored RCTL: 0x%08x\n", rctl);
    printf("[e1000] Restored IMS:  0x%08x\n", ims);

    // 10. æŠ¥å‘Šç»“æœ
    printf("[e1000] ===============================================\n");
    if (found) {
        printf("[e1000] âœ“âœ“âœ“ INTERRUPT LOOPBACK TEST PASSED! âœ“âœ“âœ“\n");
        printf("[e1000] ===============================================\n");
        printf("[e1000] Verified components:\n");
        printf("[e1000]     âœ“ TX descriptors: OK\n");
        printf("[e1000]     âœ“ TX DMA: OK\n");
        printf("[e1000]     âœ“ TX MSI interrupt: OK\n");
        printf("[e1000]     âœ“ RX descriptors: OK\n");
        printf("[e1000]     âœ“ RX DMA: OK\n");
        printf("[e1000]     âœ“ RX MSI interrupt: OK\n");
        printf("[e1000]     âœ“ ISR (Interrupt Service Routine): OK\n");
        printf("[e1000]     âœ“ Hardware loopback: OK\n");
        printf("[e1000] ===============================================\n");
        printf("[e1000] âœ… MSI interrupt path is fully functional!\n");
        printf("[e1000] ===============================================\n");
        return 0;
    } else {
        printf("[e1000] âœ—âœ—âœ— INTERRUPT LOOPBACK TEST FAILED âœ—âœ—âœ—\n");
        printf("[e1000] ===============================================\n");
        printf("[e1000]     Did not receive expected interrupts\n");
        printf("[e1000] \n");
        printf("[e1000] TX interrupt fired: %s\n",
               loopback_tx_done ? "YES âœ“" : "NO âœ—");
        printf("[e1000] RX interrupt fired: %s\n",
               loopback_rx_received ? "YES âœ“" : "NO âœ—");
        printf("[e1000] \n");
        printf("[e1000] Possible issues:\n");
        if (!loopback_tx_done) {
            printf("[e1000]       1. TX descriptor not processed\n");
            printf("[e1000]       2. TX MSI not enabled/configured\n");
        }
        if (!loopback_rx_received) {
            printf("[e1000]       3. RX descriptor not set up correctly\n");
            printf("[e1000]       4. RX MSI not enabled/configured\n");
            printf("[e1000]       5. ISR not registered in IDT\n");
            printf("[e1000]       6. APIC not enabled\n");
            printf("[e1000]       7. MSI address/data incorrect\n");
        }
        printf("[e1000]       8. Hardware loopback not enabled\n");
        printf("[e1000] ===============================================\n");
        return -1;
    }*/
}

/**
 * @brief æ‰“å° MAC åœ°å€é…ç½®ï¼ˆç”¨äºè°ƒè¯•ï¼‰
 */
void e1000_debug_print_mac(void) {
    printf("[e1000] === MAC Address Configuration ===\n");
    printf("[e1000] e1000_priv.mac_addr:  ");
    print_mac_addr(e1000_priv.mac_addr);
    printf("\n");

    printf("[e1000] e1000_dev.mac_addr:   ");
    print_mac_addr(e1000_dev.mac_addr);
    printf("\n");

    extern uint8_t local_mac[ETH_ALEN];
    printf("[e1000] global local_mac:      ");
    print_mac_addr(local_mac);
    printf("\n");

    // ä»ç¡¬ä»¶å¯„å­˜å™¨é‡æ–°è¯»å–
    uint32_t ral = e1000_read32(E1000_RAL(0));
    uint32_t rah = e1000_read32(E1000_RAH(0));
    printf("[e1000] HW RAL/RAH:           %02x:%02x:%02x:%02x:%02x:%02x\n",
           ral & 0xFF, (ral >> 8) & 0xFF, (ral >> 16) & 0xFF, (ral >> 24) & 0xFF,
           rah & 0xFF, (rah >> 8) & 0xFF);

    printf("[e1000] ======================================\n");
}

/**
 * @brief æ‰‹åŠ¨è½®è¯¢ RXï¼ˆç”¨äºè°ƒè¯•ï¼‰
 * åœ¨ shell ä¸­è°ƒç”¨æ­¤å‡½æ•°æ£€æŸ¥æ˜¯å¦æœ‰åŒ…åœ¨ RX æè¿°ç¬¦ä¸­
 */
void e1000_debug_poll_rx(void) {
    printf("[e1000] === Manual RX Poll Debug ===\n");

    uint32_t rdh = e1000_read32(E1000_RDH);
    uint32_t rdt = e1000_read32(E1000_RDT);
    uint32_t rctl = e1000_read32(E1000_RCTL);
    printf("[e1000] RDH=%d, RDT=%d, rx_cur=%d\n", rdh, rdt, e1000_priv.rx_cur);
    printf("[e1000] RCTL=0x%08x (RX enabled: %s)\n", rctl, (rctl & E1000_RCTL_EN) ? "YES" : "NO");

    // æ£€æŸ¥æ‰€æœ‰æè¿°ç¬¦çš„åŸå§‹æ•°æ®
    printf("[e1000] RX Descriptors:\n");
    for (int i = 0; i < E1000_NUM_RX_DESC; i++) {
        e1000_rx_desc_t *desc = &e1000_priv.rx_desc[i];
        printf("[e1000]   desc[%d]: buffer=0x%08x, status=0x%04x, len=%d, errors=0x%04x, DD=%d\n",
               i, desc->buffer_addr, desc->status, desc->length, desc->errors,
               (desc->status & E1000_RXD_STAT_DD) ? 1 : 0);

        // å¦‚æœ DD ä½è®¾ç½®äº†ï¼Œæ˜¾ç¤ºå‰ 16 å­—èŠ‚
        if (desc->status & E1000_RXD_STAT_DD) {
            uint8_t *data = e1000_priv.rx_buffers[i];
            printf("[e1000]     Data: ");
            for (int j = 0; j < 16 && j < desc->length; j++) {
                printf("%02x ", data[j]);
            }
            printf("\n");
        }
    }

    // å°è¯•æ¥æ”¶
    extern net_device_t e1000_dev;
    printf("[e1000] Attempting to receive packets...\n");
    e1000_recv(&e1000_dev);

    printf("[e1000] ==============================\n");
}