#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Oct 18 23:13:01 2017
# Process ID: 25309
# Current directory: /home/mihir/PRLab
# Command line: vivado
# Log file: /home/mihir/PRLab/vivado.log
# Journal file: /home/mihir/PRLab/vivado.jou
#-----------------------------------------------------------
start_gui
cd /home/mihir/PRLab/
source synth_reconfig_modules.tcl
pwd
open_checkpoint Synth/Static/matrix_design_wrapper.dcp
read_checkpoint -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 Synth/reconfig_modules/matrix_addition/matrix_addition.dcp
set_property top matrix [get_filesets {structural netlist}]
set_property HD.RECONFIGURABLE 1 [get_cells matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0]
write_checkpoint /home/mihir/PRLab/Checkpoint/top_link_add.dcp
read_xdc Sources/xdc/fplan.xdc
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-24 HDPR-21 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-55 HDPR-54 HDPR-53 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-19 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
delete_drc_ruledeck ruledeck_1
opt_design
place_design
route_design
write_checkpoint -force Implement/Config_addition/top_route_design.dcp
write_checkpoint -force -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 /home/mihir/PRLab/Checkpoint/matrix0_addition_route_design.dcp
update_design -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 -black_box
lock_design -level routing
write_checkpoint -force /home/mihir/PRLab/Checkpoint/static_route_design.dcp
read_checkpoint -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 Synth/reconfig_modules/matrix_multiplication/matrix_multiplication.dcp
set_property top matrix [get_filesets {structural netlist}]
opt_design
place_design
route_design
write_checkpoint -force Implement/Config_multiplication/top_route_design.dcp
write_checkpoint -force -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0 /home/mihir/PRLab/Checkpoint/matrix0_multiplication_route_design.dcp
close_project
open_checkpoint /home/mihir/PRLab/Checkpoint/static_route_design.dcp
update_design -buffer_ports -cell matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0
place_design
route_design
write_checkpoint -force Implement/Config_blank/top_route_design.dcp
close_project
pr_verify -initial Implement/Config_addition/top_route_design.dcp -additional {Implement/Config_multiplication/top_route_design.dcp Implement/Config_blank/top_route_design.dcp}
close_project
pwd
source generate_bitstreams.tcl
close_project
