[2025-09-17 05:02:18] START suite=qualcomm_srv trace=srv118_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv118_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2573261 heartbeat IPC: 3.886 cumulative IPC: 3.886 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4999723 heartbeat IPC: 4.121 cumulative IPC: 4 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4999723 cumulative IPC: 4 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4999723 cumulative IPC: 4 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13035196 heartbeat IPC: 1.244 cumulative IPC: 1.244 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 21147061 heartbeat IPC: 1.233 cumulative IPC: 1.239 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 29295467 heartbeat IPC: 1.227 cumulative IPC: 1.235 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 37360966 heartbeat IPC: 1.24 cumulative IPC: 1.236 (Simulation time: 00 hr 05 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv118_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000018 cycles: 45566911 heartbeat IPC: 1.219 cumulative IPC: 1.233 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 53784519 heartbeat IPC: 1.217 cumulative IPC: 1.23 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 61987613 heartbeat IPC: 1.219 cumulative IPC: 1.228 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 70174840 heartbeat IPC: 1.221 cumulative IPC: 1.227 (Simulation time: 00 hr 10 min 00 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 78368101 heartbeat IPC: 1.221 cumulative IPC: 1.227 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 81505669 cumulative IPC: 1.227 (Simulation time: 00 hr 12 min 13 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 81505669 cumulative IPC: 1.227 (Simulation time: 00 hr 12 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv118_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.227 instructions: 100000002 cycles: 81505669
CPU 0 Branch Prediction Accuracy: 92.47% MPKI: 13.37 Average ROB Occupancy at Mispredict: 28.92
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08618
BRANCH_INDIRECT: 0.3709
BRANCH_CONDITIONAL: 11.54
BRANCH_DIRECT_CALL: 0.4214
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.4062


====Backend Stall Breakdown====
ROB_STALL: 11089
LQ_STALL: 0
SQ_STALL: 50941


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 393
REPLAY_LOAD: 301.5
NON_REPLAY_LOAD: 2.589941

== Total ==
ADDR_TRANS: 393
REPLAY_LOAD: 603
NON_REPLAY_LOAD: 10093

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 3897

cpu0->cpu0_STLB TOTAL        ACCESS:    2109065 HIT:    2108338 MISS:        727 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109065 HIT:    2108338 MISS:        727 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 126.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9462430 HIT:    8913650 MISS:     548780 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7733675 HIT:    7240744 MISS:     492931 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580903 HIT:     541142 MISS:      39761 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1146522 HIT:    1131230 MISS:      15292 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1330 HIT:        534 MISS:        796 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15844364 HIT:    7724595 MISS:    8119769 MSHR_MERGE:    2015636
cpu0->cpu0_L1I LOAD         ACCESS:   15844364 HIT:    7724595 MISS:    8119769 MSHR_MERGE:    2015636
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.03 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30593513 HIT:   26711530 MISS:    3881983 MSHR_MERGE:    1670203
cpu0->cpu0_L1D LOAD         ACCESS:   16726789 HIT:   14611044 MISS:    2115745 MSHR_MERGE:     486203
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13865245 HIT:   12100371 MISS:    1764874 MSHR_MERGE:    1183966
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1479 HIT:        115 MISS:       1364 MSHR_MERGE:         34
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.93 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12978698 HIT:   10693708 MISS:    2284990 MSHR_MERGE:    1154977
cpu0->cpu0_ITLB LOAD         ACCESS:   12978698 HIT:   10693708 MISS:    2284990 MSHR_MERGE:    1154977
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29084084 HIT:   27773985 MISS:    1310099 MSHR_MERGE:     331047
cpu0->cpu0_DTLB LOAD         ACCESS:   29084084 HIT:   27773985 MISS:    1310099 MSHR_MERGE:     331047
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.09 cycles
cpu0->LLC TOTAL        ACCESS:     620780 HIT:     612894 MISS:       7886 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     492931 HIT:     485334 MISS:       7597 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      39761 HIT:      39728 MISS:         33 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      87292 HIT:      87287 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        796 HIT:        545 MISS:        251 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         78
  ROW_BUFFER_MISS:       7803
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          7
  FULL:          0
Channel 0 REFRESHES ISSUED:       6792

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534455       555471        44025          567
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           48           45           21
  STLB miss resolved @ L2C                0           40          282          253           27
  STLB miss resolved @ LLC                0           19          164          385           36
  STLB miss resolved @ MEM                0            0           51          150          125

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197100        54173      1588841        85520           13
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3           10            9
  STLB miss resolved @ L2C                0            2            9            2            0
  STLB miss resolved @ LLC                0            9           12           34           10
  STLB miss resolved @ MEM                0            0            2           21           22
[2025-09-17 05:14:32] END   suite=qualcomm_srv trace=srv118_ap (rc=0)
