source scripts/0_init.tcl
Start to load technology file /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/milkyway/saed32nm_1p9m_mw.tf.
Warning: Layer 'M1' attribute 'uShapeDepthThreshold' has a value of 0. (TFCHK-064)
Warning: LayerExt 'M1' is missing the attribute 'denseWireMinWidth'. (line 646) (TFCHK-014)
Warning: LayerExt 'M1' is missing the attribute 'denseWireMinLength'. (line 646) (TFCHK-014)
Warning: Layer 'VIA1' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 675) (TFCHK-033)
Warning: Layer 'VIA1' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 676) (TFCHK-033)
Warning: Layer 'VIA2' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 760) (TFCHK-033)
Warning: Layer 'VIA2' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 761) (TFCHK-033)
Warning: Layer 'VIA2' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 762) (TFCHK-033)
Warning: Layer 'VIA3' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 842) (TFCHK-033)
Warning: Layer 'VIA3' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 843) (TFCHK-033)
Warning: Layer 'VIA3' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 844) (TFCHK-033)
Warning: Layer 'VIA4' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 921) (TFCHK-033)
Warning: Layer 'VIA4' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 922) (TFCHK-033)
Warning: Layer 'VIA4' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 923) (TFCHK-033)
Warning: Layer 'VIA5' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 999) (TFCHK-033)
Warning: Layer 'VIA5' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 1000) (TFCHK-033)
Warning: Layer 'VIA5' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 1001) (TFCHK-033)
Warning: Layer 'VIA6' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 1077) (TFCHK-033)
Warning: Layer 'VIA6' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 1078) (TFCHK-033)
Warning: Layer 'VIA6' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 1079) (TFCHK-033)
Warning: Layer 'VIA7' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 1156) (TFCHK-033)
Warning: Layer 'VIA7' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 1157) (TFCHK-033)
Warning: Layer 'VIA7' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 1158) (TFCHK-033)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/milkyway/saed32nm_1p9m_mw.tf has been loaded successfully.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-w2019/tools/icc/icc/Q-2019.12/libraries/syn/gtech.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/icc/icc/Q-2019.12/libraries/syn/standard.sldb'
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Warning: The pin direction of 'INP' pin on 'ANTENNA_RVT' cell in the 'saed32rvt_ss0p95v25c' technology library is inconsistent with the same-name pin in the '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The 'ANTENNA_RVT' cell in the 'saed32rvt_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'ANTENNA_RVT' cell in the 'saed32rvt_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'gtech'
Reading ddc file '/home/js4684@drexel.edu/SeniorDesign/eda-pipeline/Outputs/synopsys_s386_2/logical_synthesis/outputs/s386.ddc'.
Loaded 7 designs.
Current design is 's386'.
Current design is 's386'.

  Linking design 's386'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /home/js4684@drexel.edu/SeniorDesign/eda-pipeline/Outputs/synopsys_s386_2/logical_synthesis/outputs/s386.ddc, etc
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db

Info: Creating auto CEL.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named s386. (UIG-5)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Type of creating bus for undefined cells : 0
Warning: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 's386.CEL' now...
Total number of cell instances: 87
Total number of nets: 97
Total number of ports: 17 (include 0 PG ports)
Total number of hierarchical cell instances: 7

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Warning: The pin direction of 'INP' pin on 'ANTENNA_RVT' cell in the 'saed32rvt_ss0p95v25c' technology library is inconsistent with the same-name pin in the '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The 'ANTENNA_RVT' cell in the 'saed32rvt_ss0p95v25c' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'ANTENNA_RVT' cell in the 'saed32rvt_ss0p95v25c' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Information: Loading local_link_library attribute {/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db}. (MWDC-290)

  Linking design 's386'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               s386.CEL, etc
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db

 Info: hierarchy_separator was changed to /

Reading SDC version 2.1...
Warning: SDC version in file (2.0) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (2.0) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
 Info: hierarchy_separator was changed to /
1
source scripts/1_floorplan.tcl
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (3328,3328), dimensions (1672, 1672)
Number of terminals created: 17.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
s386               17
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.646
        Number Of Rows = 10
        Core Width = 17.936
        Core Height = 16.72
        Aspect Ratio = 0.932
        Double Back ON
        Flip First Row = NO
        Start From First Row = NO
Planner run through successfully.
Information: connected 87 power ports and 87 ground ports
reconnected total 0 tie highs and 0 tie lows
Using [5 x 5] Fat Wire Table for M1
Using [5 x 5] Fat Wire Table for M2
Using [5 x 5] Fat Wire Table for M3
Using [5 x 5] Fat Wire Table for M4
Using [5 x 5] Fat Wire Table for M5
Using [5 x 5] Fat Wire Table for M6
Using [5 x 5] Fat Wire Table for M7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

87 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      147M Data =        0M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      147M Data =        0M
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Using [5 x 5] Fat Wire Table for M1
Using [5 x 5] Fat Wire Table for M2
Using [5 x 5] Fat Wire Table for M3
Using [5 x 5] Fat Wire Table for M4
Using [5 x 5] Fat Wire Table for M5
Using [5 x 5] Fat Wire Table for M6
Using [5 x 5] Fat Wire Table for M7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

87 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      149M Data =        0M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      149M Data =        0M
source scripts/2_placement.tcl
Information: The following TLUPlus file(s) are changed:  (MCMM-206)
from: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt/saed32nm_1p9m_nominal.tluplus:
to: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus:

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 's386'


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...50%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 3

 Processing Buffer Trees ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [3] 100% Done ...


Information: Automatic high-fanout synthesis deletes 9 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 3 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  No net to be assigned.


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     184.5      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints



Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
33%...67%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:45 2023
****************************************
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed + Fixed)
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed only)
Chip area:            1180     sites, bbox (5.00 5.00 22.94 21.72) um
Std cell area:        726      sites, (non-fixed:726    fixed:0)
                      81       cells, (non-fixed:81     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       21 
Avg. std cell width:  1.50 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 10)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:45 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 81 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:45 2023
****************************************

avg cell displacement:    0.485 um ( 0.29 row height)
max cell displacement:    0.975 um ( 0.58 row height)
std deviation:            0.237 um ( 0.14 row height)
number of cell moved:        81 cells (out of 81 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages




Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:46 2023
****************************************
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed + Fixed)
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed only)
Chip area:            1180     sites, bbox (5.00 5.00 22.94 21.72) um
Std cell area:        726      sites, (non-fixed:726    fixed:0)
                      81       cells, (non-fixed:81     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       21 
Avg. std cell width:  1.50 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 10)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:46 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:46 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
    0:00:06     184.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:46 2023
****************************************
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed + Fixed)
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed only)
Chip area:            1180     sites, bbox (5.00 5.00 22.94 21.72) um
Std cell area:        726      sites, (non-fixed:726    fixed:0)
                      81       cells, (non-fixed:81     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       21 
Avg. std cell width:  1.50 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 10)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:46 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:46 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(27936,26720). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(27936,26720). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
source scripts/3_cts.tcl
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
ideal_clock1
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 's386'


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.4, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.4, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.6, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.3, utilization 0.07
LR: Layer M8: Average tracks per gcell 1.3, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.6, utilization 0.29
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.67
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.024451.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning NBUFFX32_RVT because it is (w/ power-considered) inferior to NBUFFX2_RVT.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (1 buffers):
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.024451.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: BA: Net 'CK'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net CK
CTS:  clock gate levels = 1
CTS:    clock sink pins = 6
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net CK:
CTS:   IBUFFX16_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX32_RVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX4_RVT
CTS:   NBUFFX8_RVT
CTS: Buffer/Inverter list for DelayInsertion for clock net CK:
CTS:   INVX32_RVT
CTS:   IBUFFX32_RVT
CTS:   INVX16_RVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   IBUFFX4_RVT
CTS:   INVX2_RVT
CTS:   NBUFFX2_RVT
CTS:   IBUFFX2_RVT
CTS:   INVX1_RVT
CTS:   NBUFFX32_RVT
CTS:   DELLN1X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN3X2_RVT
CTS:   INVX0_RVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX16_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
Information: Removing clock transition on clock ideal_clock1 ... (CTS-103)
Information: Removing clock transition on clock ideal_clock1 ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = CK
CTS:        driving pin = CK
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[7.719 7.719]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net CK
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[7.719 7.719]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.024451.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning NBUFFX32_RVT because it is (w/ power-considered) inferior to NBUFFX2_RVT.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (1 buffers):
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.024451.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all buffers have too large rise/fall delay skew
CTS: buffer NBUFFX8_RVT: rise/fall delay skew = 1.996411 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.024451.
    Pruning NBUFFX16_RVT because of a gain of 54.45.
    Pruning NBUFFX32_RVT because it is (w/ power-considered) inferior to NBUFFX2_RVT.
    Pruning DELLN1X2_RVT because of a gain of 50.27.
    Pruning DELLN3X2_RVT because of a gain of 103.51.
    Pruning DELLN2X2_RVT because of a gain of 63.05.
    Pruning NBUFFX4_RVT because of a gain of 43.18.
    Final pruned buffer set (1 buffers):
        NBUFFX2_RVT

Pruning library cells (r/f, pwr)
    Min drive = -0.024451.
    Pruning IBUFFX8_RVT because of a gain of 40.97.
    Pruning IBUFFX2_RVT because of a gain of 15.91.
    Pruning IBUFFX16_RVT because of a gain of 52.81.
    Pruning IBUFFX4_RVT because of a gain of 38.58.
    Final pruned buffer set (7 buffers):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_RVT'.
Using primary inverters equivalent to 'INVX0_RVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.080683
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate NBUFFX16_RVT.
    Pruning slow or multistage gate DELLN1X2_RVT.
    Pruning slow or multistage gate DELLN3X2_RVT.
    Pruning slow or multistage gate DELLN2X2_RVT.
    Pruning slow or multistage gate NBUFFX4_RVT.
    Final pruned buffer set (2 buffers):
        NBUFFX32_RVT
        NBUFFX2_RVT

    Pruning slow or multistage gate IBUFFX8_RVT.
    Pruning slow or multistage gate IBUFFX2_RVT.
    Pruning slow or multistage gate IBUFFX16_RVT.
    Pruning slow or multistage gate IBUFFX4_RVT.
    Final pruned inverter set (7 inverters):
        INVX0_RVT
        INVX1_RVT
        INVX2_RVT
        INVX4_RVT
        INVX8_RVT
        INVX16_RVT
        INVX32_RVT


Initializing parameters for clock ideal_clock1:
Root pin: CK
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock1: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -1.225 ns. (CTS-353)
Error: Skew target -1.225 is not legal.  Using -0.245 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -0.245 ns
Using the following target skews for incremental optimization:
  Corner 'max': -0.245 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock ideal_clock1 (initial)
Total 0 DRC violations for clock ideal_clock1 (initial)
 Start (0.000, 0.000), End (0.000, 0.000) 

RC optimization for clock 'ideal_clock1'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
100%   
100%   
Coarse optimization for clock 'ideal_clock1'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.000, 0.000), End (0.000, 0.000) 

Detailed optimization for clock 'ideal_clock1'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

100%   
 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.000030, 0.000161)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 0 out of 1 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000030, 0.000161)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.000, 0.000), End (0.000, 0.000) 

Buffer removal for area recovery: (0.000030, 0.000161)
Area recovery optimization for clock 'ideal_clock1':
100%   
Sizing for area recovery: (0.000030, 0.000161)

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'
Path buffer removal for area recovery: (0.000030, 0.000161)
Buffer pair removal for area recovery: (0.000030, 0.000161)
End area recovery: (0.000030, 0.000161)

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 CK (port)                                      10   0    0 r (  18    0) 
 CK (port)                                       0   0    0 r (  18    0) 
 CK (net)                               6   8                 
 DFF_0/q_reg/CLK (DFFX1_RVT)                     0   0    0 r (  11   20) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 CK (port)                                      10   0    0 r (  18    0) 
 CK (port)                                       0   0    0 r (  18    0) 
 CK (net)                               6   8                 
 DFF_1/q_reg/CLK (DFFX1_RVT)                     0   0    0 r (  19    6) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 CK (port)                                      10   0    0 r (  18    0) 
 CK (port)                                       0   0    0 r (  18    0) 
 CK (net)                               6   8                 
 DFF_0/q_reg/CLK (DFFX1_RVT)                     0   0    0 r (  11   20) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 CK (port)                                      10   0    0 r (  18    0) 
 CK (port)                                       0   0    0 r (  18    0) 
 CK (net)                               6   8                 
 DFF_1/q_reg/CLK (DFFX1_RVT)                     0   0    0 r (  19    6) 

Report DRC violations for clock ideal_clock1 (final)
Total 0 DRC violations for clock ideal_clock1 (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:50 2023
****************************************
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed + Fixed)
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed only)
Chip area:            1180     sites, bbox (5.00 5.00 22.94 21.72) um
Std cell area:        726      sites, (non-fixed:726    fixed:0)
                      81       cells, (non-fixed:81     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       21 
Avg. std cell width:  1.50 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 10)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:50 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:50 2023
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 1 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...

  Loading design 's386'
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     184.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
...33%...67%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:53 2023
****************************************
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed + Fixed)
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed only)
Chip area:            1180     sites, bbox (5.00 5.00 22.94 21.72) um
Std cell area:        726      sites, (non-fixed:726    fixed:0)
                      81       cells, (non-fixed:81     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       21 
Avg. std cell width:  1.50 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 10)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:53 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 79 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:53 2023
****************************************

avg cell displacement:    0.430 um ( 0.26 row height)
max cell displacement:    1.069 um ( 0.64 row height)
std deviation:            0.258 um ( 0.15 row height)
number of cell moved:        75 cells (out of 81 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
    0:00:03     184.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:53 2023
****************************************
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed + Fixed)
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed only)
Chip area:            1180     sites, bbox (5.00 5.00 22.94 21.72) um
Std cell area:        726      sites, (non-fixed:726    fixed:0)
                      81       cells, (non-fixed:81     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       21 
Avg. std cell width:  1.50 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 10)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:53 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:38:53 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(27936,26720). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(27936,26720). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Warning: Unsupported tech file value:  M1:  uShapeMinLength = 0.027.  U shape spacing rule is incompletely specified and will be ignored. (ZRT-091)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   35  Alloctr   35  Proc 2117 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.94,26.72)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   35  Alloctr   36  Proc 2117 
Net statistics:
Total number of nets     = 93
Number of nets to route  = 1
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 2117 
Average gCell capacity  7.36     on layer (1)    M1
Average gCell capacity  10.67    on layer (2)    M2
Average gCell capacity  5.35     on layer (3)    M3
Average gCell capacity  5.35     on layer (4)    M4
Average gCell capacity  2.69     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  1.29     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 11.06         on layer (1)    M1
Average number of tracks per gCell 10.82         on layer (2)    M2
Average number of tracks per gCell 5.56  on layer (3)    M3
Average number of tracks per gCell 5.47  on layer (4)    M4
Average number of tracks per gCell 2.88  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.47  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 2720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   35  Alloctr   36  Proc 2117 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   35  Alloctr   36  Proc 2117 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   35  Alloctr   36  Proc 2117 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   35  Alloctr   36  Proc 2117 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 43.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 20.03
Initial. Layer M5 wire length = 23.41
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 26
Initial. Via VIA12SQ_C count = 6
Initial. Via VIA23SQ_C count = 7
Initial. Via VIA34SQ_C count = 7
Initial. Via VIA45SQ_C count = 6
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   35  Alloctr   36  Proc 2117 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 43.43
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 20.03
phase1. Layer M5 wire length = 23.41
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 26
phase1. Via VIA12SQ_C count = 6
phase1. Via VIA23SQ_C count = 7
phase1. Via VIA34SQ_C count = 7
phase1. Via VIA45SQ_C count = 6
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   35  Alloctr   36  Proc 2117 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 43.43
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 20.03
phase2. Layer M5 wire length = 23.41
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 26
phase2. Via VIA12SQ_C count = 6
phase2. Via VIA23SQ_C count = 7
phase2. Via VIA34SQ_C count = 7
phase2. Via VIA45SQ_C count = 6
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   35  Alloctr   36  Proc 2117 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   =  5.26 %
Average horizontal track utilization =  0.52 %
Peak    horizontal track utilization = 22.22 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   35  Alloctr   36  Proc 2117 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   35  Alloctr   36  Proc 2117 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   35  Alloctr   35  Proc 2117 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   31  Alloctr   31  Proc 2117 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/16      
Routed partition 2/16      
Routed partition 3/16      
Routed partition 4/16      
Routed partition 5/16      
Routed partition 6/16      
Routed partition 7/16      
Routed partition 8/16      
Routed partition 9/16      
Routed partition 10/16     
Routed partition 11/16     
Routed partition 12/16     
Routed partition 13/16     
Routed partition 14/16     
Routed partition 15/16     
Routed partition 16/16     

Assign Vertical partitions, iteration 0
Routed partition 1/17      
Routed partition 2/17      
Routed partition 3/17      
Routed partition 4/17      
Routed partition 5/17      
Routed partition 6/17      
Routed partition 7/17      
Routed partition 8/17      
Routed partition 9/17      
Routed partition 10/17     
Routed partition 11/17     
Routed partition 12/17     
Routed partition 13/17     
Routed partition 14/17     
Routed partition 15/17     
Routed partition 16/17     
Routed partition 17/17     

Number of wires with overlap after iteration 0 = 2 of 20


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   31  Alloctr   31  Proc 2117 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/16      
Routed partition 2/16      
Routed partition 3/16      
Routed partition 4/16      
Routed partition 5/16      
Routed partition 6/16      
Routed partition 7/16      
Routed partition 8/16      
Routed partition 9/16      
Routed partition 10/16     
Routed partition 11/16     
Routed partition 12/16     
Routed partition 13/16     
Routed partition 14/16     
Routed partition 15/16     
Routed partition 16/16     

Assign Vertical partitions, iteration 1
Routed partition 1/17      
Routed partition 2/17      
Routed partition 3/17      
Routed partition 4/17      
Routed partition 5/17      
Routed partition 6/17      
Routed partition 7/17      
Routed partition 8/17      
Routed partition 9/17      
Routed partition 10/17     
Routed partition 11/17     
Routed partition 12/17     
Routed partition 13/17     
Routed partition 14/17     
Routed partition 15/17     
Routed partition 16/17     
Routed partition 17/17     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   31  Alloctr   31  Proc 2117 

Number of wires with overlap after iteration 1 = 1 of 16


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 1            VIA12SQ_C: 6
Number of M3 wires: 6            VIA23SQ_C: 7
Number of M4 wires: 5            VIA34SQ_C: 7
Number of M5 wires: 4            VIA45SQ_C: 8
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 16                vias: 28

Total M1 wire length: 0.0
Total M2 wire length: 0.1
Total M3 wire length: 2.0
Total M4 wire length: 20.4
Total M5 wire length: 23.7
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 46.2

Longest M1 wire length: 0.0
Longest M2 wire length: 0.1
Longest M3 wire length: 1.1
Longest M4 wire length: 6.7
Longest M5 wire length: 12.2
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   30  Alloctr   31  Proc 2117 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   36  Alloctr   37  Proc 2117 
Total number of nets = 93, of which 0 are not extracted
Total number of open nets = 88, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    3
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   44  Alloctr   45  Proc 2117 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   30  Alloctr   31  Proc 2117 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   30  Alloctr   31  Proc 2117 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    48 micron
Total Number of Contacts =             27
Total Number of Wires =                16
Total Number of PtConns =              15
Total Number of Routed Wires =       16
Total Routed Wire Length =           46 micron
Total Number of Routed Contacts =       27
        Layer             M1 :          0 micron
        Layer             M2 :          1 micron
        Layer             M3 :          2 micron
        Layer             M4 :         21 micron
        Layer             M5 :         24 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          7
        Via        VIA34SQ_C :          7
        Via   VIA23SQ_C(rot) :          7
        Via        VIA12SQ_C :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 27 vias)
 
    Layer VIA1       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer VIA2       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
    Layer VIA3       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 
  Total double via conversion rate    =  0.00% (0 / 27 vias)
 
    Layer VIA1       =  0.00% (0      / 6       vias)
    Layer VIA2       =  0.00% (0      / 7       vias)
    Layer VIA3       =  0.00% (0      / 7       vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 27 vias)
 
    Layer VIA1       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer VIA2       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
    Layer VIA3       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 

Total number of nets = 93
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 's386'


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/89 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : s386
Version: Q-2019.12
Date   : Tue May 16 20:38:57 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         6         0         0         0.0001    0.0002      0              0.0000
 
****************************************
Report : qor
Design : s386
Version: Q-2019.12
Date   : Tue May 16 20:38:57 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.41
  Critical Path Slack:           0.97
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:         -0.23
  No. of Hold Violations:        7.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:         30
  Leaf Cell Count:                 81
  Buf/Inv Cell Count:              19
  Buf Cell Count:                   2
  Inv Cell Count:                  17
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        75
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      144.862081
  Noncombinational Area:    39.646465
  Buf/Inv Area:             25.668544
  Total Buffer Area:             4.07
  Total Inverter Area:          21.60
  Macro/Black Box Area:      0.000000
  Net Area:                 19.344707
  Net XLength        :         427.20
  Net YLength        :         475.63
  -----------------------------------
  Cell Area:               184.508547
  Design Area:             203.853254
  Net Length        :          902.82


  Design Rules
  -----------------------------------
  Total Number of Nets:            91
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.35
  Mapping Optimization:                0.49
  -----------------------------------------
  Overall Compile Time:                2.24
  Overall Compile Wall Clock Time:     2.51

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.07  TNS: 0.23  Number of Violating Paths: 7

  --------------------------------------------------------------------


clock_opt completed Successfully
source scripts/4_routing.tcl
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : low
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Tue May 16 20:38:58 2023

  Beginning initial routing 
  --------------------------

Warning: Unsupported tech file value:  M1:  uShapeMinLength = 0.027.  U shape spacing rule is incompletely specified and will be ignored. (ZRT-091)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   35  Alloctr   35  Proc 2154 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,27.94,26.72)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   35  Alloctr   36  Proc 2154 
Net statistics:
Total number of nets     = 93
Number of nets to route  = 88
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 2154 
Average gCell capacity  7.36     on layer (1)    M1
Average gCell capacity  10.67    on layer (2)    M2
Average gCell capacity  5.35     on layer (3)    M3
Average gCell capacity  5.35     on layer (4)    M4
Average gCell capacity  2.69     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  1.29     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 11.06         on layer (1)    M1
Average number of tracks per gCell 10.82         on layer (2)    M2
Average number of tracks per gCell 5.56  on layer (3)    M3
Average number of tracks per gCell 5.47  on layer (4)    M4
Average number of tracks per gCell 2.88  on layer (5)    M5
Average number of tracks per gCell 2.76  on layer (6)    M6
Average number of tracks per gCell 1.50  on layer (7)    M7
Average number of tracks per gCell 1.47  on layer (8)    M8
Average number of tracks per gCell 0.81  on layer (9)    M9
Average number of tracks per gCell 0.41  on layer (10)   MRDL
Number of gCells = 2720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   35  Alloctr   36  Proc 2154 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   35  Alloctr   36  Proc 2154 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   35  Alloctr   36  Proc 2154 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   35  Alloctr   36  Proc 2154 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.37%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.74%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.74%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.2 4.04 0.00 0.00 0.00 0.37 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.37
M2       64.3 8.09 4.78 5.88 4.41 8.46 2.57 1.10 0.00 0.37 0.00 0.00 0.00 0.00
M3       52.2 20.2 0.00 8.82 0.00 5.15 8.46 0.00 2.94 0.00 2.21 0.00 0.00 0.00
M4       92.6 7.35 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       93.7 0.00 0.00 6.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.8 3.97 0.48 2.10 0.44 1.40 1.10 0.11 0.29 0.04 0.22 0.00 0.00 0.04


Initial. Total Wire Length = 840.05
Initial. Layer M1 wire length = 40.48
Initial. Layer M2 wire length = 445.96
Initial. Layer M3 wire length = 342.81
Initial. Layer M4 wire length = 10.79
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 473
Initial. Via VIA12SQ_C count = 274
Initial. Via VIA23SQ_C count = 197
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   35  Alloctr   36  Proc 2154 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.37%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.74%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.74%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.2 4.04 0.00 0.00 0.00 0.37 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.37
M2       64.3 8.09 4.78 5.88 4.41 8.46 2.57 1.10 0.00 0.37 0.00 0.00 0.00 0.00
M3       52.2 20.2 0.00 8.82 0.00 5.15 8.46 0.00 2.94 0.00 2.21 0.00 0.00 0.00
M4       92.6 7.35 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       93.7 0.00 0.00 6.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.8 3.97 0.48 2.10 0.44 1.40 1.10 0.11 0.29 0.04 0.22 0.00 0.00 0.04


phase1. Total Wire Length = 840.05
phase1. Layer M1 wire length = 40.48
phase1. Layer M2 wire length = 445.96
phase1. Layer M3 wire length = 342.81
phase1. Layer M4 wire length = 10.79
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 473
phase1. Via VIA12SQ_C count = 274
phase1. Via VIA23SQ_C count = 197
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   35  Alloctr   36  Proc 2154 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.18%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.37%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.37%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.2 4.04 0.00 0.00 0.00 0.37 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.37
M2       64.3 8.82 4.78 7.35 8.82 4.41 1.10 0.37 0.00 0.00 0.00 0.00 0.00 0.00
M3       52.2 20.2 0.00 8.82 0.00 5.15 8.09 0.00 3.31 0.00 2.21 0.00 0.00 0.00
M4       92.6 7.35 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       93.7 0.00 0.00 6.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.8 4.04 0.48 2.24 0.88 0.99 0.92 0.04 0.33 0.00 0.22 0.00 0.00 0.04


phase2. Total Wire Length = 840.05
phase2. Layer M1 wire length = 40.48
phase2. Layer M2 wire length = 445.96
phase2. Layer M3 wire length = 342.81
phase2. Layer M4 wire length = 10.79
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 473
phase2. Via VIA12SQ_C count = 274
phase2. Via VIA23SQ_C count = 197
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   35  Alloctr   36  Proc 2154 

Congestion utilization per direction:
Average vertical track utilization   =  7.92 %
Peak    vertical track utilization   = 42.86 %
Average horizontal track utilization =  7.08 %
Peak    horizontal track utilization = 60.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   35  Alloctr   36  Proc 2154 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   35  Alloctr   36  Proc 2154 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   35  Alloctr   35  Proc 2154 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   35  Alloctr   35  Proc 2154 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/16      
Routed partition 2/16      
Routed partition 3/16      
Routed partition 4/16      
Routed partition 5/16      
Routed partition 6/16      
Routed partition 7/16      
Routed partition 8/16      
Routed partition 9/16      
Routed partition 10/16     
Routed partition 11/16     
Routed partition 12/16     
Routed partition 13/16     
Routed partition 14/16     
Routed partition 15/16     
Routed partition 16/16     

Assign Vertical partitions, iteration 0
Routed partition 1/17      
Routed partition 2/17      
Routed partition 3/17      
Routed partition 4/17      
Routed partition 5/17      
Routed partition 6/17      
Routed partition 7/17      
Routed partition 8/17      
Routed partition 9/17      
Routed partition 10/17     
Routed partition 11/17     
Routed partition 12/17     
Routed partition 13/17     
Routed partition 14/17     
Routed partition 15/17     
Routed partition 16/17     
Routed partition 17/17     

Number of wires with overlap after iteration 0 = 234 of 716


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   35  Alloctr   36  Proc 2154 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/16      
Routed partition 2/16      
Routed partition 3/16      
Routed partition 4/16      
Routed partition 5/16      
Routed partition 6/16      
Routed partition 7/16      
Routed partition 8/16      
Routed partition 9/16      
Routed partition 10/16     
Routed partition 11/16     
Routed partition 12/16     
Routed partition 13/16     
Routed partition 14/16     
Routed partition 15/16     
Routed partition 16/16     

Assign Vertical partitions, iteration 1
Routed partition 1/17      
Routed partition 2/17      
Routed partition 3/17      
Routed partition 4/17      
Routed partition 5/17      
Routed partition 6/17      
Routed partition 7/17      
Routed partition 8/17      
Routed partition 9/17      
Routed partition 10/17     
Routed partition 11/17     
Routed partition 12/17     
Routed partition 13/17     
Routed partition 14/17     
Routed partition 15/17     
Routed partition 16/17     
Routed partition 17/17     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   35  Alloctr   36  Proc 2154 

Number of wires with overlap after iteration 1 = 124 of 554


Wire length and via report:
---------------------------
Number of M1 wires: 68            : 0
Number of M2 wires: 298                  VIA12SQ_C: 281
Number of M3 wires: 174                  VIA23SQ_C: 265
Number of M4 wires: 14           VIA34SQ_C: 21
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 554               vias: 567

Total M1 wire length: 49.5
Total M2 wire length: 450.8
Total M3 wire length: 363.8
Total M4 wire length: 25.5
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 889.7

Longest M1 wire length: 20.2
Longest M2 wire length: 13.5
Longest M3 wire length: 16.2
Longest M4 wire length: 10.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   35  Alloctr   35  Proc 2154 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        s386_INIT_RT        
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   40  Alloctr   41  Proc 2154 
Total number of nets = 93, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    232
Routed  2/4 Partitions, Violations =    294
Routed  3/4 Partitions, Violations =    314
Routed  4/4 Partitions, Violations =    322

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      322
        Diff net spacing : 65
        End of line spacing : 10
        Less than minimum edge length : 111
        Less than minimum width : 1
        Same net spacing : 61
        Short : 4
        Via-Metal Concave corner rule : 70

[Iter 0] Elapsed real time: 0:00:35 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:35
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 0 with 4 parts

Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    297
Routed  2/4 Partitions, Violations =    288
Routed  3/4 Partitions, Violations =    269
Routed  4/4 Partitions, Violations =    247

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      247
        Diff net spacing : 33
        End of line spacing : 11
        Less than minimum edge length : 88
        Less than minimum enclosed area : 1
        Same net spacing : 42
        Short : 3
        Via-Metal Concave corner rule : 69

[Iter 1] Elapsed real time: 0:00:55 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:55
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 1 with 4 parts

Updating the database ...
Saving cell s386.CEL;2 as s386_INIT_RT_itr1.
s386_INIT_RT_itr1 saved successfully.
Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    270
Routed  2/4 Partitions, Violations =    286
Routed  3/4 Partitions, Violations =    297
Routed  4/4 Partitions, Violations =    293

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      293
        Diff net spacing : 62
        End of line spacing : 14
        Less than minimum edge length : 104
        Less than minimum width : 1
        Same net spacing : 52
        Special notch spacing : 1
        Via-Metal Concave corner rule : 59

[Iter 2] Elapsed real time: 0:01:16 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:16 total=0:01:16
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 2 with 4 parts

Start DR iteration 3: uniform partition
Routed  1/4 Partitions, Violations =    295
Routed  2/4 Partitions, Violations =    278
Routed  3/4 Partitions, Violations =    269
Routed  4/4 Partitions, Violations =    277

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      277
        Diff net spacing : 44
        End of line spacing : 17
        Less than minimum edge length : 108
        Less than minimum enclosed area : 1
        Less than minimum width : 1
        Same net spacing : 43
        Short : 3
        Via-Metal Concave corner rule : 60

[Iter 3] Elapsed real time: 0:01:44 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:01:43 total=0:01:43
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 3 with 4 parts

Start DR iteration 4: uniform partition
Routed  1/4 Partitions, Violations =    354
Routed  2/4 Partitions, Violations =    312
Routed  3/4 Partitions, Violations =    336
Routed  4/4 Partitions, Violations =    348

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      348
        Diff net spacing : 79
        End of line spacing : 20
        Less than minimum edge length : 118
        Same net spacing : 44
        Short : 9
        Via-Metal Concave corner rule : 71
        Internal-only types : 7

[Iter 4] Elapsed real time: 0:02:19 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:02:18 total=0:02:18
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 4 with 4 parts

Start DR iteration 5: uniform partition
Routed  1/6 Partitions, Violations =    308
Routed  2/6 Partitions, Violations =    324
Routed  3/6 Partitions, Violations =    276
Routed  4/6 Partitions, Violations =    276
Routed  5/6 Partitions, Violations =    254
Routed  6/6 Partitions, Violations =    254

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      254
        Diff net spacing : 59
        End of line spacing : 14
        Less than minimum area : 1
        Less than minimum edge length : 74
        Less than minimum width : 2
        Same net spacing : 37
        Special notch spacing : 1
        Via-Metal Concave corner rule : 66

[Iter 5] Elapsed real time: 0:03:04 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:03:03 total=0:03:04
[Iter 5] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 5] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 5 with 6 parts

Start DR iteration 6: uniform partition
Routed  1/9 Partitions, Violations =    212
Routed  2/9 Partitions, Violations =    274
Routed  3/9 Partitions, Violations =    252
Routed  4/9 Partitions, Violations =    252
Routed  5/9 Partitions, Violations =    250
Routed  6/9 Partitions, Violations =    246
Routed  7/9 Partitions, Violations =    246
Routed  8/9 Partitions, Violations =    246
Routed  9/9 Partitions, Violations =    246

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      246
        Diff net spacing : 41
        End of line spacing : 21
        Less than minimum edge length : 85
        Protrusion length : 2
        Same net spacing : 24
        Short : 3
        Special notch spacing : 1
        Via-Metal Concave corner rule : 69

[Iter 6] Elapsed real time: 0:03:46 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:03:44 total=0:03:46
[Iter 6] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 6] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 6 with 9 parts

Start DR iteration 7: uniform partition
Routed  1/9 Partitions, Violations =    257
Routed  2/9 Partitions, Violations =    299
Routed  3/9 Partitions, Violations =    204
Routed  4/9 Partitions, Violations =    209
Routed  5/9 Partitions, Violations =    196
Routed  6/9 Partitions, Violations =    196
Routed  7/9 Partitions, Violations =    199
Routed  8/9 Partitions, Violations =    199
Routed  9/9 Partitions, Violations =    199

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      199
        Diff net spacing : 24
        End of line spacing : 17
        Less than minimum edge length : 61
        Less than minimum enclosed area : 1
        Less than minimum width : 1
        Same net spacing : 38
        Via-Metal Concave corner rule : 57

[Iter 7] Elapsed real time: 0:04:33 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:04:31 total=0:04:33
[Iter 7] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 7] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 7 with 9 parts

Start DR iteration 8: uniform partition
Routed  1/9 Partitions, Violations =    188
Routed  2/9 Partitions, Violations =    197
Routed  3/9 Partitions, Violations =    216
Routed  4/9 Partitions, Violations =    203
Routed  5/9 Partitions, Violations =    279
Routed  6/9 Partitions, Violations =    279
Routed  7/9 Partitions, Violations =    285
Routed  8/9 Partitions, Violations =    285
Routed  9/9 Partitions, Violations =    285

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      285
        Diff net spacing : 99
        End of line spacing : 24
        Less than minimum edge length : 71
        Less than minimum enclosed area : 1
        Less than minimum width : 2
        Same net spacing : 26
        Short : 4
        Via-Metal Concave corner rule : 58

[Iter 8] Elapsed real time: 0:05:15 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:05:13 total=0:05:15
[Iter 8] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 8] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 8 with 9 parts

Start DR iteration 9: uniform partition
Routed  1/9 Partitions, Violations =    268
Routed  2/9 Partitions, Violations =    177
Routed  3/9 Partitions, Violations =    171
Routed  4/9 Partitions, Violations =    168
Routed  5/9 Partitions, Violations =    166
Routed  6/9 Partitions, Violations =    168
Routed  7/9 Partitions, Violations =    166
Routed  8/9 Partitions, Violations =    164
Routed  9/9 Partitions, Violations =    165

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      165
        Diff net spacing : 34
        End of line spacing : 9
        Less than minimum edge length : 61
        Same net spacing : 15
        Via-Metal Concave corner rule : 46

[Iter 9] Elapsed real time: 0:05:56 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:05:54 total=0:05:55
[Iter 9] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 9] Total (MB): Used   49  Alloctr   49  Proc 2154 

End DR iteration 9 with 9 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:05:56 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:05:54 total=0:05:55
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   35  Alloctr   36  Proc 2154 
[DR: Done] Elapsed real time: 0:05:56 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:05:54 total=0:05:55
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   35  Alloctr   36  Proc 2154 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 22 aligned/redundant DRCs. (ZRT-305)

DR finished with 143 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      143
        Diff net spacing : 19
        End of line spacing : 6
        Less than minimum edge length : 61
        Same net spacing : 11
        Via-Metal Concave corner rule : 46



Total Wire Length =                    990 micron
Total Number of Contacts =             519
Total Number of Wires =                1089
Total Number of PtConns =              273
Total Number of Routed Wires =       1089
Total Routed Wire Length =           976 micron
Total Number of Routed Contacts =       519
        Layer               M1 :        100 micron
        Layer               M2 :        509 micron
        Layer               M3 :        325 micron
        Layer               M4 :         32 micron
        Layer               M5 :         24 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via     VIA45SQ_C(rot) :          7
        Via          VIA34SQ_C :         13
        Via          VIA23SQ_C :         27
        Via     VIA23SQ_C(rot) :        173
        Via        VIA23BAR1_C :          1
        Via   VIA23BAR1_C(rot) :         22
        Via          VIA12SQ_C :        248
        Via     VIA12SQ_C(rot) :         28

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 519 vias)
 
    Layer VIA1       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA2       =  0.00% (0      / 223     vias)
        Un-optimized = 100.00% (223     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 
  Total double via conversion rate    =  0.00% (0 / 519 vias)
 
    Layer VIA1       =  0.00% (0      / 276     vias)
    Layer VIA2       =  0.00% (0      / 223     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 519 vias)
 
    Layer VIA1       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA2       =  0.00% (0      / 223     vias)
        Un-optimized = 100.00% (223     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 

Total number of nets = 93
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 143
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Tue May 16 20:44:56 2023

  Loading design 's386'


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : s386
Version: Q-2019.12
Date   : Tue May 16 20:44:58 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.45
  Critical Path Slack:           0.94
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -0.15
  No. of Hold Violations:        6.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:         30
  Leaf Cell Count:                 81
  Buf/Inv Cell Count:              19
  Buf Cell Count:                   2
  Inv Cell Count:                  17
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        75
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      144.862081
  Noncombinational Area:    39.646465
  Buf/Inv Area:             25.668544
  Total Buffer Area:             4.07
  Total Inverter Area:          21.60
  Macro/Black Box Area:      0.000000
  Net Area:                 19.344707
  Net XLength        :         465.81
  Net YLength        :         564.99
  -----------------------------------
  Cell Area:               184.508547
  Design Area:             203.853254
  Net Length        :         1030.80


  Design Rules
  -----------------------------------
  Total Number of Nets:            91
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.35
  Mapping Optimization:                0.49
  -----------------------------------------
  Overall Compile Time:                2.24
  Overall Compile Wall Clock Time:     2.51

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.06  TNS: 0.15  Number of Violating Paths: 6

  --------------------------------------------------------------------


ROPT:    Running Incremental Optimization Stage             Tue May 16 20:44:58 2023

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 's386'


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 184.5
  Total fixed cell area: 0.0
  Total physical cell area: 184.5
  Core area: (5000 5000 22936 21720)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:44:58 2023
****************************************
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed + Fixed)
Std cell utilization: 61.53%  (726/(1180-0))
(Non-fixed only)
Chip area:            1180     sites, bbox (5.00 5.00 22.94 21.72) um
Std cell area:        726      sites, (non-fixed:726    fixed:0)
                      81       cells, (non-fixed:81     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       21 
Avg. std cell width:  1.50 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 10)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:44:58 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 81) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : s386
  Version: Q-2019.12
  Date   : Tue May 16 20:44:58 2023
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 10 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(27936,26720). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(27936,26720). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Tue May 16 20:44:59 2023
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Tue May 16 20:44:59 2023

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Unsupported tech file value:  M1:  uShapeMinLength = 0.027.  U shape spacing rule is incompletely specified and will be ignored. (ZRT-091)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   28  Alloctr   28  Proc    0 
[ECO: Extraction] Total (MB): Used   31  Alloctr   31  Proc 2154 
Num of eco nets = 93
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   28  Alloctr   28  Proc    0 
[ECO: Init] Total (MB): Used   31  Alloctr   31  Proc 2154 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    157

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      157

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   44  Alloctr   45  Proc 2154 

Total Wire Length =                    991 micron
Total Number of Contacts =             519
Total Number of Wires =                979
Total Number of PtConns =              389
Total Number of Routed Wires =       979
Total Routed Wire Length =           973 micron
Total Number of Routed Contacts =       519
        Layer               M1 :        100 micron
        Layer               M2 :        510 micron
        Layer               M3 :        325 micron
        Layer               M4 :         32 micron
        Layer               M5 :         24 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via     VIA45SQ_C(rot) :          7
        Via          VIA34SQ_C :         13
        Via          VIA23SQ_C :         27
        Via     VIA23SQ_C(rot) :        173
        Via        VIA23BAR1_C :          1
        Via   VIA23BAR1_C(rot) :         22
        Via          VIA12SQ_C :        248
        Via     VIA12SQ_C(rot) :         28

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 519 vias)
 
    Layer VIA1       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA2       =  0.00% (0      / 223     vias)
        Un-optimized = 100.00% (223     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 
  Total double via conversion rate    =  0.00% (0 / 519 vias)
 
    Layer VIA1       =  0.00% (0      / 276     vias)
    Layer VIA2       =  0.00% (0      / 223     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 519 vias)
 
    Layer VIA1       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA2       =  0.00% (0      / 223     vias)
        Un-optimized = 100.00% (223     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 
Total number of nets = 93, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    141
Routed  2/4 Partitions, Violations =    136
Routed  3/4 Partitions, Violations =    135
Routed  4/4 Partitions, Violations =    130

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      130
        Diff net spacing : 29
        End of line spacing : 10
        Less than minimum edge length : 38
        Same net spacing : 13
        Via-Metal Concave corner rule : 40

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   44  Alloctr   45  Proc 2154 

End DR iteration 0 with 4 parts

Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    136
Routed  2/4 Partitions, Violations =    130
Routed  3/4 Partitions, Violations =    131
Routed  4/4 Partitions, Violations =    140

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      140
        Diff net spacing : 25
        End of line spacing : 10
        Less than minimum edge length : 46
        Less than minimum width : 1
        Same net spacing : 19
        Via-Metal Concave corner rule : 39

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   44  Alloctr   45  Proc 2154 

End DR iteration 1 with 4 parts

Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    174
Routed  2/4 Partitions, Violations =    170
Routed  3/4 Partitions, Violations =    190
Routed  4/4 Partitions, Violations =    199

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      199
        Diff net spacing : 71
        End of line spacing : 12
        Less than minimum edge length : 59
        Same net spacing : 21
        Via-Metal Concave corner rule : 36

[Iter 2] Elapsed real time: 0:00:28 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used   44  Alloctr   45  Proc 2154 

End DR iteration 2 with 4 parts

Start DR iteration 3: uniform partition
Routed  1/4 Partitions, Violations =    181
Routed  2/4 Partitions, Violations =    178
Routed  3/4 Partitions, Violations =    182
Routed  4/4 Partitions, Violations =    193

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      193
        Diff net spacing : 61
        End of line spacing : 11
        Less than minimum edge length : 58
        Less than minimum width : 1
        Same net spacing : 22
        Via-Metal Concave corner rule : 40

[Iter 3] Elapsed real time: 0:00:48 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:48
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used   44  Alloctr   45  Proc 2154 

End DR iteration 3 with 4 parts

Start DR iteration 4: uniform partition
Routed  1/4 Partitions, Violations =    188
Routed  2/4 Partitions, Violations =    189
Routed  3/4 Partitions, Violations =    178
Routed  4/4 Partitions, Violations =    176

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      176
        Diff net spacing : 37
        End of line spacing : 17
        Less than minimum edge length : 52
        Same net spacing : 21
        Via-Metal Concave corner rule : 49

[Iter 4] Elapsed real time: 0:01:09 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used   44  Alloctr   45  Proc 2154 

End DR iteration 4 with 4 parts

Stop DR since reached max number of iterations

Information: Merged away 36 aligned/redundant DRCs. (ZRT-305)

DR finished with 140 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      140
        Diff net spacing : 18
        End of line spacing : 11
        Less than minimum edge length : 50
        Same net spacing : 12
        Via-Metal Concave corner rule : 49


Total Wire Length =                    986 micron
Total Number of Contacts =             511
Total Number of Wires =                1052
Total Number of PtConns =              337
Total Number of Routed Wires =       1052
Total Routed Wire Length =           970 micron
Total Number of Routed Contacts =       511
        Layer               M1 :        101 micron
        Layer               M2 :        504 micron
        Layer               M3 :        326 micron
        Layer               M4 :         32 micron
        Layer               M5 :         24 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via     VIA45SQ_C(rot) :          7
        Via          VIA34SQ_C :         13
        Via          VIA23SQ_C :         63
        Via     VIA23SQ_C(rot) :        134
        Via   VIA23BAR1_C(rot) :         19
        Via          VIA12SQ_C :        245
        Via     VIA12SQ_C(rot) :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
        Un-optimized = 100.00% (216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 
  Total double via conversion rate    =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
        Un-optimized = 100.00% (216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:01:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   36  Alloctr   37  Proc 2154 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      140
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   36  Alloctr   37  Proc 2154 
[DR] Elapsed real time: 0:01:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   31  Alloctr   31  Proc 2154 
[DR: Done] Elapsed real time: 0:01:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   31  Alloctr   31  Proc 2154 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = n59
Net 2 = n57
Net 3 = n58
Net 4 = n56
Net 5 = n54
Net 6 = n9
Net 7 = n69
Net 8 = n70
Net 9 = n71
Net 10 = n34
Net 11 = n23
Net 12 = Lv13_D_6
Net 13 = n29
Net 14 = n5
Net 15 = n35
Net 16 = n41
Net 17 = n45
Net 18 = n16
Net 19 = n37
Net 20 = n10
Net 21 = n18
Net 22 = n19
Net 23 = n43
Net 24 = n8
Net 25 = n20
Net 26 = n27
Net 27 = v4
Net 28 = n24
Net 29 = n22
Net 30 = v7
Net 31 = v8
Net 32 = Lv13_D_2
Net 33 = v9
Net 34 = Lv13_D_3
Net 35 = v10
Net 36 = Lv13_D_4
Net 37 = v11
Net 38 = Lv13_D_5
Net 39 = v12
Net 40 = n39
Net 41 = n4
Net 42 = n64
Net 43 = n65
Net 44 = n28
Net 45 = n1
Net 46 = n46
Net 47 = n44
Net 48 = n13
Net 49 = n17
Net 50 = v5
Net 51 = n52
Net 52 = n31
Net 53 = n33
Net 54 = n15
Total number of changed nets = 54 (out of 93)

[DR: Done] Elapsed real time: 0:01:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   31  Alloctr   31  Proc 2154 
[ECO: DR] Elapsed real time: 0:01:10 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[ECO: DR] Stage (MB): Used   28  Alloctr   28  Proc    0 
[ECO: DR] Total (MB): Used   31  Alloctr   31  Proc 2154 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 140 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      140
        Diff net spacing : 18
        End of line spacing : 11
        Less than minimum edge length : 50
        Same net spacing : 12
        Via-Metal Concave corner rule : 49



Total Wire Length =                    986 micron
Total Number of Contacts =             511
Total Number of Wires =                1052
Total Number of PtConns =              337
Total Number of Routed Wires =       1052
Total Routed Wire Length =           970 micron
Total Number of Routed Contacts =       511
        Layer               M1 :        101 micron
        Layer               M2 :        504 micron
        Layer               M3 :        326 micron
        Layer               M4 :         32 micron
        Layer               M5 :         24 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via     VIA45SQ_C(rot) :          7
        Via          VIA34SQ_C :         13
        Via          VIA23SQ_C :         63
        Via     VIA23SQ_C(rot) :        134
        Via   VIA23BAR1_C(rot) :         19
        Via          VIA12SQ_C :        245
        Via     VIA12SQ_C(rot) :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
        Un-optimized = 100.00% (216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 
  Total double via conversion rate    =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
        Un-optimized = 100.00% (216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 

Total number of nets = 93
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 140
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    986 micron
Total Number of Contacts =             511
Total Number of Wires =                1052
Total Number of PtConns =              337
Total Number of Routed Wires =       1052
Total Routed Wire Length =           970 micron
Total Number of Routed Contacts =       511
        Layer               M1 :        101 micron
        Layer               M2 :        504 micron
        Layer               M3 :        326 micron
        Layer               M4 :         32 micron
        Layer               M5 :         24 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via     VIA45SQ_C(rot) :          7
        Via          VIA34SQ_C :         13
        Via          VIA23SQ_C :         63
        Via     VIA23SQ_C(rot) :        134
        Via   VIA23BAR1_C(rot) :         19
        Via          VIA12SQ_C :        245
        Via     VIA12SQ_C(rot) :         30

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
        Un-optimized = 100.00% (216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 
  Total double via conversion rate    =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 511 vias)
 
    Layer VIA1       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer VIA2       =  0.00% (0      / 216     vias)
        Un-optimized = 100.00% (216     vias)
    Layer VIA3       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
    Layer VIA4       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 54 nets
[ECO: End] Elapsed real time: 0:01:10 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 2154 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Tue May 16 20:46:09 2023

  Loading design 's386'


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : s386
Version: Q-2019.12
Date   : Tue May 16 20:46:11 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.44
  Critical Path Slack:           0.94
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -0.17
  No. of Hold Violations:        6.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:         30
  Leaf Cell Count:                 81
  Buf/Inv Cell Count:              19
  Buf Cell Count:                   2
  Inv Cell Count:                  17
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        75
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      144.862081
  Noncombinational Area:    39.646465
  Buf/Inv Area:             25.668544
  Total Buffer Area:             4.07
  Total Inverter Area:          21.60
  Macro/Black Box Area:      0.000000
  Net Area:                 19.344707
  Net XLength        :         466.30
  Net YLength        :         562.14
  -----------------------------------
  Cell Area:               184.508547
  Design Area:             203.853254
  Net Length        :         1028.44


  Design Rules
  -----------------------------------
  Total Number of Nets:            91
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.35
  Mapping Optimization:                0.49
  -----------------------------------------
  Overall Compile Time:                2.27
  Overall Compile Wall Clock Time:     2.58

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.06  TNS: 0.17  Number of Violating Paths: 6

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0616 TNS: 0.1678  Number of Violating Path: 6
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 140 
source scripts/5_extract_final.tcl

  Loading design 's386'


Warning: Port 'GND' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'VDD' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Incremental extraction not triggered due to too many changes.  (RCEX-091)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: design is either fully routed or in placement stage.
Writing SPEF to extracted/outputs/s386_extracted.spef.max ...
Writing SPEF to extracted/outputs/s386_extracted.spef.min ...
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/js4684@drexel.edu/SeniorDesign/eda-pipeline/Outputs/synopsys_s386_2/extracted/outputs/s386_extracted.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Generating description for top level cell.
Processing module dff_1
Processing module dff_2
Processing module dff_3
Processing module dff_4
Processing module dff_5
Processing module dff_0
Processing module s386
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named s386_extracted. (UIG-5)

Thank you...

