
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/Xilinx/Vivado/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/Xilinx/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kdlin' on host 'correlator2.fnal.gov' (Linux_x86_64 version 3.10.0-957.21.3.el7.x86_64) on Wed Jan 06 13:59:50 CST 2021
INFO: [HLS 200-10] On os "Scientific Linux release 7.9 (Nitrogen)"
INFO: [HLS 200-10] In directory '/home/kdlin/hls4ml/example-models/deepcalo_wrapper'
INFO: [HLS 200-10] Opening and resetting project '/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding design file 'firmware/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/alveo_hls4ml.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
em_barrel [0][0] empty =1
em_barrel [0][1] empty =1
em_barrel [0][2] empty =1
em_barrel [0][3] empty =1
bigbuf complete
post wrapper
em_barrel [0][0] empty =1
em_barrel [0][1] empty =1
em_barrel [0][2] empty =1
em_barrel [0][3] empty =1
bigbuf complete
------------------
inf start
inf end
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.77' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.76' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.75' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.74' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.73' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.72' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.71' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.70' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.69' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.68' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.67' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.66' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.65' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.64' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.63' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.62' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.61' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.60' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.59' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.58' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.57' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.56' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.55' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.54' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.53' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.52' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.51' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.50' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.49' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.48' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.47' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.46' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.45' contains leftover data, which may result in RTL simulation hanging.
post wrapper
em_barrel [0][0] empty =1
em_barrel [0][1] empty =1
em_barrel [0][2] empty =1
em_barrel [0][3] empty =1
bigbuf complete
------------------
inf start
inf end
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126930' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126929' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126928' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126927' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126926' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126925' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126924' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126923' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126922' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126921' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126920' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126919' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126918' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126917' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126916' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126915' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126914' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126913' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126912' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126911' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126910' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126909' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126908' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126907' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126906' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126905' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126904' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126903' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126902' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126901' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126900' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126899' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126898' contains leftover data, which may result in RTL simulation hanging.
post wrapper
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m15s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-10] Analyzing design file 'firmware/alveo_hls4ml.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/nnet_utils/nnet_dense.h:165:9
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: firmware/nnet_utils/nnet_conv2d_large.h:601:24
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: firmware/nnet_utils/nnet_pooling.h:331:19
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: firmware/alveo_hls4ml.cpp:92:25
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/nnet_utils/nnet_dense.h:165:9
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: firmware/nnet_utils/nnet_conv2d_large.h:601:24
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: firmware/nnet_utils/nnet_pooling.h:331:19
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/myproject.cpp:218:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 460.191 ; gain = 4.266 ; free physical = 48871 ; free virtual = 115403
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 460.191 ; gain = 4.266 ; free physical = 48871 ; free virtual = 115403
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:292) in function 'void nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(hls::stream<FORWARD_REFERENCE>*, ap_shift_reg<FORWARD_REFERENCE, ((FORWARD_REFERENCE::in_width) + (FORWARD_REFERENCE::pad_left)) + (FORWARD_REFERENCE::pad_right)> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:292) in function 'void nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(hls::stream<FORWARD_REFERENCE>*, ap_shift_reg<FORWARD_REFERENCE, ((FORWARD_REFERENCE::in_width) + (FORWARD_REFERENCE::pad_left)) + (FORWARD_REFERENCE::pad_right)> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE*)' completely.
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_conv2d_large.h:258).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_large.h:541).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_conv2d_large.h:498).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_conv2d_large.h:299).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:258).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_large.h:541).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:498).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_conv2d_large.h:258).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (firmware/nnet_utils/nnet_dense_large.h:541).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_image<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_conv2d_large.h:498).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_right_small<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' into 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' (firmware/nnet_utils/nnet_conv2d_large.h:299).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:05 ; elapsed = 00:06:09 . Memory (MB): peak = 1388.059 ; gain = 932.133 ; free physical = 48023 ; free virtual = 114577
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_pooling.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' (firmware/nnet_utils/nnet_pooling.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'myproject_in' (firmware/myproject.cpp:123) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'myproject_in' (firmware/myproject.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'myproject_in' (firmware/myproject.cpp:135) automatically.
WARNING: [SYNCHK 200-23] firmware/alveo_hls4ml.cpp:138: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:06 ; elapsed = 00:06:10 . Memory (MB): peak = 1388.059 ; gain = 932.133 ; free physical = 48025 ; free virtual = 114581
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv2d_large.h:107) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv2d_large.h:107) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (firmware/alveo_hls4ml.cpp:127) in function 'alveo_hls4ml' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' (firmware/nnet_utils/nnet_pooling.h:205:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:72) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_conv2d_large.h:516:53).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:72) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_conv2d_large.h:516:53).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_pooling.h:205:72).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' (firmware/nnet_utils/nnet_pooling.h:12:25).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large.h:72) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_conv2d_large.h:106:51).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_conv2d_large.h:516:53).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:127:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::upsampling2d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_upsampling2d.h:160:29).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (firmware/nnet_utils/nnet_upsampling2d.h:173) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/alveo_hls4ml.cpp:122) in function 'alveo_hls4ml' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/alveo_hls4ml.cpp:127) in function 'alveo_hls4ml' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/alveo_hls4ml.cpp:132) in function 'alveo_hls4ml' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1' (firmware/alveo_hls4ml.cpp:153) in function 'alveo_hls4ml' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/alveo_hls4ml.cpp:167) in function 'alveo_hls4ml' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:224) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_pooling.h:249) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_pooling.h:253) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:288) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:477) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:492) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:59) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:77) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:86) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:121) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:248) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:251) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:524) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:536) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:544) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4' (firmware/nnet_utils/nnet_conv2d_large.h:554) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv2d_large.h:556) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:477) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:492) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:59) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:77) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:86) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:121) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:248) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:251) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:524) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:536) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:544) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4' (firmware/nnet_utils/nnet_conv2d_large.h:554) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv2d_large.h:556) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:224) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_pooling.h:249) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_pooling.h:253) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_pooling.h:13) in function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:288) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:477) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:492) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:129) in function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:59) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_dense_large.h:77) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:86) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:121) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:248) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:251) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:106) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:108) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:109) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:115) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv2d_large.h:117) in function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:524) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:533) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:536) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_conv2d_large.h:544) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4' (firmware/nnet_utils/nnet_conv2d_large.h:554) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv2d_large.h:556) in function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_batchnorm.h:132) in function 'nnet::normalize_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (firmware/myproject.cpp:222) in function 'myproject' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_upsampling2d.h:167) in function 'nnet::upsampling2d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_upsampling2d.h:173) in function 'nnet::upsampling2d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_upsampling2d.h:175) in function 'nnet::upsampling2d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.3'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'pool.V' (firmware/nnet_utils/nnet_pooling.h:251) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:285) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:460) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:466) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w13.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:521) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:460) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:466) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 256.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:521) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.4'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'pool.V' (firmware/nnet_utils/nnet_pooling.h:251) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:285) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:460) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V' (firmware/nnet_utils/nnet_conv2d_large.h:466) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w4.V'  in dimension 1 with a block factor of 320.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_conv2d_large.h:521) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 's3.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.5'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:285) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:285) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:245) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in_row.V'  in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:220) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:220) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_buf.V.V' (firmware/alveo_hls4ml.cpp:112) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_buf' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer54b_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) .
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_buf.V.V' (firmware/alveo_hls4ml.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpdata.V.V' (firmware/nnet_utils/nnet_pooling.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer54b_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ptmp.V.V' (firmware/nnet_utils/nnet_conv2d_large.h:580) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_buf.V.V' (firmware/alveo_hls4ml.cpp:112) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_buf'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.4' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.3' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.2' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'out_buf'  accessed through non-constant indices on dimension 1 (firmware/myproject.cpp:226:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:80:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:80:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'tmplayer_in.V' (firmware/nnet_utils/nnet_conv2d_large.h:490) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:80:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (firmware/nnet_utils/nnet_dense_large.h:123->firmware/nnet_utils/nnet_dense_large.h:541) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'myproject_in' (firmware/myproject.cpp:123) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'myproject_in' (firmware/myproject.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_2d_large_cl2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'myproject_in' (firmware/myproject.cpp:135) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_batchnorm.h:127:1) to 'nnet::normalize_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' by setting 'scale.V' to 's3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_batchnorm.h:127:1) to 'nnet::normalize_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' by setting 'bias.V' to 'b3.V'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject.cpp:218) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 1 process function(s): 
	 'myproject_Loop_1_proc491'.
INFO: [XFORM 203-712] Applying dataflow to function 'alveo_hls4ml', detected/extracted 1 process function(s): 
	 'Block__proc492'.
INFO: [XFORM 203-602] Inlining function 'fillWeights<147456u>' into 'Block__proc492' (firmware/alveo_hls4ml.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'fillWeights<294912u>' into 'Block__proc492' (firmware/alveo_hls4ml.cpp:101) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_large.h:72:20)...256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_large.h:72:20)...320 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (firmware/nnet_utils/nnet_dense_large.h:72:20)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:15:46 ; elapsed = 00:15:50 . Memory (MB): peak = 2136.648 ; gain = 1680.723 ; free physical = 47569 ; free virtual = 114130
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'iWeightsIn.V' as a bitwidth mismatch was detected between port 'iWeightsIn.V' and its bundle 'gmem' (16 vs. 512)(firmware/alveo_hls4ml.cpp:46:5). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'iWeightsIn.V' as a bitwidth mismatch was detected between port 'iWeightsIn.V' and its bundle 'gmem' (16 vs. 512)(firmware/alveo_hls4ml.cpp:46:5). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'zeropad' (firmware/nnet_utils/nnet_conv2d_large.h:516:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'zeropad.1' (firmware/nnet_utils/nnet_conv2d_large.h:516:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'zeropad.2' (firmware/nnet_utils/nnet_conv2d_large.h:516:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::upsampling2d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'upsampling2d_stream' (firmware/nnet_utils/nnet_upsampling2d.h:160:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:93:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'pooling2d_cl' (firmware/nnet_utils/nnet_pooling.h:205:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' to 'pooling2d_cl.1' (firmware/nnet_utils/nnet_pooling.h:205:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' to 'pool_op' (firmware/nnet_utils/nnet_pooling.h:12:19)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' to 'normalize_stream.0.0' (firmware/nnet_utils/nnet_batchnorm.h:127:6)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:72:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:72:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' to 'dense_large.2' (firmware/nnet_utils/nnet_dense_large.h:72:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'conv_2d_large_cl_nop' (firmware/nnet_utils/nnet_conv2d_large.h:132:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_2d_large_cl_nop.1' (firmware/nnet_utils/nnet_conv2d_large.h:132:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_nopad_pad<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'conv_2d_large_cl_nop.2' (firmware/nnet_utils/nnet_conv2d_large.h:132:7)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'cnnshift_arr' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'cnnshift_arr.1' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift_arr<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'cnnshift_arr.2' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'cnnshift' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::cnnshift<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' to 'cnnshift.1' (firmware/nnet_utils/nnet_conv2d_large.h:118:1)
WARNING: [XFORM 203-631] Renaming function 'myproject_Loop_1_proc491' to 'myproject_Loop_1_pro' (firmware/myproject.cpp:218:33)
WARNING: [XFORM 203-631] Renaming function 'fillWeights<589824u>3' to 'fillWeights3' (firmware/alveo_hls4ml.cpp:44:28)
INFO: [XFORM 203-811] Inferring bus burst read of length 77 on port 'in.V' (firmware/alveo_hls4ml.cpp:125:2).
INFO: [XFORM 203-811] Inferring bus burst write of length 182 on port 'in.V' (firmware/alveo_hls4ml.cpp:170:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:19:49 ; elapsed = 00:19:52 . Memory (MB): peak = 2136.648 ; gain = 1680.723 ; free physical = 47567 ; free virtual = 114129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'alveo_hls4ml' ...
WARNING: [SYN 201-103] Legalizing function name 'fillWeights<589824u>' to 'fillWeights_589824u_s'.
WARNING: [SYN 201-103] Legalizing function name 'normalize_stream.0.0' to 'normalize_stream_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad.1' to 'zeropad_1'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr.1' to 'cnnshift_arr_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl_nop.1' to 'conv_2d_large_cl_nop_1'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad.2' to 'zeropad_2'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift_arr.2' to 'cnnshift_arr_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.2' to 'dense_large_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl_nop.2' to 'conv_2d_large_cl_nop_2'.
WARNING: [SYN 201-103] Legalizing function name 'cnnshift.1' to 'cnnshift_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl.1' to 'pooling2d_cl_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc492' to 'Block_proc492'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fillWeights_589824u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1196.27 seconds; current allocated memory: 752.534 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 752.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fillWeights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 752.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 752.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsampling2d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'upsampling2d_stream'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'layer2_out_V_V_0' (firmware/nnet_utils/nnet_upsampling2d.h:178) and fifo write on port 'layer2_out_V_V_0' (firmware/nnet_utils/nnet_upsampling2d.h:178).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'layer2_out_V_V_0' (firmware/nnet_utils/nnet_upsampling2d.h:178) and fifo write on port 'layer2_out_V_V_0' (firmware/nnet_utils/nnet_upsampling2d.h:178).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'layer2_out_V_V_0' (firmware/nnet_utils/nnet_upsampling2d.h:178) and fifo write on port 'layer2_out_V_V_0' (firmware/nnet_utils/nnet_upsampling2d.h:178).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'layer2_out_V_V_0' (firmware/nnet_utils/nnet_upsampling2d.h:178) and fifo write on port 'layer2_out_V_V_0' (firmware/nnet_utils/nnet_upsampling2d.h:178).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 753.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 753.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_stream_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'normalize_stream.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 753.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 753.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.52 seconds; current allocated memory: 757.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 758.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 759.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 759.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 759.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 759.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 762.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.31 seconds; current allocated memory: 770.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_nop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 771.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 772.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 773.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 773.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pool_op'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 773.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 773.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pooling2d_cl'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret_i', firmware/nnet_utils/nnet_pooling.h:255) to 'cnnshift' and fifo write on port 'tmpdata[0].V.V', firmware/nnet_utils/nnet_pooling.h:220 (firmware/nnet_utils/nnet_pooling.h:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 774.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 776.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.52 seconds; current allocated memory: 779.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 781.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 781.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 782.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 785.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 791.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_nop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.24 seconds; current allocated memory: 792.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 795.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.07 seconds; current allocated memory: 800.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.76 seconds; current allocated memory: 803.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_arr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift_arr.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.64 seconds; current allocated memory: 803.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 804.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.1 seconds; current allocated memory: 811.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.61 seconds; current allocated memory: 821.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_nop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.4 seconds; current allocated memory: 824.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 828.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnshift_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cnnshift.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 829.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 830.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pooling2d_cl.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret_i', firmware/nnet_utils/nnet_pooling.h:255) to 'cnnshift.1' and fifo write on port 'tmpdata[0].V.V', firmware/nnet_utils/nnet_pooling.h:220 (firmware/nnet_utils/nnet_pooling.h:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 831.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 835.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 839.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.39 seconds; current allocated memory: 848.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_Loop_1_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.39 seconds; current allocated memory: 850.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 853.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 855.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 857.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.95 seconds; current allocated memory: 866.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.7 seconds; current allocated memory: 877.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.81 seconds; current allocated memory: 880.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 883.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fillWeights_589824u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fillWeights_589824u_s_w40_V' to 'fillWeights_58982bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fillWeights_589824u_s'.
INFO: [HLS 200-111]  Elapsed time: 4.58 seconds; current allocated memory: 886.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fillWeights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fillWeights3'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 887.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsampling2d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layer_in_row_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsampling2d_stream'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 887.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_stream_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'alveo_hls4ml_mul_mul_16s_9ns_25_1_1' to 'alveo_hls4ml_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_stream_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 889.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_9' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad_1'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 892.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_127' to 'cnnshift_arr_1_ladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_123' to 'cnnshift_arr_1_laeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_119' to 'cnnshift_arr_1_lafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_115' to 'cnnshift_arr_1_lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_126' to 'cnnshift_arr_1_lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_122' to 'cnnshift_arr_1_laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_118' to 'cnnshift_arr_1_lajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_114' to 'cnnshift_arr_1_lakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_125' to 'cnnshift_arr_1_lalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_121' to 'cnnshift_arr_1_lamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_117' to 'cnnshift_arr_1_lancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_113' to 'cnnshift_arr_1_laocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_124' to 'cnnshift_arr_1_lapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_120' to 'cnnshift_arr_1_laqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_116' to 'cnnshift_arr_1_larcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_1_layer_in_row_Array_V_112' to 'cnnshift_arr_1_lasc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_1'.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 902.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'alveo_hls4ml_mul_mul_16s_16s_26_1_1' to 'alveo_hls4ml_mul_tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 903.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'alveo_hls4ml_mux_1287_16_1_1' to 'alveo_hls4ml_mux_udo' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 5123 from HDL expression: ((exitcond25_i_reg_15227 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_udo': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 921.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_nop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_nop_1'.
INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 947.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_15' to 'cnnshift_layer_invdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_14' to 'cnnshift_layer_inwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_7' to 'cnnshift_layer_inxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_6' to 'cnnshift_layer_inyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_5' to 'cnnshift_layer_inzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_4' to 'cnnshift_layer_inAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_3' to 'cnnshift_layer_inBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_2' to 'cnnshift_layer_inCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_1' to 'cnnshift_layer_inDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V' to 'cnnshift_layer_inEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_13' to 'cnnshift_layer_inFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_12' to 'cnnshift_layer_inGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_11' to 'cnnshift_layer_inHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_10' to 'cnnshift_layer_inIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_9' to 'cnnshift_layer_inJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_layer_in_row_Array_V_8' to 'cnnshift_layer_inKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 951.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_op'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 953.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 956.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_8' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad'.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 962.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_79' to 'cnnshift_arr_layeLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_63' to 'cnnshift_arr_layeMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_78' to 'cnnshift_arr_layeNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_62' to 'cnnshift_arr_layeOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_71' to 'cnnshift_arr_layePgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_55' to 'cnnshift_arr_layeQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_70' to 'cnnshift_arr_layeRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_54' to 'cnnshift_arr_layeShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_69' to 'cnnshift_arr_layeThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_53' to 'cnnshift_arr_layeUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_68' to 'cnnshift_arr_layeVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_52' to 'cnnshift_arr_layeWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_67' to 'cnnshift_arr_layeXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_51' to 'cnnshift_arr_layeYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_66' to 'cnnshift_arr_layeZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_50' to 'cnnshift_arr_laye0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_65' to 'cnnshift_arr_laye1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_49' to 'cnnshift_arr_laye2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_64' to 'cnnshift_arr_laye3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_48' to 'cnnshift_arr_laye4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_77' to 'cnnshift_arr_laye5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_61' to 'cnnshift_arr_laye6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_76' to 'cnnshift_arr_laye7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_60' to 'cnnshift_arr_laye8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_75' to 'cnnshift_arr_laye9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_59' to 'cnnshift_arr_layebak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_74' to 'cnnshift_arr_layebbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_58' to 'cnnshift_arr_layebck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_73' to 'cnnshift_arr_layebdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_57' to 'cnnshift_arr_layebek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_72' to 'cnnshift_arr_layebfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_layer_in_row_Array_V_56' to 'cnnshift_arr_layebgk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr'.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 972.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'alveo_hls4ml_mux_2568_16_1_1' to 'alveo_hls4ml_mux_bhl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_bhl': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 987.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_nop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_nop'.
INFO: [HLS 200-111]  Elapsed time: 4.77 seconds; current allocated memory: 1011.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_10' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad_2'.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1019.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_arr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_159' to 'cnnshift_arr_2_labil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_111' to 'cnnshift_arr_2_labjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_158' to 'cnnshift_arr_2_labkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_110' to 'cnnshift_arr_2_labll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_147' to 'cnnshift_arr_2_labml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_99' to 'cnnshift_arr_2_labnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_136' to 'cnnshift_arr_2_labom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_88' to 'cnnshift_arr_2_labpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_133' to 'cnnshift_arr_2_labqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_85' to 'cnnshift_arr_2_labrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_132' to 'cnnshift_arr_2_labsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_84' to 'cnnshift_arr_2_labtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_131' to 'cnnshift_arr_2_labun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_83' to 'cnnshift_arr_2_labvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_130' to 'cnnshift_arr_2_labwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_82' to 'cnnshift_arr_2_labxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_129' to 'cnnshift_arr_2_labyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_81' to 'cnnshift_arr_2_labzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_128' to 'cnnshift_arr_2_labAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_80' to 'cnnshift_arr_2_labBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_157' to 'cnnshift_arr_2_labCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_109' to 'cnnshift_arr_2_labDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_156' to 'cnnshift_arr_2_labEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_108' to 'cnnshift_arr_2_labFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_155' to 'cnnshift_arr_2_labGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_107' to 'cnnshift_arr_2_labHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_154' to 'cnnshift_arr_2_labIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_106' to 'cnnshift_arr_2_labJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_153' to 'cnnshift_arr_2_labKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_105' to 'cnnshift_arr_2_labLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_152' to 'cnnshift_arr_2_labMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_104' to 'cnnshift_arr_2_labNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_151' to 'cnnshift_arr_2_labOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_103' to 'cnnshift_arr_2_labPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_150' to 'cnnshift_arr_2_labQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_102' to 'cnnshift_arr_2_labRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_149' to 'cnnshift_arr_2_labSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_101' to 'cnnshift_arr_2_labTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_148' to 'cnnshift_arr_2_labUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_100' to 'cnnshift_arr_2_labVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_146' to 'cnnshift_arr_2_labWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_98' to 'cnnshift_arr_2_labXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_145' to 'cnnshift_arr_2_labYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_97' to 'cnnshift_arr_2_labZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_144' to 'cnnshift_arr_2_lab0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_96' to 'cnnshift_arr_2_lab1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_143' to 'cnnshift_arr_2_lab2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_95' to 'cnnshift_arr_2_lab3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_142' to 'cnnshift_arr_2_lab4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_94' to 'cnnshift_arr_2_lab5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_141' to 'cnnshift_arr_2_lab6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_93' to 'cnnshift_arr_2_lab7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_140' to 'cnnshift_arr_2_lab8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_92' to 'cnnshift_arr_2_lab9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_139' to 'cnnshift_arr_2_lacau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_91' to 'cnnshift_arr_2_lacbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_138' to 'cnnshift_arr_2_laccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_90' to 'cnnshift_arr_2_lacdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_137' to 'cnnshift_arr_2_laceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_89' to 'cnnshift_arr_2_lacfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_135' to 'cnnshift_arr_2_lacgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_87' to 'cnnshift_arr_2_lachv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_134' to 'cnnshift_arr_2_laciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_arr_2_layer_in_row_Array_V_86' to 'cnnshift_arr_2_lacjv' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'cnnshift_arr_2' is 5233 from HDL expression: ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_arr_2'.
INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_2' is 8197 from HDL expression: ((exitcond25_i_reg_20176 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_2'.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_nop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_nop_2'.
INFO: [HLS 200-111]  Elapsed time: 11.51 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnshift_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_47' to 'cnnshift_1_layer_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_46' to 'cnnshift_1_layer_clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_35' to 'cnnshift_1_layer_cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_24' to 'cnnshift_1_layer_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_21' to 'cnnshift_1_layer_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_20' to 'cnnshift_1_layer_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_19' to 'cnnshift_1_layer_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_18' to 'cnnshift_1_layer_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_17' to 'cnnshift_1_layer_csw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_16' to 'cnnshift_1_layer_ctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_45' to 'cnnshift_1_layer_cux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_44' to 'cnnshift_1_layer_cvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_43' to 'cnnshift_1_layer_cwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_42' to 'cnnshift_1_layer_cxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_41' to 'cnnshift_1_layer_cyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_40' to 'cnnshift_1_layer_czy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_39' to 'cnnshift_1_layer_cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_38' to 'cnnshift_1_layer_cBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_37' to 'cnnshift_1_layer_cCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_36' to 'cnnshift_1_layer_cDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_34' to 'cnnshift_1_layer_cEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_33' to 'cnnshift_1_layer_cFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_32' to 'cnnshift_1_layer_cGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_31' to 'cnnshift_1_layer_cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_30' to 'cnnshift_1_layer_cIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_29' to 'cnnshift_1_layer_cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_28' to 'cnnshift_1_layer_cKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_27' to 'cnnshift_1_layer_cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_26' to 'cnnshift_1_layer_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_25' to 'cnnshift_1_layer_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_23' to 'cnnshift_1_layer_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnshift_1_layer_in_row_Array_V_22' to 'cnnshift_1_layer_cPA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnshift_1'.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pReset_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_in_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_1'.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_in'.
INFO: [HLS 200-111]  Elapsed time: 5 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_Loop_1_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_Loop_1_pro'.
INFO: [HLS 200-111]  Elapsed time: 7.43 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 5.24 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_w_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_w_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_w_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_w' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fillWeights_s' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Block_proc492_in_bigbuf_V' to 'Block_proc492_in_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc492_out_bigbuf_V' to 'Block_proc492_outcRA' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc492'.
INFO: [HLS 200-111]  Elapsed time: 6.99 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_weights1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_weights2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_weights3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in_weights4_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alveo_hls4ml' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'in_weights1_V', 'in_weights2_V', 'in_weights3_V', 'in_weights4_V' and 'out_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml'.
INFO: [HLS 200-111]  Elapsed time: 14.12 seconds; current allocated memory: 1.190 GB.
INFO: [RTMG 210-278] Implementing memory 'fillWeights_58982bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w4_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w9_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_2_w13_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_V_0_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_V_1_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_V_2_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_V_3_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_V_4_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_V_0_U(fifo_w16_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_V_1_U(fifo_w16_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_V_2_U(fifo_w16_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_V_3_U(fifo_w16_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_V_4_U(fifo_w16_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_0_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_1_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_2_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_3_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_4_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_5_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_6_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_7_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_8_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_9_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_10_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_11_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_12_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_13_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_14_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_15_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_V_16_U(fifo_w16_d200_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_0_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_1_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_2_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_3_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_4_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_5_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_6_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_7_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_8_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_9_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_10_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_11_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_12_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_13_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_14_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_15_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_V_16_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_0_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_1_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_2_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_3_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_4_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_5_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_6_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_7_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_8_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_9_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_10_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_11_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_12_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_13_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_14_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_15_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_16_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_17_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_18_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_19_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_20_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_21_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_22_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_23_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_24_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_25_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_26_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_27_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_28_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_29_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_30_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_31_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_V_32_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_0_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_1_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_2_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_3_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_4_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_5_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_6_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_7_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_8_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_9_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_10_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_11_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_12_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_13_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_14_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_15_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_16_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_17_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_18_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_19_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_20_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_21_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_22_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_23_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_24_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_25_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_26_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_27_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_28_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_29_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_30_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_31_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_V_32_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_0_V_V_2_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_1_V_V_2_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_2_V_V_2_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_3_V_V_2_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_4_V_V_2_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_5_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_6_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_7_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_8_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_9_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_10_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_11_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_12_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_13_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_14_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_15_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_16_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_17_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_18_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_19_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_20_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_21_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_22_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_23_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_24_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_25_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_26_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_27_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_28_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_29_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_30_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_31_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_32_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_0_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_1_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_2_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_3_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_4_V_V_1_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_5_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_6_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_7_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_8_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_9_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_10_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_11_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_12_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_13_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_14_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_15_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_16_V_V_U(fifo_w16_d60_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_0_V_V_U(fifo_w16_d240_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_1_V_V_U(fifo_w16_d240_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_2_V_V_U(fifo_w16_d240_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_3_V_V_U(fifo_w16_d240_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ptmp_4_V_V_U(fifo_w16_d240_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_01_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_110_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_211_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_312_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_413_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_514_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_615_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_716_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_817_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_918_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1019_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1120_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1221_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1322_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1423_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1524_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1625_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1726_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1827_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_1928_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2029_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2130_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2231_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2332_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2433_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2534_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2635_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2736_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2837_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_2938_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_3039_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_3140_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer54b_out_3241_U(fifo_w16_d5000_A)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc492_in_cQA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc492_outcRA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_0_0_V_V_U(fifo_w16_d1000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_0_1_V_V_U(fifo_w16_d1000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_0_2_V_V_U(fifo_w16_d1000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_0_3_V_V_U(fifo_w16_d1000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_buf_0_4_V_V_U(fifo_w16_d1000_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:23:57 ; elapsed = 00:24:51 . Memory (MB): peak = 2136.648 ; gain = 1680.723 ; free physical = 47210 ; free virtual = 114068
INFO: [SYSC 207-301] Generating SystemC RTL for alveo_hls4ml.
INFO: [VHDL 208-304] Generating VHDL RTL for alveo_hls4ml.
INFO: [VLOG 209-307] Generating Verilog RTL for alveo_hls4ml.
***** C/RTL SYNTHESIS COMPLETED IN 0h24m34s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'in.V' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'in_weights1.V' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'in_weights2.V' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'in_weights3.V' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'in_weights4.V' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'out.V' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/data/Xilinx/Vivado/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_alveo_hls4ml.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling alveo_hls4ml.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
em_barrel [0][0] empty =1
em_barrel [0][1] empty =1
em_barrel [0][2] empty =1
em_barrel [0][3] empty =1
bigbuf complete
post wrapper
em_barrel [0][0] empty =1
em_barrel [0][1] empty =1
em_barrel [0][2] empty =1
em_barrel [0][3] empty =1
bigbuf complete
------------------
inf start
inf end
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.77' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.76' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.75' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.74' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.73' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.72' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.71' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.70' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.69' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.68' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.67' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.66' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.65' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.64' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.63' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.62' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.61' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.60' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.59' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.58' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.57' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.56' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.55' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.54' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.53' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.52' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.51' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.50' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.49' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.48' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.47' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.46' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.45' contains leftover data, which may result in RTL simulation hanging.
post wrapper
em_barrel [0][0] empty =1
em_barrel [0][1] empty =1
em_barrel [0][2] empty =1
em_barrel [0][3] empty =1
bigbuf complete
------------------
inf start
inf end
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126930' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126929' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126928' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126927' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126926' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126925' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126924' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126923' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126922' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126921' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126920' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126919' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126918' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126917' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126916' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126915' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126914' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126913' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126912' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126911' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126910' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126909' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126908' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126907' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126906' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126905' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126904' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126903' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126902' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126901' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126900' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126899' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >.126898' contains leftover data, which may result in RTL simulation hanging.
post wrapper
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results.
WARNING: [COSIM 212-376] This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results.
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_alveo_hls4ml_top glbl -prj alveo_hls4ml.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s alveo_hls4ml -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_alveo_hls4ml_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fillWeights_589824u_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fillWeights_589824u_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fillWeights3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fillWeights3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/upsampling2d_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upsampling2d_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/normalize_stream_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize_stream_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/zeropad_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift_arr_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/dense_large_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_nop_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_nop_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/pool_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_op
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/pooling2d_cl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/zeropad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/dense_large.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_nop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_nop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/zeropad_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift_arr_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/dense_large_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/conv_2d_large_cl_nop_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_large_cl_nop_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/pooling2d_cl_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/myproject_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/myproject_Loop_1_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_Loop_1_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/Block_proc492.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc492
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alveo_hls4ml
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fillWeights_58982bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fillWeights_58982bkb_ram
INFO: [VRFC 10-311] analyzing module fillWeights_58982bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml_mul_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_mul_cud_DSP48_0
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_mul_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift_arr_1_ladEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1_ladEe_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_1_ladEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml_mul_tde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_mul_tde_DSP48_1
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_mul_tde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml_mux_udo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_mux_udo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/dense_large_1_w4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_1_w4_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_1_w4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift_layer_invdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_layer_invdy_core
INFO: [VRFC 10-311] analyzing module cnnshift_layer_invdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift_arr_layeLf8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_arr_layeLf8_core
INFO: [VRFC 10-311] analyzing module cnnshift_arr_layeLf8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml_mux_bhl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_mux_bhl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/dense_large_w9_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_w9_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_w9_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/dense_large_2_w13_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_2_w13_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_2_w13_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/cnnshift_1_layer_ckv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnnshift_1_layer_ckv_core
INFO: [VRFC 10-311] analyzing module cnnshift_1_layer_ckv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d5_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d5_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d5_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d15_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d15_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d15_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d200_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d200_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d100_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d100_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d60_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d60_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d60_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d240_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d240_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d5000_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d5000_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/Block_proc492_in_cQA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc492_in_cQA_ram
INFO: [VRFC 10-311] analyzing module Block_proc492_in_cQA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/Block_proc492_outcRA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc492_outcRA_ram
INFO: [VRFC 10-311] analyzing module Block_proc492_outcRA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d1000_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1000_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_gmem_m_axi
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module alveo_hls4ml_gmem_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/alveo_hls4ml_gmem_m_axi.v:2236]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alveo_hls4ml_control_s_axi
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_throttl(...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_buffer(D...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_fifo(DEP...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_write(NU...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_buffer(D...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi_read(NUM...
Compiling module xil_defaultlib.alveo_hls4ml_gmem_m_axi(NUM_READ...
Compiling module xil_defaultlib.Block_proc492_in_cQA_ram
Compiling module xil_defaultlib.Block_proc492_in_cQA(DataWidth=5...
Compiling module xil_defaultlib.Block_proc492_outcRA_ram
Compiling module xil_defaultlib.Block_proc492_outcRA(DataWidth=5...
Compiling module xil_defaultlib.dense_large_1_w4_V_rom
Compiling module xil_defaultlib.dense_large_1_w4_V(DataWidth=511...
Compiling module xil_defaultlib.alveo_hls4ml_mul_tde_DSP48_1
Compiling module xil_defaultlib.alveo_hls4ml_mul_tde(ID=1,NUM_ST...
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.alveo_hls4ml_mux_udo(ID=1,din0_W...
Compiling module xil_defaultlib.dense_large_1
Compiling module xil_defaultlib.cnnshift_arr_1_ladEe_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_arr_1_ladEe(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_arr_1
Compiling module xil_defaultlib.conv_2d_large_cl_nop_1
Compiling module xil_defaultlib.dense_large_2_w13_V_rom
Compiling module xil_defaultlib.dense_large_2_w13_V(DataWidth=81...
Compiling module xil_defaultlib.dense_large_2
Compiling module xil_defaultlib.cnnshift_arr_layeLf8_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_arr_layeLf8(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_arr_2
Compiling module xil_defaultlib.conv_2d_large_cl_nop_2
Compiling module xil_defaultlib.pool_op
Compiling module xil_defaultlib.cnnshift_1_layer_ckv_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_1_layer_ckv(DataWidth=1...
Compiling module xil_defaultlib.cnnshift_1
Compiling module xil_defaultlib.fifo_w16_d1_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x
Compiling module xil_defaultlib.pooling2d_cl_1
Compiling module xil_defaultlib.dense_large_w9_V_rom
Compiling module xil_defaultlib.dense_large_w9_V(DataWidth=4089,...
Compiling module xil_defaultlib.alveo_hls4ml_mux_bhl(ID=1,din0_W...
Compiling module xil_defaultlib.dense_large
Compiling module xil_defaultlib.cnnshift_arr
Compiling module xil_defaultlib.conv_2d_large_cl_nop
Compiling module xil_defaultlib.cnnshift_layer_invdy_core(DATA_W...
Compiling module xil_defaultlib.cnnshift_layer_invdy(DataWidth=1...
Compiling module xil_defaultlib.cnnshift
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.pooling2d_cl
Compiling module xil_defaultlib.zeropad_2
Compiling module xil_defaultlib.zeropad
Compiling module xil_defaultlib.zeropad_1
Compiling module xil_defaultlib.upsampling2d_stream
Compiling module xil_defaultlib.alveo_hls4ml_mul_cud_DSP48_0
Compiling module xil_defaultlib.alveo_hls4ml_mul_cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.normalize_stream_0_0
Compiling module xil_defaultlib.fifo_w16_d60_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d60_A
Compiling module xil_defaultlib.fifo_w16_d240_A
Compiling module xil_defaultlib.fifo_w16_d100_A
Compiling module xil_defaultlib.fifo_w16_d5_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d5_A
Compiling module xil_defaultlib.fifo_w16_d15_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d15_A
Compiling module xil_defaultlib.fifo_w16_d200_A
Compiling module xil_defaultlib.myproject_in
Compiling module xil_defaultlib.fifo_w16_d5000_A
Compiling module xil_defaultlib.myproject_Loop_1_pro
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fillWeights_58982bkb_ram
Compiling module xil_defaultlib.fillWeights_58982bkb(DataWidth=1...
Compiling module xil_defaultlib.fillWeights_589824u_s
Compiling module xil_defaultlib.fillWeights3
Compiling module xil_defaultlib.fifo_w16_d1000_A
Compiling module xil_defaultlib.fifo_w16_d1_A_x_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x_x
Compiling module xil_defaultlib.Block_proc492
Compiling module xil_defaultlib.alveo_hls4ml
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.apatb_alveo_hls4ml_top
Compiling module work.glbl
Built simulation snapshot alveo_hls4ml

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/xsim.dir/alveo_hls4ml/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  6 14:31:16 2021...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/alveo_hls4ml/xsim_script.tcl
# xsim {alveo_hls4ml} -autoloadwcfg -tclbatch {alveo_hls4ml.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source alveo_hls4ml.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set in__in_weights1__in_weights2__in_weights3__in_weights4__out_group [add_wave_group in__in_weights1__in_weights2__in_weights3__in_weights4__out(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $in__in_weights1__in_weights2__in_weights3__in_weights4__out_group]
## set wdata_group [add_wave_group "Write Channel" -into $in__in_weights1__in_weights2__in_weights3__in_weights4__out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $in__in_weights1__in_weights2__in_weights3__in_weights4__out_group]
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group [add_wave_group in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/interrupt -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_BRESP -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_BREADY -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_BVALID -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_RRESP -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_RDATA -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_RREADY -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_RVALID -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_ARREADY -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_ARVALID -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_ARADDR -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_WSTRB -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_WDATA -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_WREADY -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_WVALID -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_AWREADY -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_AWVALID -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/s_axi_control_AWADDR -into $in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/ap_done -into $blocksiggroup
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/ap_idle -into $blocksiggroup
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/ap_ready -into $blocksiggroup
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_alveo_hls4ml_top/AESL_inst_alveo_hls4ml/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_alveo_hls4ml_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/LENGTH_in_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/LENGTH_in_weights3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/LENGTH_in_weights4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/LENGTH_out_V -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_in__in_weights1__in_weights2__in_weights3__in_weights4__out_group [add_wave_group in__in_weights1__in_weights2__in_weights3__in_weights4__out(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_in__in_weights1__in_weights2__in_weights3__in_weights4__out_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_in__in_weights1__in_weights2__in_weights3__in_weights4__out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_in__in_weights1__in_weights2__in_weights3__in_weights4__out_group]
## add_wave /apatb_alveo_hls4ml_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group [add_wave_group in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_alveo_hls4ml_top/control_INTERRUPT -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_BRESP -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_BREADY -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_BVALID -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_RRESP -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_RDATA -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_RREADY -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_RVALID -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_ARREADY -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_ARVALID -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_ARADDR -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_WSTRB -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_WDATA -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_WREADY -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_WVALID -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_AWREADY -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_AWVALID -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -color #ffff00 -radix hex
## add_wave /apatb_alveo_hls4ml_top/control_AWADDR -into $tb_in_V__in_weights1_V__in_weights2_V__in_weights3_V__in_weights4_V__out_V__return_group -radix hex
## save_wave_config alveo_hls4ml.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [n/a] @ "113000"
/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address          7 exceed AXI master gmem array depth:          6
$finish called at time : 10622500 ps : File "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" Line 720
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan  6 14:31:29 2021...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
could not read "/home/kdlin/hls4ml/example-models/deepcalo_wrapper/myproject_prj/solution1/sim/tv/rtldatafile/sim/report/cosim.log": no such file or directory
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [HLS 200-112] Total elapsed time: 1899.94 seconds; peak allocated memory: 1.190 GB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jan  6 14:31:30 2021...
