[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/FuncDeclScope/slpp_all/surelog.log.
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<285> s<284> l<1:1> el<1:0>
n<> u<2> t<INTERFACE> p<5> s<4> l<1:1> el<1:10>
n<intf> u<3> t<StringConst> p<4> l<1:11> el<1:15>
n<> u<4> t<Interface_identifier> p<5> c<3> l<1:11> el<1:15>
n<> u<5> t<Interface_ansi_header> p<137> c<2> s<24> l<1:1> el<1:16>
n<> u<6> t<IntegerAtomType_Int> p<8> s<7> l<2:14> el<2:17>
n<> u<7> t<Signing_Unsigned> p<8> l<2:18> el<2:26>
n<> u<8> t<Data_type> p<9> c<6> l<2:14> el<2:26>
n<> u<9> t<Data_type_or_implicit> p<19> c<8> s<18> l<2:14> el<2:26>
n<Depth> u<10> t<StringConst> p<17> s<16> l<2:27> el<2:32>
n<4> u<11> t<IntConst> p<12> l<2:35> el<2:36>
n<> u<12> t<Primary_literal> p<13> c<11> l<2:35> el<2:36>
n<> u<13> t<Constant_primary> p<14> c<12> l<2:35> el<2:36>
n<> u<14> t<Constant_expression> p<15> c<13> l<2:35> el<2:36>
n<> u<15> t<Constant_mintypmax_expression> p<16> c<14> l<2:35> el<2:36>
n<> u<16> t<Constant_param_expression> p<17> c<15> l<2:35> el<2:36>
n<> u<17> t<Param_assignment> p<18> c<10> l<2:27> el<2:36>
n<> u<18> t<List_of_param_assignments> p<19> c<17> l<2:27> el<2:36>
n<> u<19> t<Parameter_declaration> p<20> c<9> l<2:4> el<2:36>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<2:4> el<2:37>
n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<2:4> el<2:37>
n<> u<22> t<Module_common_item> p<23> c<21> l<2:4> el<2:37>
n<> u<23> t<Interface_or_generate_item> p<24> c<22> l<2:4> el<2:37>
n<> u<24> t<Non_port_interface_item> p<137> c<23> s<36> l<2:4> el<2:37>
n<> u<25> t<IntegerAtomType_Int> p<26> l<3:4> el<3:7>
n<> u<26> t<Data_type> p<30> c<25> s<29> l<3:4> el<3:7>
n<o> u<27> t<StringConst> p<28> l<3:27> el<3:28>
n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<3:27> el<3:28>
n<> u<29> t<List_of_variable_decl_assignments> p<30> c<28> l<3:27> el<3:28>
n<> u<30> t<Variable_declaration> p<31> c<26> l<3:4> el<3:29>
n<> u<31> t<Data_declaration> p<32> c<30> l<3:4> el<3:29>
n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<3:4> el<3:29>
n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<3:4> el<3:29>
n<> u<34> t<Module_common_item> p<35> c<33> l<3:4> el<3:29>
n<> u<35> t<Interface_or_generate_item> p<36> c<34> l<3:4> el<3:29>
n<> u<36> t<Non_port_interface_item> p<137> c<35> s<59> l<3:4> el<3:29>
n<> u<37> t<Lifetime_Automatic> p<54> s<53> l<5:13> el<5:22>
n<> u<38> t<IntegerAtomType_Int> p<39> l<5:23> el<5:26>
n<> u<39> t<Data_type> p<40> c<38> l<5:23> el<5:26>
n<> u<40> t<Function_data_type> p<41> c<39> l<5:23> el<5:26>
n<> u<41> t<Function_data_type_or_implicit> p<53> c<40> s<42> l<5:23> el<5:26>
n<get2> u<42> t<StringConst> p<53> s<51> l<5:27> el<5:31>
n<1> u<43> t<IntConst> p<44> l<6:17> el<6:18>
n<> u<44> t<Primary_literal> p<45> c<43> l<6:17> el<6:18>
n<> u<45> t<Primary> p<46> c<44> l<6:17> el<6:18>
n<> u<46> t<Expression> p<48> c<45> l<6:17> el<6:18>
n<> u<47> t<RETURN> p<48> s<46> l<6:10> el<6:16>
n<> u<48> t<Jump_statement> p<49> c<47> l<6:10> el<6:19>
n<> u<49> t<Statement_item> p<50> c<48> l<6:10> el<6:19>
n<> u<50> t<Statement> p<51> c<49> l<6:10> el<6:19>
n<> u<51> t<Function_statement_or_null> p<53> c<50> s<52> l<6:10> el<6:19>
n<> u<52> t<ENDFUNCTION> p<53> l<7:7> el<7:18>
n<> u<53> t<Function_body_declaration> p<54> c<41> l<5:23> el<7:18>
n<> u<54> t<Function_declaration> p<55> c<37> l<5:4> el<7:18>
n<> u<55> t<Package_or_generate_item_declaration> p<56> c<54> l<5:4> el<7:18>
n<> u<56> t<Module_or_generate_item_declaration> p<57> c<55> l<5:4> el<7:18>
n<> u<57> t<Module_common_item> p<58> c<56> l<5:4> el<7:18>
n<> u<58> t<Interface_or_generate_item> p<59> c<57> l<5:4> el<7:18>
n<> u<59> t<Non_port_interface_item> p<137> c<58> s<135> l<5:4> el<7:18>
n<Depth> u<60> t<StringConst> p<61> l<9:8> el<9:13>
n<> u<61> t<Primary_literal> p<62> c<60> l<9:8> el<9:13>
n<> u<62> t<Constant_primary> p<63> c<61> l<9:8> el<9:13>
n<> u<63> t<Constant_expression> p<69> c<62> s<68> l<9:8> el<9:13>
n<2> u<64> t<IntConst> p<65> l<9:16> el<9:17>
n<> u<65> t<Primary_literal> p<66> c<64> l<9:16> el<9:17>
n<> u<66> t<Constant_primary> p<67> c<65> l<9:16> el<9:17>
n<> u<67> t<Constant_expression> p<69> c<66> l<9:16> el<9:17>
n<> u<68> t<BinOp_Great> p<69> s<67> l<9:14> el<9:15>
n<> u<69> t<Constant_expression> p<131> c<63> s<113> l<9:8> el<9:17>
n<gen_block> u<70> t<StringConst> p<112> s<93> l<9:27> el<9:36>
n<> u<71> t<Lifetime_Automatic> p<88> s<87> l<10:16> el<10:25>
n<> u<72> t<IntegerAtomType_Int> p<73> l<10:26> el<10:29>
n<> u<73> t<Data_type> p<74> c<72> l<10:26> el<10:29>
n<> u<74> t<Function_data_type> p<75> c<73> l<10:26> el<10:29>
n<> u<75> t<Function_data_type_or_implicit> p<87> c<74> s<76> l<10:26> el<10:29>
n<get3> u<76> t<StringConst> p<87> s<85> l<10:30> el<10:34>
n<1> u<77> t<IntConst> p<78> l<11:17> el<11:18>
n<> u<78> t<Primary_literal> p<79> c<77> l<11:17> el<11:18>
n<> u<79> t<Primary> p<80> c<78> l<11:17> el<11:18>
n<> u<80> t<Expression> p<82> c<79> l<11:17> el<11:18>
n<> u<81> t<RETURN> p<82> s<80> l<11:10> el<11:16>
n<> u<82> t<Jump_statement> p<83> c<81> l<11:10> el<11:19>
n<> u<83> t<Statement_item> p<84> c<82> l<11:10> el<11:19>
n<> u<84> t<Statement> p<85> c<83> l<11:10> el<11:19>
n<> u<85> t<Function_statement_or_null> p<87> c<84> s<86> l<11:10> el<11:19>
n<> u<86> t<ENDFUNCTION> p<87> l<12:7> el<12:18>
n<> u<87> t<Function_body_declaration> p<88> c<75> l<10:26> el<12:18>
n<> u<88> t<Function_declaration> p<89> c<71> l<10:7> el<12:18>
n<> u<89> t<Package_or_generate_item_declaration> p<90> c<88> l<10:7> el<12:18>
n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<10:7> el<12:18>
n<> u<91> t<Module_common_item> p<92> c<90> l<10:7> el<12:18>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<10:7> el<12:18>
n<> u<93> t<Generate_item> p<112> c<92> s<109> l<10:7> el<12:18>
n<o> u<94> t<StringConst> p<95> l<14:14> el<14:15>
n<> u<95> t<Ps_or_hierarchical_identifier> p<98> c<94> s<97> l<14:14> el<14:15>
n<> u<96> t<Constant_bit_select> p<97> l<14:16> el<14:16>
n<> u<97> t<Constant_select> p<98> c<96> l<14:16> el<14:16>
n<> u<98> t<Net_lvalue> p<104> c<95> s<103> l<14:14> el<14:15>
n<get3> u<99> t<StringConst> p<101> s<100> l<14:18> el<14:22>
n<> u<100> t<List_of_arguments> p<101> l<14:23> el<14:23>
n<> u<101> t<Complex_func_call> p<102> c<99> l<14:18> el<14:24>
n<> u<102> t<Primary> p<103> c<101> l<14:18> el<14:24>
n<> u<103> t<Expression> p<104> c<102> l<14:18> el<14:24>
n<> u<104> t<Net_assignment> p<105> c<98> l<14:14> el<14:24>
n<> u<105> t<List_of_net_assignments> p<106> c<104> l<14:14> el<14:24>
n<> u<106> t<Continuous_assign> p<107> c<105> l<14:7> el<14:25>
n<> u<107> t<Module_common_item> p<108> c<106> l<14:7> el<14:25>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<14:7> el<14:25>
n<> u<109> t<Generate_item> p<112> c<108> s<111> l<14:7> el<14:25>
n<gen_block> u<110> t<StringConst> p<112> l<15:10> el<15:19>
n<> u<111> t<END> p<112> s<110> l<15:4> el<15:7>
n<> u<112> t<Generate_begin_end_block> p<113> c<70> l<9:19> el<15:19>
n<> u<113> t<Generate_item> p<131> c<112> s<130> l<9:19> el<15:19>
n<o> u<114> t<StringConst> p<115> l<17:13> el<17:14>
n<> u<115> t<Ps_or_hierarchical_identifier> p<118> c<114> s<117> l<17:13> el<17:14>
n<> u<116> t<Constant_bit_select> p<117> l<17:15> el<17:15>
n<> u<117> t<Constant_select> p<118> c<116> l<17:15> el<17:15>
n<> u<118> t<Net_lvalue> p<123> c<115> s<122> l<17:13> el<17:14>
n<0> u<119> t<IntConst> p<120> l<17:17> el<17:18>
n<> u<120> t<Primary_literal> p<121> c<119> l<17:17> el<17:18>
n<> u<121> t<Primary> p<122> c<120> l<17:17> el<17:18>
n<> u<122> t<Expression> p<123> c<121> l<17:17> el<17:18>
n<> u<123> t<Net_assignment> p<124> c<118> l<17:13> el<17:18>
n<> u<124> t<List_of_net_assignments> p<125> c<123> l<17:13> el<17:18>
n<> u<125> t<Continuous_assign> p<126> c<124> l<17:6> el<17:19>
n<> u<126> t<Module_common_item> p<127> c<125> l<17:6> el<17:19>
n<> u<127> t<Module_or_generate_item> p<128> c<126> l<17:6> el<17:19>
n<> u<128> t<Generate_item> p<131> c<127> l<17:6> el<17:19>
n<> u<129> t<IF> p<131> s<69> l<9:4> el<9:6>
n<> u<130> t<ELSE> p<131> s<128> l<16:4> el<16:8>
n<> u<131> t<If_generate_construct> p<132> c<129> l<9:4> el<17:19>
n<> u<132> t<Conditional_generate_construct> p<133> c<131> l<9:4> el<17:19>
n<> u<133> t<Module_common_item> p<134> c<132> l<9:4> el<17:19>
n<> u<134> t<Interface_or_generate_item> p<135> c<133> l<9:4> el<17:19>
n<> u<135> t<Non_port_interface_item> p<137> c<134> s<136> l<9:4> el<17:19>
n<> u<136> t<ENDINTERFACE> p<137> l<18:1> el<18:13>
n<> u<137> t<Interface_declaration> p<138> c<5> l<1:1> el<18:13>
n<> u<138> t<Description> p<284> c<137> s<283> l<1:1> el<18:13>
n<module> u<139> t<Module_keyword> p<141> s<140> l<21:1> el<21:7>
n<top> u<140> t<StringConst> p<141> l<21:8> el<21:11>
n<> u<141> t<Module_ansi_header> p<282> c<139> s<160> l<21:1> el<21:12>
n<> u<142> t<IntegerAtomType_Int> p<144> s<143> l<22:14> el<22:17>
n<> u<143> t<Signing_Unsigned> p<144> l<22:18> el<22:26>
n<> u<144> t<Data_type> p<145> c<142> l<22:14> el<22:26>
n<> u<145> t<Data_type_or_implicit> p<155> c<144> s<154> l<22:14> el<22:26>
n<Depth> u<146> t<StringConst> p<153> s<152> l<22:27> el<22:32>
n<4> u<147> t<IntConst> p<148> l<22:35> el<22:36>
n<> u<148> t<Primary_literal> p<149> c<147> l<22:35> el<22:36>
n<> u<149> t<Constant_primary> p<150> c<148> l<22:35> el<22:36>
n<> u<150> t<Constant_expression> p<151> c<149> l<22:35> el<22:36>
n<> u<151> t<Constant_mintypmax_expression> p<152> c<150> l<22:35> el<22:36>
n<> u<152> t<Constant_param_expression> p<153> c<151> l<22:35> el<22:36>
n<> u<153> t<Param_assignment> p<154> c<146> l<22:27> el<22:36>
n<> u<154> t<List_of_param_assignments> p<155> c<153> l<22:27> el<22:36>
n<> u<155> t<Parameter_declaration> p<156> c<145> l<22:4> el<22:36>
n<> u<156> t<Package_or_generate_item_declaration> p<157> c<155> l<22:4> el<22:37>
n<> u<157> t<Module_or_generate_item_declaration> p<158> c<156> l<22:4> el<22:37>
n<> u<158> t<Module_common_item> p<159> c<157> l<22:4> el<22:37>
n<> u<159> t<Module_or_generate_item> p<160> c<158> l<22:4> el<22:37>
n<> u<160> t<Non_port_module_item> p<282> c<159> s<172> l<22:4> el<22:37>
n<> u<161> t<IntegerAtomType_Int> p<162> l<23:4> el<23:7>
n<> u<162> t<Data_type> p<166> c<161> s<165> l<23:4> el<23:7>
n<o> u<163> t<StringConst> p<164> l<23:27> el<23:28>
n<> u<164> t<Variable_decl_assignment> p<165> c<163> l<23:27> el<23:28>
n<> u<165> t<List_of_variable_decl_assignments> p<166> c<164> l<23:27> el<23:28>
n<> u<166> t<Variable_declaration> p<167> c<162> l<23:4> el<23:29>
n<> u<167> t<Data_declaration> p<168> c<166> l<23:4> el<23:29>
n<> u<168> t<Package_or_generate_item_declaration> p<169> c<167> l<23:4> el<23:29>
n<> u<169> t<Module_or_generate_item_declaration> p<170> c<168> l<23:4> el<23:29>
n<> u<170> t<Module_common_item> p<171> c<169> l<23:4> el<23:29>
n<> u<171> t<Module_or_generate_item> p<172> c<170> l<23:4> el<23:29>
n<> u<172> t<Non_port_module_item> p<282> c<171> s<195> l<23:4> el<23:29>
n<> u<173> t<Lifetime_Automatic> p<190> s<189> l<25:13> el<25:22>
n<> u<174> t<IntegerAtomType_Int> p<175> l<25:23> el<25:26>
n<> u<175> t<Data_type> p<176> c<174> l<25:23> el<25:26>
n<> u<176> t<Function_data_type> p<177> c<175> l<25:23> el<25:26>
n<> u<177> t<Function_data_type_or_implicit> p<189> c<176> s<178> l<25:23> el<25:26>
n<get4> u<178> t<StringConst> p<189> s<187> l<25:27> el<25:31>
n<1> u<179> t<IntConst> p<180> l<26:17> el<26:18>
n<> u<180> t<Primary_literal> p<181> c<179> l<26:17> el<26:18>
n<> u<181> t<Primary> p<182> c<180> l<26:17> el<26:18>
n<> u<182> t<Expression> p<184> c<181> l<26:17> el<26:18>
n<> u<183> t<RETURN> p<184> s<182> l<26:10> el<26:16>
n<> u<184> t<Jump_statement> p<185> c<183> l<26:10> el<26:19>
n<> u<185> t<Statement_item> p<186> c<184> l<26:10> el<26:19>
n<> u<186> t<Statement> p<187> c<185> l<26:10> el<26:19>
n<> u<187> t<Function_statement_or_null> p<189> c<186> s<188> l<26:10> el<26:19>
n<> u<188> t<ENDFUNCTION> p<189> l<27:7> el<27:18>
n<> u<189> t<Function_body_declaration> p<190> c<177> l<25:23> el<27:18>
n<> u<190> t<Function_declaration> p<191> c<173> l<25:4> el<27:18>
n<> u<191> t<Package_or_generate_item_declaration> p<192> c<190> l<25:4> el<27:18>
n<> u<192> t<Module_or_generate_item_declaration> p<193> c<191> l<25:4> el<27:18>
n<> u<193> t<Module_common_item> p<194> c<192> l<25:4> el<27:18>
n<> u<194> t<Module_or_generate_item> p<195> c<193> l<25:4> el<27:18>
n<> u<195> t<Non_port_module_item> p<282> c<194> s<204> l<25:4> el<27:18>
n<intf> u<196> t<StringConst> p<202> s<201> l<28:3> el<28:7>
n<interf> u<197> t<StringConst> p<198> l<28:8> el<28:14>
n<> u<198> t<Name_of_instance> p<201> c<197> s<200> l<28:8> el<28:14>
n<> u<199> t<Ordered_port_connection> p<200> l<28:15> el<28:15>
n<> u<200> t<List_of_port_connections> p<201> c<199> l<28:15> el<28:15>
n<> u<201> t<Hierarchical_instance> p<202> c<198> l<28:8> el<28:16>
n<> u<202> t<Module_instantiation> p<203> c<196> l<28:3> el<28:17>
n<> u<203> t<Module_or_generate_item> p<204> c<202> l<28:3> el<28:17>
n<> u<204> t<Non_port_module_item> p<282> c<203> s<280> l<28:3> el<28:17>
n<Depth> u<205> t<StringConst> p<206> l<29:8> el<29:13>
n<> u<206> t<Primary_literal> p<207> c<205> l<29:8> el<29:13>
n<> u<207> t<Constant_primary> p<208> c<206> l<29:8> el<29:13>
n<> u<208> t<Constant_expression> p<214> c<207> s<213> l<29:8> el<29:13>
n<2> u<209> t<IntConst> p<210> l<29:16> el<29:17>
n<> u<210> t<Primary_literal> p<211> c<209> l<29:16> el<29:17>
n<> u<211> t<Constant_primary> p<212> c<210> l<29:16> el<29:17>
n<> u<212> t<Constant_expression> p<214> c<211> l<29:16> el<29:17>
n<> u<213> t<BinOp_Great> p<214> s<212> l<29:14> el<29:15>
n<> u<214> t<Constant_expression> p<276> c<208> s<258> l<29:8> el<29:17>
n<gen_block> u<215> t<StringConst> p<257> s<238> l<29:27> el<29:36>
n<> u<216> t<Lifetime_Automatic> p<233> s<232> l<30:16> el<30:25>
n<> u<217> t<IntegerAtomType_Int> p<218> l<30:26> el<30:29>
n<> u<218> t<Data_type> p<219> c<217> l<30:26> el<30:29>
n<> u<219> t<Function_data_type> p<220> c<218> l<30:26> el<30:29>
n<> u<220> t<Function_data_type_or_implicit> p<232> c<219> s<221> l<30:26> el<30:29>
n<get1> u<221> t<StringConst> p<232> s<230> l<30:30> el<30:34>
n<1> u<222> t<IntConst> p<223> l<31:17> el<31:18>
n<> u<223> t<Primary_literal> p<224> c<222> l<31:17> el<31:18>
n<> u<224> t<Primary> p<225> c<223> l<31:17> el<31:18>
n<> u<225> t<Expression> p<227> c<224> l<31:17> el<31:18>
n<> u<226> t<RETURN> p<227> s<225> l<31:10> el<31:16>
n<> u<227> t<Jump_statement> p<228> c<226> l<31:10> el<31:19>
n<> u<228> t<Statement_item> p<229> c<227> l<31:10> el<31:19>
n<> u<229> t<Statement> p<230> c<228> l<31:10> el<31:19>
n<> u<230> t<Function_statement_or_null> p<232> c<229> s<231> l<31:10> el<31:19>
n<> u<231> t<ENDFUNCTION> p<232> l<32:7> el<32:18>
n<> u<232> t<Function_body_declaration> p<233> c<220> l<30:26> el<32:18>
n<> u<233> t<Function_declaration> p<234> c<216> l<30:7> el<32:18>
n<> u<234> t<Package_or_generate_item_declaration> p<235> c<233> l<30:7> el<32:18>
n<> u<235> t<Module_or_generate_item_declaration> p<236> c<234> l<30:7> el<32:18>
n<> u<236> t<Module_common_item> p<237> c<235> l<30:7> el<32:18>
n<> u<237> t<Module_or_generate_item> p<238> c<236> l<30:7> el<32:18>
n<> u<238> t<Generate_item> p<257> c<237> s<254> l<30:7> el<32:18>
n<o> u<239> t<StringConst> p<240> l<34:14> el<34:15>
n<> u<240> t<Ps_or_hierarchical_identifier> p<243> c<239> s<242> l<34:14> el<34:15>
n<> u<241> t<Constant_bit_select> p<242> l<34:16> el<34:16>
n<> u<242> t<Constant_select> p<243> c<241> l<34:16> el<34:16>
n<> u<243> t<Net_lvalue> p<249> c<240> s<248> l<34:14> el<34:15>
n<get1> u<244> t<StringConst> p<246> s<245> l<34:18> el<34:22>
n<> u<245> t<List_of_arguments> p<246> l<34:23> el<34:23>
n<> u<246> t<Complex_func_call> p<247> c<244> l<34:18> el<34:24>
n<> u<247> t<Primary> p<248> c<246> l<34:18> el<34:24>
n<> u<248> t<Expression> p<249> c<247> l<34:18> el<34:24>
n<> u<249> t<Net_assignment> p<250> c<243> l<34:14> el<34:24>
n<> u<250> t<List_of_net_assignments> p<251> c<249> l<34:14> el<34:24>
n<> u<251> t<Continuous_assign> p<252> c<250> l<34:7> el<34:25>
n<> u<252> t<Module_common_item> p<253> c<251> l<34:7> el<34:25>
n<> u<253> t<Module_or_generate_item> p<254> c<252> l<34:7> el<34:25>
n<> u<254> t<Generate_item> p<257> c<253> s<256> l<34:7> el<34:25>
n<gen_block> u<255> t<StringConst> p<257> l<35:10> el<35:19>
n<> u<256> t<END> p<257> s<255> l<35:4> el<35:7>
n<> u<257> t<Generate_begin_end_block> p<258> c<215> l<29:19> el<35:19>
n<> u<258> t<Generate_item> p<276> c<257> s<275> l<29:19> el<35:19>
n<o> u<259> t<StringConst> p<260> l<37:13> el<37:14>
n<> u<260> t<Ps_or_hierarchical_identifier> p<263> c<259> s<262> l<37:13> el<37:14>
n<> u<261> t<Constant_bit_select> p<262> l<37:15> el<37:15>
n<> u<262> t<Constant_select> p<263> c<261> l<37:15> el<37:15>
n<> u<263> t<Net_lvalue> p<268> c<260> s<267> l<37:13> el<37:14>
n<0> u<264> t<IntConst> p<265> l<37:17> el<37:18>
n<> u<265> t<Primary_literal> p<266> c<264> l<37:17> el<37:18>
n<> u<266> t<Primary> p<267> c<265> l<37:17> el<37:18>
n<> u<267> t<Expression> p<268> c<266> l<37:17> el<37:18>
n<> u<268> t<Net_assignment> p<269> c<263> l<37:13> el<37:18>
n<> u<269> t<List_of_net_assignments> p<270> c<268> l<37:13> el<37:18>
n<> u<270> t<Continuous_assign> p<271> c<269> l<37:6> el<37:19>
n<> u<271> t<Module_common_item> p<272> c<270> l<37:6> el<37:19>
n<> u<272> t<Module_or_generate_item> p<273> c<271> l<37:6> el<37:19>
n<> u<273> t<Generate_item> p<276> c<272> l<37:6> el<37:19>
n<> u<274> t<IF> p<276> s<214> l<29:4> el<29:6>
n<> u<275> t<ELSE> p<276> s<273> l<36:4> el<36:8>
n<> u<276> t<If_generate_construct> p<277> c<274> l<29:4> el<37:19>
n<> u<277> t<Conditional_generate_construct> p<278> c<276> l<29:4> el<37:19>
n<> u<278> t<Module_common_item> p<279> c<277> l<29:4> el<37:19>
n<> u<279> t<Module_or_generate_item> p<280> c<278> l<29:4> el<37:19>
n<> u<280> t<Non_port_module_item> p<282> c<279> s<281> l<29:4> el<37:19>
n<> u<281> t<ENDMODULE> p<282> l<40:1> el<40:10>
n<> u<282> t<Module_declaration> p<283> c<141> l<21:1> el<40:10>
n<> u<283> t<Description> p<284> c<282> l<21:1> el<40:10>
n<> u<284> t<Source_text> p<285> c<138> l<1:1> el<40:10>
n<> u<285> t<Top_level_rule> c<1> l<1:1> el<41:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv:1:1: No timescale set for "intf".
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv:21:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv:1:1: Compile interface "work@intf".
[INF:CP0303] ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv:21:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[INF:CP0335] ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv:9:19: Compile generate block "work@top.interf.gen_block".
[INF:CP0335] ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv:29:19: Compile generate block "work@top.gen_block".
[NTE:EL0503] ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv:21:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
constant                                              22
cont_assign                                            8
design                                                 1
func_call                                              6
function                                               4
gen_if_else                                            2
gen_scope                                              4
gen_scope_array                                        4
int_typespec                                          12
int_var                                                6
interface_inst                                         3
logic_net                                              2
logic_var                                              2
module_inst                                            8
named_begin                                            2
operation                                              4
param_assign                                           6
parameter                                              6
ref_module                                             1
ref_obj                                               12
ref_typespec                                          20
return_stmt                                            4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                              22
cont_assign                                            9
design                                                 1
func_call                                              6
function                                               6
gen_if_else                                            2
gen_scope                                              5
gen_scope_array                                        5
int_typespec                                          12
int_var                                                6
interface_inst                                         3
logic_net                                              2
logic_var                                              2
module_inst                                            8
named_begin                                            2
operation                                              4
param_assign                                           6
parameter                                              6
ref_module                                             1
ref_obj                                               13
ref_typespec                                          20
return_stmt                                            6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncDeclScope/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FuncDeclScope/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FuncDeclScope/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallInterfaces:
\_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:1:1, endln:18:13
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@intf
  |vpiParameter:
  \_parameter: (work@intf.Depth), line:2:27, endln:2:32
    |vpiParent:
    \_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:1:1, endln:18:13
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@intf.Depth)
      |vpiParent:
      \_parameter: (work@intf.Depth), line:2:27, endln:2:32
      |vpiFullName:work@intf.Depth
      |vpiActual:
      \_int_typespec: , line:2:14, endln:2:26
    |vpiName:Depth
    |vpiFullName:work@intf.Depth
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:36
    |vpiParent:
    \_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:1:1, endln:18:13
    |vpiRhs:
    \_constant: , line:2:35, endln:2:36
      |vpiParent:
      \_param_assign: , line:2:27, endln:2:36
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@intf)
        |vpiParent:
        \_constant: , line:2:35, endln:2:36
        |vpiFullName:work@intf
        |vpiActual:
        \_int_typespec: , line:2:14, endln:2:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@intf.Depth), line:2:27, endln:2:32
  |vpiDefName:work@intf
  |vpiTaskFunc:
  \_function: (work@intf.get2), line:5:4, endln:7:18
    |vpiParent:
    \_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:1:1, endln:18:13
    |vpiName:get2
    |vpiFullName:work@intf.get2
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (work@intf.get2), line:5:23, endln:5:26
      |vpiParent:
      \_function: (work@intf.get2), line:5:4, endln:7:18
      |vpiTypespec:
      \_ref_typespec: (work@intf.get2)
        |vpiParent:
        \_int_var: (work@intf.get2), line:5:23, endln:5:26
        |vpiFullName:work@intf.get2
        |vpiActual:
        \_int_typespec: , line:5:23, endln:5:26
      |vpiFullName:work@intf.get2
      |vpiSigned:1
    |vpiStmt:
    \_return_stmt: , line:6:10, endln:6:16
      |vpiParent:
      \_function: (work@intf.get2), line:5:4, endln:7:18
      |vpiCondition:
      \_constant: , line:6:17, endln:6:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiInstance:
    \_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:1:1, endln:18:13
  |vpiNet:
  \_logic_net: (work@intf.o), line:3:27, endln:3:28
    |vpiParent:
    \_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:1:1, endln:18:13
    |vpiTypespec:
    \_ref_typespec: (work@intf.o)
      |vpiParent:
      \_logic_net: (work@intf.o), line:3:27, endln:3:28
      |vpiFullName:work@intf.o
      |vpiActual:
      \_int_typespec: , line:3:4, endln:3:7
    |vpiName:o
    |vpiFullName:work@intf.o
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:1:1, endln:18:13
    |vpiCondition:
    \_operation: , line:9:8, endln:9:17
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:18
      |vpiOperand:
      \_ref_obj: (work@intf.Depth), line:9:8, endln:9:13
        |vpiParent:
        \_operation: , line:9:8, endln:9:17
        |vpiName:Depth
        |vpiFullName:work@intf.Depth
      |vpiOperand:
      \_constant: , line:9:16, endln:9:17
        |vpiParent:
        \_operation: , line:9:8, endln:9:17
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiStmt:
    \_named_begin: (work@intf.gen_block)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_block
      |vpiFullName:work@intf.gen_block
      |vpiStmt:
      \_cont_assign: , line:14:14, endln:14:24
        |vpiParent:
        \_named_begin: (work@intf.gen_block)
        |vpiRhs:
        \_func_call: (get3), line:14:18, endln:14:24
          |vpiParent:
          \_cont_assign: , line:14:14, endln:14:24
          |vpiName:get3
        |vpiLhs:
        \_ref_obj: (work@intf.gen_block.o), line:14:14, endln:14:15
          |vpiParent:
          \_cont_assign: , line:14:14, endln:14:24
          |vpiName:o
          |vpiFullName:work@intf.gen_block.o
    |vpiElseStmt:
    \_begin: (work@intf)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@intf
      |vpiStmt:
      \_cont_assign: , line:17:13, endln:17:18
        |vpiParent:
        \_begin: (work@intf)
        |vpiRhs:
        \_constant: , line:17:17, endln:17:18
          |vpiParent:
          \_cont_assign: , line:17:13, endln:17:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@intf.o), line:17:13, endln:17:14
          |vpiParent:
          \_cont_assign: , line:17:13, endln:17:18
          |vpiName:o
          |vpiFullName:work@intf.o
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.Depth), line:22:27, endln:22:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@top.Depth)
      |vpiParent:
      \_parameter: (work@top.Depth), line:22:27, endln:22:32
      |vpiFullName:work@top.Depth
      |vpiActual:
      \_int_typespec: , line:22:14, endln:22:26
    |vpiName:Depth
    |vpiFullName:work@top.Depth
  |vpiParamAssign:
  \_param_assign: , line:22:27, endln:22:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiRhs:
    \_constant: , line:22:35, endln:22:36
      |vpiParent:
      \_param_assign: , line:22:27, endln:22:36
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:22:35, endln:22:36
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:22:14, endln:22:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Depth), line:22:27, endln:22:32
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.get4), line:25:4, endln:27:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiName:get4
    |vpiFullName:work@top.get4
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (work@top.get4), line:25:23, endln:25:26
      |vpiParent:
      \_function: (work@top.get4), line:25:4, endln:27:18
      |vpiTypespec:
      \_ref_typespec: (work@top.get4)
        |vpiParent:
        \_int_var: (work@top.get4), line:25:23, endln:25:26
        |vpiFullName:work@top.get4
        |vpiActual:
        \_int_typespec: , line:25:23, endln:25:26
      |vpiFullName:work@top.get4
      |vpiSigned:1
    |vpiStmt:
    \_return_stmt: , line:26:10, endln:26:16
      |vpiParent:
      \_function: (work@top.get4), line:25:4, endln:27:18
      |vpiCondition:
      \_constant: , line:26:17, endln:26:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
  |vpiNet:
  \_logic_net: (work@top.o), line:23:27, endln:23:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiTypespec:
    \_ref_typespec: (work@top.o)
      |vpiParent:
      \_logic_net: (work@top.o), line:23:27, endln:23:28
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:23:4, endln:23:7
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiRefModule:
  \_ref_module: work@intf (interf), line:28:8, endln:28:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiName:interf
    |vpiDefName:work@intf
    |vpiActual:
    \_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:1:1, endln:18:13
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiCondition:
    \_operation: , line:29:8, endln:29:17
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:18
      |vpiOperand:
      \_ref_obj: (work@top.Depth), line:29:8, endln:29:13
        |vpiParent:
        \_operation: , line:29:8, endln:29:17
        |vpiName:Depth
        |vpiFullName:work@top.Depth
      |vpiOperand:
      \_constant: , line:29:16, endln:29:17
        |vpiParent:
        \_operation: , line:29:8, endln:29:17
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiStmt:
    \_named_begin: (work@top.gen_block)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_block
      |vpiFullName:work@top.gen_block
      |vpiStmt:
      \_cont_assign: , line:34:14, endln:34:24
        |vpiParent:
        \_named_begin: (work@top.gen_block)
        |vpiRhs:
        \_func_call: (get1), line:34:18, endln:34:24
          |vpiParent:
          \_cont_assign: , line:34:14, endln:34:24
          |vpiName:get1
        |vpiLhs:
        \_ref_obj: (work@top.gen_block.o), line:34:14, endln:34:15
          |vpiParent:
          \_cont_assign: , line:34:14, endln:34:24
          |vpiName:o
          |vpiFullName:work@top.gen_block.o
    |vpiElseStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@top
      |vpiStmt:
      \_cont_assign: , line:37:13, endln:37:18
        |vpiParent:
        \_begin: (work@top)
        |vpiRhs:
        \_constant: , line:37:17, endln:37:18
          |vpiParent:
          \_cont_assign: , line:37:13, endln:37:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.o), line:37:13, endln:37:14
          |vpiParent:
          \_cont_assign: , line:37:13, endln:37:18
          |vpiName:o
          |vpiFullName:work@top.o
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:23:27, endln:23:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiTypespec:
    \_ref_typespec: (work@top.o)
      |vpiParent:
      \_int_var: (work@top.o), line:23:27, endln:23:28
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:23:4, endln:23:7
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.Depth), line:22:27, endln:22:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@top.Depth)
      |vpiParent:
      \_parameter: (work@top.Depth), line:22:27, endln:22:32
      |vpiFullName:work@top.Depth
      |vpiActual:
      \_int_typespec: , line:22:14, endln:22:26
    |vpiName:Depth
    |vpiFullName:work@top.Depth
  |vpiParamAssign:
  \_param_assign: , line:22:27, endln:22:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiRhs:
    \_constant: , line:22:35, endln:22:36
      |vpiParent:
      \_param_assign: , line:22:27, endln:22:36
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:22:35, endln:22:36
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:22:14, endln:22:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Depth), line:22:27, endln:22:32
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.get4), line:25:4, endln:27:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiName:get4
    |vpiFullName:work@top.get4
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (work@top.get4), line:25:23, endln:25:26
    |vpiStmt:
    \_return_stmt: , line:26:10, endln:26:16
      |vpiParent:
      \_function: (work@top.get4), line:25:4, endln:27:18
      |vpiCondition:
      \_constant: , line:26:17, endln:26:18
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
  |vpiTopModule:1
  |vpiInterface:
  \_interface_inst: work@intf (work@top.interf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:28:3, endln:28:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiName:interf
    |vpiFullName:work@top.interf
    |vpiVariables:
    \_int_var: (work@top.interf.o), line:3:27, endln:3:28
      |vpiParent:
      \_interface_inst: work@intf (work@top.interf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:28:3, endln:28:17
      |vpiTypespec:
      \_ref_typespec: (work@top.interf.o)
        |vpiParent:
        \_int_var: (work@top.interf.o), line:3:27, endln:3:28
        |vpiFullName:work@top.interf.o
        |vpiActual:
        \_int_typespec: , line:3:4, endln:3:7
      |vpiName:o
      |vpiFullName:work@top.interf.o
      |vpiVisibility:1
    |vpiParameter:
    \_parameter: (work@top.interf.Depth), line:2:27, endln:2:32
      |vpiParent:
      \_interface_inst: work@intf (work@top.interf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:28:3, endln:28:17
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@top.interf.Depth)
        |vpiParent:
        \_parameter: (work@top.interf.Depth), line:2:27, endln:2:32
        |vpiFullName:work@top.interf.Depth
        |vpiActual:
        \_int_typespec: , line:2:14, endln:2:26
      |vpiName:Depth
      |vpiFullName:work@top.interf.Depth
    |vpiParamAssign:
    \_param_assign: , line:2:27, endln:2:36
      |vpiParent:
      \_interface_inst: work@intf (work@top.interf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:28:3, endln:28:17
      |vpiRhs:
      \_constant: , line:2:35, endln:2:36
        |vpiParent:
        \_param_assign: , line:2:27, endln:2:36
        |vpiDecompile:4
        |vpiSize:32
        |UINT:4
        |vpiTypespec:
        \_ref_typespec: (work@top.interf)
          |vpiParent:
          \_constant: , line:2:35, endln:2:36
          |vpiFullName:work@top.interf
          |vpiActual:
          \_int_typespec: , line:2:14, endln:2:26
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.interf.Depth), line:2:27, endln:2:32
    |vpiDefName:work@intf
    |vpiDefFile:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv
    |vpiDefLineNo:1
    |vpiTaskFunc:
    \_function: (work@intf.get2), line:5:4, endln:7:18
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.interf.gen_block), line:9:19, endln:15:19
      |vpiParent:
      \_interface_inst: work@intf (work@top.interf), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:28:3, endln:28:17
      |vpiName:gen_block
      |vpiFullName:work@top.interf.gen_block
      |vpiGenScope:
      \_gen_scope: (work@top.interf.gen_block), line:9:19, endln:15:19
        |vpiParent:
        \_gen_scope_array: (work@top.interf.gen_block), line:9:19, endln:15:19
        |vpiFullName:work@top.interf.gen_block
        |vpiContAssign:
        \_cont_assign: , line:14:14, endln:14:24
          |vpiParent:
          \_gen_scope: (work@top.interf.gen_block), line:9:19, endln:15:19
          |vpiRhs:
          \_constant: , line:11:17, endln:11:18
            |vpiParent:
            \_cont_assign: , line:14:14, endln:14:24
            |vpiDecompile:1
            |vpiSize:32
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@top.interf.gen_block.o), line:14:14, endln:14:15
            |vpiParent:
            \_cont_assign: , line:14:14, endln:14:24
            |vpiName:o
            |vpiFullName:work@top.interf.gen_block.o
            |vpiActual:
            \_int_var: (work@top.interf.o), line:3:27, endln:3:28
        |vpiTaskFunc:
        \_function: (work@top.interf.gen_block.get3), line:10:7, endln:12:18
          |vpiParent:
          \_gen_scope: (work@top.interf.gen_block), line:9:19, endln:15:19
          |vpiName:get3
          |vpiFullName:work@top.interf.gen_block.get3
          |vpiVisibility:1
          |vpiAutomatic:1
          |vpiReturn:
          \_int_var: (work@top.interf.gen_block.get3), line:10:26, endln:10:29
            |vpiParent:
            \_function: (work@top.interf.gen_block.get3), line:10:7, endln:12:18
            |vpiTypespec:
            \_ref_typespec: (work@top.interf.gen_block.get3)
              |vpiParent:
              \_int_var: (work@top.interf.gen_block.get3), line:10:26, endln:10:29
              |vpiFullName:work@top.interf.gen_block.get3
              |vpiActual:
              \_int_typespec: , line:10:26, endln:10:29
            |vpiFullName:work@top.interf.gen_block.get3
            |vpiSigned:1
          |vpiStmt:
          \_return_stmt: , line:11:10, endln:11:16
            |vpiParent:
            \_function: (work@top.interf.gen_block.get3), line:10:7, endln:12:18
            |vpiCondition:
            \_constant: , line:11:17, endln:11:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_block), line:29:19, endln:35:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
    |vpiName:gen_block
    |vpiFullName:work@top.gen_block
    |vpiGenScope:
    \_gen_scope: (work@top.gen_block), line:29:19, endln:35:19
      |vpiParent:
      \_gen_scope_array: (work@top.gen_block), line:29:19, endln:35:19
      |vpiFullName:work@top.gen_block
      |vpiContAssign:
      \_cont_assign: , line:34:14, endln:34:24
        |vpiParent:
        \_gen_scope: (work@top.gen_block), line:29:19, endln:35:19
        |vpiRhs:
        \_constant: , line:31:17, endln:31:18
          |vpiParent:
          \_cont_assign: , line:34:14, endln:34:24
          |vpiDecompile:1
          |vpiSize:32
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.gen_block.o), line:34:14, endln:34:15
          |vpiParent:
          \_cont_assign: , line:34:14, endln:34:24
          |vpiName:o
          |vpiFullName:work@top.gen_block.o
          |vpiActual:
          \_int_var: (work@top.o), line:23:27, endln:23:28
      |vpiTaskFunc:
      \_function: (work@top.gen_block.get1), line:30:7, endln:32:18
        |vpiParent:
        \_gen_scope: (work@top.gen_block), line:29:19, endln:35:19
        |vpiName:get1
        |vpiFullName:work@top.gen_block.get1
        |vpiVisibility:1
        |vpiAutomatic:1
        |vpiReturn:
        \_int_var: (work@top.gen_block.get1), line:30:26, endln:30:29
          |vpiParent:
          \_function: (work@top.gen_block.get1), line:30:7, endln:32:18
          |vpiTypespec:
          \_ref_typespec: (work@top.gen_block.get1)
            |vpiParent:
            \_int_var: (work@top.gen_block.get1), line:30:26, endln:30:29
            |vpiFullName:work@top.gen_block.get1
            |vpiActual:
            \_int_typespec: , line:30:26, endln:30:29
          |vpiFullName:work@top.gen_block.get1
          |vpiSigned:1
        |vpiStmt:
        \_return_stmt: , line:31:10, endln:31:16
          |vpiParent:
          \_function: (work@top.gen_block.get1), line:30:7, endln:32:18
          |vpiCondition:
          \_constant: , line:31:17, endln:31:18
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
\_weaklyReferenced:
\_int_typespec: , line:2:14, endln:2:26
  |vpiParent:
  \_parameter: (work@intf.Depth), line:2:27, endln:2:32
\_int_typespec: , line:5:23, endln:5:26
  |vpiSigned:1
\_int_typespec: , line:22:14, endln:22:26
  |vpiParent:
  \_parameter: (work@top.Depth), line:22:27, endln:22:32
\_int_typespec: , line:25:23, endln:25:26
  |vpiSigned:1
\_int_typespec: , line:23:4, endln:23:7
  |vpiSigned:1
\_int_typespec: , line:3:4, endln:3:7
  |vpiParent:
  \_int_var: (work@top.interf.o), line:3:27, endln:3:28
  |vpiSigned:1
\_int_typespec: , line:10:26, endln:10:29
  |vpiSigned:1
\_function: (work@top.gen_block.get1), line:30:7, endln:32:18
  |vpiParent:
  \_gen_scope: (work@top.gen_block), line:29:19, endln:35:19
  |vpiName:get1
  |vpiFullName:work@top.gen_block.get1
  |vpiVisibility:1
  |vpiAutomatic:1
  |vpiReturn:
  \_int_var: (work@top.gen_block.get1), line:30:26, endln:30:29
  |vpiStmt:
  \_return_stmt: , line:31:10, endln:31:16
    |vpiParent:
    \_function: (work@top.gen_block.get1), line:30:7, endln:32:18
    |vpiCondition:
    \_constant: , line:31:17, endln:31:18
\_int_typespec: , line:30:26, endln:30:29
  |vpiSigned:1
\_int_typespec: , line:3:4, endln:3:7
  |vpiSigned:1
\_int_typespec: , line:23:4, endln:23:7
  |vpiSigned:1
\_int_typespec: , line:22:14, endln:22:26
  |vpiParent:
  \_ref_typespec: (work@top.Depth)
\_int_typespec: , line:2:14, endln:2:26
  |vpiParent:
  \_ref_typespec: (work@top.interf.Depth)
\_gen_scope: (work@top.gen_block), line:29:19, endln:35:19
  |vpiParent:
  \_gen_scope_array: (work@top.gen_block), line:29:19, endln:35:19
  |vpiFullName:work@top.gen_block
  |vpiContAssign:
  \_cont_assign: , line:34:14, endln:34:24
    |vpiParent:
    \_gen_scope: (work@top.gen_block), line:29:19, endln:35:19
    |vpiRhs:
    \_constant: , line:31:17, endln:31:18
    |vpiLhs:
    \_ref_obj: (work@top.gen_block.o), line:34:14, endln:34:15
      |vpiParent:
      \_cont_assign: , line:34:14, endln:34:24
      |vpiName:o
      |vpiFullName:work@top.gen_block.o
      |vpiActual:
      \_int_var: (work@top.o), line:23:27, endln:23:28
  |vpiTaskFunc:
  \_function: (work@top.gen_block.get1), line:30:7, endln:32:18
\_gen_scope_array: (work@top.gen_block), line:29:19, endln:35:19
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncDeclScope/dut.sv, line:21:1, endln:40:10
  |vpiName:gen_block
  |vpiFullName:work@top.gen_block
  |vpiGenScope:
  \_gen_scope: (work@top.gen_block), line:29:19, endln:35:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/FuncDeclScope/dut.sv | ${SURELOG_DIR}/build/regression/FuncDeclScope/roundtrip/dut_000.sv | 13 | 40 |
============================== End RoundTrip Results ==============================
