# ğŸŒ¸ğŸ“– Silicon Saga__Chapter 4 (Week 4) ğŸŒ¸
## CMOS Circuit Design (sky130-style)

This weekâ€™s exercise focuses on **analog circuit simulation** using **Ngspice** integrated with the **Sky130 PDK**.  
You will simulate and analyze the electrical behavior of devices such as **NMOS**, **PMOS**, and **CMOS inverters**, while exploring how device dimensions and process variations influence circuit performance.

---

# âš¡What is Circuit Design?
 Gates made up of pmos and nmos transistors arranged in a particualr fashion and perform required functionality...

 # ğŸ¯Why SPICE ?
 To find output characterstics we need to do simulation and also it help in calculation delay which furthermore give information about W/L ratios. To change delay we need to change W/L ratio and that can only be obtained by SPICE simulation...

 ## Installation of ngSpice
  
  ngspice is a open source simulator used for circuits..

  ```
  sudo apt update
  sudo apt upgrade
  sudo apt install ngspice -y
  ngspice -v

  ```
  ![ngspice](./Images/ng%20spice%20install.png)
  ---
## How to write ngspice code?

# âš™ï¸ Step 1: Identify Circuit Components

Before creating the simulation file, clearly identify all elements in your design.

| Component Type | Symbol | Description |
|----------------|---------|-------------|
| Voltage Source | `VDD`, `Vin` | Power supply and input signal |
| NMOS Transistor | `M1` | Acts as a pull-down network |
| PMOS Transistor | `M2` | Acts as a pull-up network |
| Capacitor | `Cload` | Models output loading effect |

ğŸ§© **Example â€” CMOS Inverter Nodes**
VDD, Vin, out, NMOS, PMOS

---
# ğŸ“ Step 2: Create the Netlist File

Ngspice reads circuit descriptions written in **SPICE netlist format**.

1. Open a text editor (e.g., VS Code, nano).
2. Write your circuit description.
3. Save the file with a `.spice` or `.cir` extension (e.g., `inverter.spice`).

---

# ğŸ”Œ Step 3: Define Voltage Sources

```spice
VDD Vdd 0 DC 5
Vin in 0 PULSE(0 5 0 1n 1n 10n 20n)
```

| Source  | Node Connections | Function                               |
| ------- | ---------------- | -------------------------------------- |
| **VDD** | Vdd â†’ 0          | Constant DC supply (5 V)               |
| **Vin** | in â†’ 0           | Pulse signal for switching (0 V â†’ 5 V) |

---
# Step 4: Define Devices and Load

```
M1 out in 0 0 NMOS L=1u W=10u
M2 out in Vdd Vdd PMOS L=1u W=20u
Cload out 0 1p

```
| Device    | Description     | Terminals                 | Parameters      |
| --------- | --------------- | ------------------------- | --------------- |
| **M1**    | NMOS transistor | D=out, G=in, S=0, B=0     | L=1 Âµm, W=10 Âµm |
| **M2**    | PMOS transistor | D=out, G=in, S=Vdd, B=Vdd | L=1 Âµm, W=20 Âµm |
| **Cload** | Load capacitor  | out â†’ 0                   | 1 pF            |

ğŸ’¡ Adjust L (length) and W (width) to explore device scaling effects.

---

# ğŸ§  Step 5: Add Control Commands
```
.control
run
plot v(in) v(out)
.endc
```
| Command             | Purpose                             |
| ------------------- | ----------------------------------- |
| `.control`          | Begins the simulation control block |
| `run`               | Executes the defined analysis       |
| `plot v(in) v(out)` | Displays the inputâ€“output waveforms |
| `.endc`             | Ends the control block              |

---

# â–¶ï¸ Step 6: Run the Simulation

Save the file as inverter.spice..Open the terminal and run

```
ngspice inverter.spice
```
---

# ğŸ“Š Step 7: Analyze Results

| Observation            | Expected Behavior                                     |
| ---------------------- | ----------------------------------------------------- |
| Inputâ€“Output Waveforms | Complementary switching (logic inversion)             |
| Transition Delay       | Affected by transistor size and load capacitance      |
| Supply Sensitivity     | Varying `VDD` changes switching threshold             |
| Robustness             | Check performance across process corners (TT, FF, SS) |

---


# âš¡ Task 1 â€“ NMOS Idâ€“Vds Characteristics

## ğŸ¯ Objective
To simulate and analyze the **Idâ€“Vds characteristics of an NMOS transistor** using the **SkyWater 130nm PDK** in **Ngspice**.  
This experiment builds a foundation for understanding how MOSFETs behave across different operating regions â€” knowledge essential for both **analog design** and **digital CMOS circuits**.

---

## ğŸ§  Why It Matters
MOSFETs are the fundamental building blocks of all modern chips.  
The **Idâ€“Vds curve** reveals how current responds to applied voltages â€” the same principle that governs switching speed, power consumption, and gain in integrated circuits.  
Understanding this curve means understanding how transistors *think*.

---
## ğŸ”Œ Circuit Description
```
         Vds (sweep)
            â”‚
            â–¼
         [Drain]
            â”‚
    Vgs â”€â”€>[Gate]
            â”‚
         [Source]
            â”‚
           GND
```

| **Node**   | **Description**                  |
| ------ | ----------------------------- |
| *Drain*  | Voltage sweep node (Vds)      |
| *Gate*   | Stepped control voltage (Vgs) |
| *Source* | Ground reference              |
| *Body*   | Tied to source (no body bias) |

---

# SPICE NETLIST

```
* NMOS Id-Vds Characteristics
* Device: W=5Âµm, L=2Âµm

.lib "/home/neharika/sky130CircuitDesignWorkshop/design/sky130_fd_pr/models/sky130.lib.spice" tt

* Our transistor 
XM1 vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=5 l=2

* Power supply
Vdd vdd 0 1.8

* Gate voltage
Vin in 0 1.8

* Sweep Vds from 0â†’1.8V, Vgs in steps of 0.2V
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.end

```
---
## ğŸš€ Running the Simulation

Save the file as nmos_idvds.spice
Run the simulation:

```ngspice nmos_idvds.spice
```
**Inside Ngspice, plot the drain current:**

```
plot -i(Vds)

```
ğŸ§© The negative sign is required because ngspice defines current direction as flowing into the voltage source.

---

## ğŸ“ˆ Understanding the Results

| **Observation**                           | **Interpretation**                             | **Design** **Insight**                           |
| --------------------------------------- | ------------------------------------------ | ---------------------------------------- |
| **Steep initial slope**                 | Low channel resistance in linear region    | Excellent for switches                   |
| **Saturation plateau**                  | Current stabilizes with Vds                | Ideal for amplifiers and current mirrors |
| **Increasing Vgs shifts curves upward** | Stronger channel conduction                | Higher drive strength and speed          |
| **Distinct curves for each Vgs**        | Voltage-controlled current source behavior | Core concept for analog design           |

---

![task1](./Images/Screenshot%202025-10-19%20192957.png)
![task1-2](./Images/task1%20vdd.png)

---

## Key Takeaways

**"Every digital gate is just MOSFETs playing tug-of-war with electrons"**

---

# ğŸ¯ Task 2 â€” Threshold Voltage & Velocity Saturation

## ğŸ¯ Objective
To determine the **threshold voltage (Vt)** of an NMOS transistor and understand **velocity saturation** effects in short-channel devices using the **SkyWater 130nm PDK**.

---
## ğŸ§© Key Concepts

| Concept | Description |
|----------|--------------|
| **Threshold Voltage (Vt)** | The gate voltage where the MOSFET starts conducting |
| **Velocity Saturation** | Condition when carrier velocity stops increasing despite higher fields |
| **CMOS Relevance** | Defines inverter switching point and speed-power trade-offs |

---
## ğŸ§± Device Specifications

| Parameter | Value | Purpose |
|------------|--------|----------|
| Width (W) | 1.8 Âµm | Sets current capability |
| Length (L) | 1.2 Âµm | Controls speed vs. current |
| W/L Ratio | 1.5 | Defines transistor strength |

> **Note:** Higher W/L ratios yield stronger drive but increase capacitance and area.

---

| **Region** | **Condition** | **Behavior** |
|--------|------------|-----------|
| **Linear** | Vds < (Vgs âˆ’ Vt) | Acts as voltage-controlled resistor |
| **Saturation** | Vds â‰¥ (Vgs âˆ’ Vt) | Current nearly constant; channel pinched off |

---

## âš¡ Velocity Saturation â€” Short Channel Effect

In transistors with **L < 250 nm**, carriers reach a **maximum velocity (â‰ˆ10â· cm/s)**, causing current to increase linearly with (Vgs âˆ’ Vt), not quadratically.

| Feature | Long Channel | Short Channel |
|----------|---------------|----------------|
| Mode | Cutoff, Linear, Saturation | + Velocity Saturation |
| Current Relation | Id âˆ (Vgs âˆ’ Vt)Â² | Id âˆ (Vgs âˆ’ Vt) |
| Max Current | Higher (~410 ÂµA) | Lower (~210 ÂµA) |
| Speed | Moderate | Very High |
| Trade-off | More current, slower | Less current, faster |

**Equation:**
Id = W Â· Cox Â· vsat Â· (Vgs âˆ’ Vt)

---
## Velocity Saturation and Basics of CMOS Inverter VTC

```
* Short-channel NMOS Id-Vds characteristics
.param temp=27
.lib "/home/neharika/sky130CircuitDesignWorkshop/design/sky130_fd_pr/models/sky130.lib.spice" tt

* Device: W=0.39Âµm, L=0.15Âµm (short channel!)
XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15

* Series resistor for current measurement
R1 n1 in 55

* Supply voltages
Vdd vdd 0 1.8V
Vin in 0 1.8V

* Sweep Vds and Vgs
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.control
run
display
setplot dc1
.endc

.end

```

![IdvsVds](./Images/day2.png)

---

```
* NMOS transfer characteristic (Id vs Vgs)
.param temp=27
.lib "/home/neharika/sky130CircuitDesignWorkshop/design/sky130_fd_pr/models/sky130.lib.spice" tt

XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15
R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

* Sweep gate voltage
.dc Vin 0 1.8 0.1

.control
run
display
setplot dc1
.endc

.end

```
![IdvsVds](./Images/day2.1.png)

---

# Task3 â€” CMOS Switching Threshold and Dynamic Simulations

*Tracing how a tiny voltage decides between logic â€˜0â€™ and â€˜1â€™.*

## ğŸ¯ Objective

To simulate and understand the **Voltage Transfer Characteristic (VTC)** of a CMOS inverter using the **SkyWater 130 nm PDK**, and determine the **switching threshold voltage (Vm)** â€” the critical point where both transistors share equal responsibility.

---
## ğŸ§© What Is the VTC?

The **VTC** curve shows how an inverterâ€™s output responds to different input levels.  
As the input sweeps from 0 V to VDD:

- The **PMOS** gradually turns off.  
- The **NMOS** begins to conduct.  
- At one precise input level (**Vm**), both transistors conduct equally â€” the inverter flips.

This point defines logic balance and affects speed, power, and noise immunity.

---

## âš™ï¸ Circuit Design

### Basic Configuration

| 
*Device* | *Type* | *W (Âµm)* | *L (Âµm)* | *Notes* |
|:--------|:------|:------:|:------:|:------|
| M1 | PMOS | 0.84 | 0.15 | Wider to offset lower hole mobility |
| M2 | NMOS | 0.36 | 0.15 | Standard minimum geometry |
| â€” | Cload | 50 fF | â€” | Simulated fan-out load |
| â€” | VDD | 1.8 V | â€” | Sky130 nominal supply |

### Design Insight
Electrons travel faster than holes (**Î¼n â‰ˆ 2.5 Î¼p**).  
To make both devices switch symmetrically:
Wp / Wn â‰ˆ Î¼n / Î¼p â‰ˆ 2.3

Our ratio of **0.84 / 0.36 â‰ˆ 2.33** achieves a nearly centered Vm close to VDD/2.

---

## ğŸ§  Operation Summary

| Input Voltage | PMOS | NMOS | Output | Region |
|:---------------|:------|:------|:---------|:-----------|
| 0 â†’ 0.4 V | ON | OFF | â‰ˆ VDD | High level |
| 0.4 â†’ 1.4 V | Partially ON | Partially ON | Rapid drop | Transition |
| 1.4 â†’ 1.8 V | OFF | ON | â‰ˆ 0 V | Low level |

At **Vm**, both transistors are in **saturation**, producing the steepest slope on the curve.

---

## ğŸ§¾ SPICE Setup


```

.param temp=27
.lib "/home/neharika/sky130CircuitDesignWorkshop/design/sky130_fd_pr/models/sky130.lib.spice" tt


* Devices
XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=0.84u l=0.15u
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36u l=0.15u

* Load and sources
Cload out 0 50f
Vdd vdd 0 1.8
Vin in 0 0

* DC Sweep
.dc Vin 0 1.8 0.01

.control
  run
  plot v(out) vs v(in)
  * Overlay Vin for unity-gain reference
  plot v(out) v(in) vs v(in)
.endc
.end

```

---

![TASK3](./Images/day3.png)

---

**Transient Response**

# Inverter Switching Analysis

## Challenge
Move beyond static DC analysis and explore the **real-time switching performance** of the inverter. How fast can it actually change states?

## Objectives
Capture the inverterâ€™s dynamic behavior, including:

- â±ï¸ **Rise Time (tr)**: Time for output to transition from LOW â†’ HIGH  
- â±ï¸ **Fall Time (tf)**: Time for output to transition from HIGH â†’ LOW  
- âš¡ **Propagation Delays**: Delay between input change and output response  
- ğŸ“Š **Transient Behavior**: Any overshoot, undershoot, or glitches during switching

---

## ğŸ’» SPICE


```

.param temp=27
.lib "/home/neharika/sky130CircuitDesignWorkshop/design/sky130_fd_pr/models/sky130.lib.spice" tt

* PMOS (slightly wider for balanced switching)
XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=1u l=0.15u

* NMOS (baseline width)
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36u l=0.15u

* Output load (typical gate fanout)
Cload out 0 50fF

* Power supply
Vdd vdd 0 1.8V

* Pulse input (1ns edges, 20ns period)
Vin in 0 PULSE(0 1.8 0 1n 1n 10n 20n)

* Transient analysis: 0.1ns steps, 50ns total
.tran 0.1n 50n

* Automated measurements
.measure tran tPLH TRIG v(in) VAL=0.9 TD=0 FALL=1 TARG v(out) VAL=0.9 TD=0 RISE=1
.measure tran tPHL TRIG v(in) VAL=0.9 TD=0 RISE=1 TARG v(out) VAL=0.9 TD=0 FALL=1
.measure tran tRise TRIG v(out) VAL=0.18 RISE=1 TARG v(out) VAL=1.62 RISE=1
.measure tran tFall TRIG v(out) VAL=1.62 FALL=1 TARG v(out) VAL=0.18 FALL=1

* Plotting
.control
run
plot v(in) v(out)
.endc

.end

```
---
![result](./Images/day3%20trans.png)

---

## ğŸ“ Key Takeaways

### ğŸ’ Timing Commandments

1. **âš¡ Fast Edges Are Good (Usually)**
   - Rise time (tr) and fall time (tf) in the hundreds of picoseconds indicate a healthy design.
   - Be cautious of excessive di/dt, which can introduce noise.

2. **âš–ï¸ Asymmetry is Normal**
   - NMOS devices are naturally faster than PMOS.
   - You can balance speeds by oversizing PMOS, though it's rarely necessary.

3. **ğŸ“Š Measure, Don't Guess**
   - Transient simulations reveal real-world behavior.
   - Static DC analysis alone isnâ€™t enough to understand switching performance.

4. **ğŸ”Œ Load Matters**
   - Typical load: 50â€¯fF, but real circuits may see 100â€“500â€¯fF.
   - Higher load â†’ slower edges (roughly linear relationship).

---

# Task 4 â€” CMOS Noise Margin 

*"A circuit that works in simulation but fails in reality is just expensive art."*

---

## ğŸ¯ Mission
Your inverter works perfectly under ideal conditionsâ€”but real circuits face:

- ğŸŒ©ï¸ Power supply noise  
- ğŸ“¡ Crosstalk from neighboring wires  
- ğŸ”Š Substrate coupling  
- âš¡ Thermal noise and manufacturing variations  

**Goal:** Determine the **Noise Margins** (NML, NMH)â€”the safety buffer between "definitely 0" and "definitely 1".

### ğŸ’¡ Why This Matters

High Noise Margins â†’ Survives real-world chaos
â†’ Works in mass production
â†’ Passes system-level testing
â†’ Reduces need for expensive shielding

Low Noise Margins â†’ Random bit flips
â†’ Field failures
â†’ Customer returns
â†’ Engineering nightmare

---

## ğŸ§  Noise Margin 

### ğŸ“Š Four Critical Voltages

Every inverter has **four critical voltages** that define its logic robustness:

| Parameter | Symbol | Definition | Location on VTC |
|-----------|--------|-----------|----------------|
| ğŸ” Output High | VOH | Minimum guaranteed high output | Vin â‰ˆ 0V (PMOS fully on) |
| ğŸ”» Output Low | VOL | Maximum guaranteed low output | Vin â‰ˆ VDD (NMOS fully on) |
| ğŸ”¼ Input High Threshold | VIH | Minimum input recognized as HIGH | |dVout/dVin| = 1 (falling edge) |
| ğŸ”½ Input Low Threshold | VIL | Maximum input recognized as LOW | |dVout/dVin| = 1 (rising edge) |

### ğŸ§® Noise Margin Formulas

NMH = VOH âˆ’ VIH â† Maximum tolerable noise for logic HIGH
NML = VIL âˆ’ VOL â† Maximum tolerable noise for logic LOW

---


### ğŸŒ©ï¸ Noise Scenarios: Will It Survive? 

| Case | Input + Noise | Perceived Level | Result |
|------|---------------|----------------|--------|
| âœ… **A** | 0.2V + 0.3V = 0.5V | < VIL (0.744V) | **SAFE** |
| âœ… **B** | 1.6V âˆ’ 0.3V = 1.3V | > VIH (1.004V) | **SAFE** |
| âŒ **C** | 0.5V + 0.5V = 1.0V | Between VIL and VIH | **DANGER** |

---

## ğŸ’» Extracting Noise Margins from Simulation

### ğŸ“œ SPICE Netlist


```
* CMOS Inverter Noise Margin Analysis

.param temp=27
.lib "/home/neharika/sky130CircuitDesignWorkshop/design/sky130_fd_pr/models/sky130.lib.spice" tt

* Inverter
XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=1u l=0.15u
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36u l=0.15u

* Load
Cload out 0 50fF

* Power supply
Vdd vdd 0 1.8V

* Input voltage sweep
Vin in 0 1.8V

* Operating point
.op

* DC sweep for VTC
.dc Vin 0 1.8 0.01

* Compute derivative to find VIL/VIH
.control
  run
  setplot dc1
  let gain = deriv(v(out))/deriv(v(in))
  plot v(out) vs v(in)
  plot gain vs v(in)
.endc

.end
```

# Measurement Technique

**Plot VTC** â†’ Observe transfer curve

**Plot Gain** â†’ Identify points where |gain| = 1

**Left unity**-gain point â†’ VIL (rising input)

**Right unity**-gain point â†’ VIH (falling input)

**Extract VOH/VOL** â†’ From flat regions of VTC

---

![result](./Images/day4.png)

---

# Task 5: CMOS Power Supply and Device Variation

# ğŸ¯ CMOS  Analysis

*"Ever wondered what happens when your circuit's power supply fluctuates or transistors aren't exactly as designed? Welcome to CMOS robustness testingâ€”where tiny changes can ripple into big effects."*

---

## ğŸ”¬ Mission Brief

We're stress-testing CMOS inverters against real-world variations:

| Challenge | Impact Zone | Risk Level |
|-----------|-------------|------------|
| âš¡ Power Supply Variations | Switching threshold (Vm) | ğŸ”´ High |
| ğŸ› ï¸ Transistor Sizing Variations | Noise margins (NM_L, NM_H) | ğŸŸ¡ Medium |
| ğŸ“Š Combined Effects | VOH, VOL, timing margins | ğŸ”´ Critical |

**Why it matters:** In reality, power supplies droop, manufacturing drifts occur, and temperature changes impact transistors. Robustness analysis separates chips that work *sometimes* from those that work *always*.

---

## ğŸ§ª Experimental Setup

### SPICE (Baseline Inverter)

```
* CMOS Inverter - Sky130 PDK
.include "sky130_fd_pr/models/sky130.lib.spice"

Vdd vdd 0 1.8
Vin in 0 DC 0

* PMOS
Xm1 out in vdd vdd sky130_fd_pr__pfet_01v8 W=1.0u L=0.36u

* NMOS
Xm2 out in 0 0 sky130_fd_pr__nfet_01v8 W=0.36u L=0.36u
* Sweep input voltage for VTC
.dc Vin 0 1.8 0.01
.print dc V(out)
.end

```
# ğŸ›ï¸ Experiment Variations

**Experiment A:** Supply Voltage Scaling
Sweep VDD from 1.8V â†’ 0.8V, observe behavior under voltage starvation.

**Experiment B:** Device Sizing
Adjust PMOS/NMOS widths to see how pull-up/pull-down balance affects Vm and noise margins.

![result](./Images/day4.1.png)

ğŸ“‰ Vm shifts downward as VDD decreases

ğŸš¨ Noise margins shrink, increasing glitch risk

ğŸ¯ VOH degrades, VOL remains stable

---

![result](./Images/day5.png)

ğŸ’ª Wider PMOS â†’ Vm shifts up, NM_H improves

âš¡ Wider NMOS â†’ Vm shifts down, NM_L improves

âš–ï¸ VOH/VOL stable, but switching point movesâ€”critical for threshold-sensitive circuits

---

## ğŸ† Key Takeaways

1. **ğŸ“‰ Voltage Sensitivity Matters**
   - Even small variations in VDD significantly impact noise margins and switching thresholds.
   - Designs must account for worst-case supply droops to ensure reliable operation.

2. **âš–ï¸ Balance is Critical**
   - The PMOS/NMOS sizing ratio sets the inverterâ€™s switching point.
   - Overemphasis on one device compromises one noise margin for the otherâ€”balanced sizing ensures robust logic levels.

3. **ğŸ”— Device-Level Choices Affect the System**
   - VTC characteristics propagate through timing paths, affecting delays and setup/hold margins.
   - STA tools and timing analysis must account for process, voltage, and temperature (PVT) variations.

---

## ğŸ’¼ Learning Outcomes

- **NMOS/NMOS Device Behavior:** Verified correct operation in both resistive and saturation regions.  
- **CMOS Inverter Analysis:** Explored VTC, switching thresholds, and transient behavior.  
- **Robustness Evaluation:** Studied the effects of noise, power supply fluctuations, and device sizing on inverter performance.  
- **Simulation Skills:** Applied Ngspice to visualize circuit behavior, validate theory, and reinforce understanding of device- and inverter-level operation.  
- **Practical Insights:** Gained a strong foundation for analog circuit verification and preparation for advanced simulations.

---

**Summary:**  
This weekâ€™s exercises highlight the critical link between device-level choices and system-level reliability. Understanding voltage sensitivity, sizing balance, and robustness ensures circuits that not only function in simulation but also survive real-world conditions.

---

## âœ¨ Closing Note  

This repository reflects not just my technical work but also my **growth as a learner in VLSI design**.  
I started with small steps, faced hurdles, and gradually built a stronger understanding of how open-source flows are set up and run.  

I know this is only the **beginning of a longer journey**, but documenting my process here makes me appreciate every bit of progress.  
Hereâ€™s to more experiments, more mistakes, and more learning ğŸš€  

ğŸŒ¸â€” Neeharika ChauhanğŸŒ¸  

---
 ![Author: Neeharika Chauhan](https://img.shields.io/badge/author-Neeharika%20Chauhan-blue)
