##An implementation of multi-cycle-cpu of MIPS architecture.