Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May 17 23:34:57 2024
| Host         : LAPTOP-0P208VUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     589         
TIMING-20  Warning           Non-clocked latch               77          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1927)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1366)
5. checking no_input_delay (17)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1927)
---------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Jump_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Jump_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Length_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Length_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Length_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[9]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/DataPath1/SCPU_CTRL/ImmSel_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/DataPath1/SCPU_CTRL/ImmSel_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 253 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 253 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 253 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 253 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 253 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1366)
---------------------------------------------------
 There are 1366 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1386          inf        0.000                      0                 1386           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1386 Endpoints
Min Delay          1386 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.778ns  (logic 6.326ns (31.987%)  route 13.451ns (68.013%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=3 LUT5=1 LUT6=3 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[6]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/DataPath1/PC_out_reg[6]/Q
                         net (fo=107, routed)         3.507     4.025    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     4.819    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.943 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.947     5.890    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_1
    SLICE_X13Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.042 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=17, routed)          1.435     7.477    U5/data2[5]
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.326     7.803 f  U5/Disp_num[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.803    U5/Disp_num[5]_INST_0_i_1_n_0
    SLICE_X9Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     8.015 f  U5/Disp_num[5]_INST_0/O
                         net (fo=1, routed)           1.269     9.284    U6/inst/U2/disp_num[5]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.299     9.583 f  U6/inst/U2/XLXI_3_i_2/O
                         net (fo=1, routed)           0.000     9.583    U6/inst/U2/XLXI_3_i_2_n_1
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     9.824 f  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          1.215    11.039    U6/inst/U2/hex[1]
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.298    11.337 r  U6/inst/U2/XLXI_5/O
                         net (fo=2, routed)           0.670    12.006    U6/inst/U2/XLXN_119
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.124    12.130 r  U6/inst/U2/XLXI_29/O
                         net (fo=1, routed)           1.081    13.211    U6/inst/U2/XLXN_211
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.150    13.361 r  U6/inst/U2/XLXI_50/O
                         net (fo=1, routed)           2.658    16.019    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.758    19.778 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.778    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.500ns  (logic 6.119ns (31.379%)  route 13.381ns (68.621%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT4=3 LUT5=1 LUT6=3 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[6]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/DataPath1/PC_out_reg[6]/Q
                         net (fo=107, routed)         3.507     4.025    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.149 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     4.819    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.943 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.947     5.890    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_1
    SLICE_X13Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.042 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=17, routed)          1.435     7.477    U5/data2[5]
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.326     7.803 r  U5/Disp_num[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.803    U5/Disp_num[5]_INST_0_i_1_n_0
    SLICE_X9Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     8.015 r  U5/Disp_num[5]_INST_0/O
                         net (fo=1, routed)           1.269     9.284    U6/inst/U2/disp_num[5]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.299     9.583 r  U6/inst/U2/XLXI_3_i_2/O
                         net (fo=1, routed)           0.000     9.583    U6/inst/U2/XLXI_3_i_2_n_1
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     9.824 r  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          1.450    11.274    U6/inst/U2/hex[1]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.298    11.572 r  U6/inst/U2/XLXI_8/O
                         net (fo=1, routed)           0.714    12.286    U6/inst/U2/XLXN_28
    SLICE_X0Y81          LUT4 (Prop_lut4_I0_O)        0.124    12.410 r  U6/inst/U2/XLXI_17/O
                         net (fo=1, routed)           0.669    13.079    U6/inst/U2/XLXN_208
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124    13.203 r  U6/inst/U2/XLXI_47/O
                         net (fo=1, routed)           2.721    15.923    segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    19.500 r  segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.500    segment[7]
    T10                                                               r  segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.015ns  (logic 6.045ns (31.789%)  route 12.971ns (68.211%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=104, routed)         3.332     3.788    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.150     3.938 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.165     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_3_n_1
    SLICE_X14Y62         LUT6 (Prop_lut6_I2_O)        0.328     4.431 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=6, routed)           0.970     5.401    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_1
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.124     5.525 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=7, routed)           1.835     7.359    U5/data2[24]
    SLICE_X7Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.483 r  U5/Disp_num[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.483    U5/Disp_num[24]_INST_0_i_1_n_0
    SLICE_X7Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     7.695 r  U5/Disp_num[24]_INST_0/O
                         net (fo=1, routed)           1.373     9.068    U6/inst/U2/disp_num[24]
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.299     9.367 r  U6/inst/U2/XLXI_4_i_3/O
                         net (fo=1, routed)           0.000     9.367    U6/inst/U2/XLXI_4_i_3_n_1
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I1_O)      0.245     9.612 r  U6/inst/U2/XLXI_4_i_1/O
                         net (fo=17, routed)          1.532    11.144    U6/inst/U2/hex[0]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.298    11.442 r  U6/inst/U2/XLXI_7/O
                         net (fo=2, routed)           0.806    12.248    U6/inst/U2/XLXN_27
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.124    12.372 r  U6/inst/U2/XLXI_41/O
                         net (fo=1, routed)           0.504    12.876    U6/inst/U2/XLXN_213
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124    13.000 r  U6/inst/U2/XLXI_52/O
                         net (fo=1, routed)           2.455    15.455    segment_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    19.015 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.015    segment[2]
    T11                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.014ns  (logic 6.097ns (32.068%)  route 12.916ns (67.932%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[6]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/DataPath1/PC_out_reg[6]/Q
                         net (fo=107, routed)         3.507     4.025    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.149 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     4.819    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.943 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.947     5.890    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_1
    SLICE_X13Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.042 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=17, routed)          1.435     7.477    U5/data2[5]
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.326     7.803 r  U5/Disp_num[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.803    U5/Disp_num[5]_INST_0_i_1_n_0
    SLICE_X9Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     8.015 r  U5/Disp_num[5]_INST_0/O
                         net (fo=1, routed)           1.269     9.284    U6/inst/U2/disp_num[5]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.299     9.583 r  U6/inst/U2/XLXI_3_i_2/O
                         net (fo=1, routed)           0.000     9.583    U6/inst/U2/XLXI_3_i_2_n_1
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     9.824 r  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          1.097    10.921    U6/inst/U2/hex[1]
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.298    11.219 r  U6/inst/U2/XLXI_21/O
                         net (fo=1, routed)           0.667    11.886    U6/inst/U2/XLXN_75
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  U6/inst/U2/XLXI_22/O
                         net (fo=1, routed)           0.586    12.597    U6/inst/U2/XLXN_209
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124    12.721 r  U6/inst/U2/XLXI_48/O
                         net (fo=1, routed)           2.738    15.458    segment_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.014 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.014    segment[6]
    R10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.843ns  (logic 6.253ns (33.186%)  route 12.590ns (66.814%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=104, routed)         3.332     3.788    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.150     3.938 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.165     4.103    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_3_n_1
    SLICE_X14Y62         LUT6 (Prop_lut6_I2_O)        0.328     4.431 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1/O
                         net (fo=6, routed)           0.970     5.401    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[25]_INST_0_i_1_n_1
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.124     5.525 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=7, routed)           1.835     7.359    U5/data2[24]
    SLICE_X7Y76          LUT5 (Prop_lut5_I1_O)        0.124     7.483 r  U5/Disp_num[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.483    U5/Disp_num[24]_INST_0_i_1_n_0
    SLICE_X7Y76          MUXF7 (Prop_muxf7_I0_O)      0.212     7.695 r  U5/Disp_num[24]_INST_0/O
                         net (fo=1, routed)           1.373     9.068    U6/inst/U2/disp_num[24]
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.299     9.367 r  U6/inst/U2/XLXI_4_i_3/O
                         net (fo=1, routed)           0.000     9.367    U6/inst/U2/XLXI_4_i_3_n_1
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I1_O)      0.245     9.612 r  U6/inst/U2/XLXI_4_i_1/O
                         net (fo=17, routed)          1.557    11.169    U6/inst/U2/hex[0]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.298    11.467 r  U6/inst/U2/XLXI_43/O
                         net (fo=1, routed)           0.670    12.137    U6/inst/U2/XLXN_201
    SLICE_X3Y81          LUT3 (Prop_lut3_I1_O)        0.124    12.261 r  U6/inst/U2/XLXI_46/O
                         net (fo=1, routed)           0.636    12.897    U6/inst/U2/XLXN_214
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.153    13.050 r  U6/inst/U2/XLXI_53/O
                         net (fo=1, routed)           2.053    15.103    segment_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.740    18.843 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.843    segment[1]
    L18                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.535ns  (logic 6.035ns (32.560%)  route 12.500ns (67.440%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[6]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/DataPath1/PC_out_reg[6]/Q
                         net (fo=107, routed)         3.507     4.025    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.149 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     4.819    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.943 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.947     5.890    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_1
    SLICE_X13Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.042 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=17, routed)          1.435     7.477    U5/data2[5]
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.326     7.803 r  U5/Disp_num[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.803    U5/Disp_num[5]_INST_0_i_1_n_0
    SLICE_X9Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     8.015 r  U5/Disp_num[5]_INST_0/O
                         net (fo=1, routed)           1.269     9.284    U6/inst/U2/disp_num[5]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.299     9.583 r  U6/inst/U2/XLXI_3_i_2/O
                         net (fo=1, routed)           0.000     9.583    U6/inst/U2/XLXI_3_i_2_n_1
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     9.824 r  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          0.947    10.771    U6/inst/U2/hex[1]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.298    11.069 r  U6/inst/U2/XLXI_23/O
                         net (fo=1, routed)           0.689    11.759    U6/inst/U2/XLXN_111
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124    11.883 r  U6/inst/U2/XLXI_26/O
                         net (fo=1, routed)           0.919    12.802    U6/inst/U2/XLXN_210
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.124    12.926 r  U6/inst/U2/XLXI_49/O
                         net (fo=1, routed)           2.116    15.042    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    18.535 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.535    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.523ns  (logic 6.076ns (32.799%)  route 12.448ns (67.201%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[6]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/DataPath1/PC_out_reg[6]/Q
                         net (fo=107, routed)         3.507     4.025    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     4.819    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.943 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.947     5.890    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_1
    SLICE_X13Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.042 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=17, routed)          1.435     7.477    U5/data2[5]
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.326     7.803 f  U5/Disp_num[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.803    U5/Disp_num[5]_INST_0_i_1_n_0
    SLICE_X9Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     8.015 f  U5/Disp_num[5]_INST_0/O
                         net (fo=1, routed)           1.269     9.284    U6/inst/U2/disp_num[5]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.299     9.583 f  U6/inst/U2/XLXI_3_i_2/O
                         net (fo=1, routed)           0.000     9.583    U6/inst/U2/XLXI_3_i_2_n_1
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     9.824 f  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          1.507    11.331    U6/inst/U2/hex[1]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.298    11.629 r  U6/inst/U2/XLXI_30/O
                         net (fo=1, routed)           0.665    12.295    U6/inst/U2/XLXN_171
    SLICE_X1Y79          LUT3 (Prop_lut3_I1_O)        0.124    12.419 r  U6/inst/U2/XLXI_36/O
                         net (fo=1, routed)           0.706    13.125    U6/inst/U2/XLXN_212
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.249 r  U6/inst/U2/XLXI_51/O
                         net (fo=1, routed)           1.741    14.990    segment_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    18.523 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.523    segment[3]
    P15                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.700ns  (logic 5.267ns (38.444%)  route 8.433ns (61.556%))
  Logic Levels:           8  (BUFG=1 FDCE=1 LUT1=1 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  U8/clkdiv_reg[9]/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U8/clkdiv_reg[9]/Q
                         net (fo=1, routed)           2.182     2.638    U8/clkdiv[9]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.734 f  U8/clkdiv_BUFG[9]_BUFG_inst/O
                         net (fo=37, routed)          2.221     4.955    U5/point_in[41]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  U5/point_out[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.079    U5/point_out[1]_INST_0_i_2_n_0
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     5.296 f  U5/point_out[1]_INST_0/O
                         net (fo=1, routed)           0.413     5.709    U6/inst/U2/point[1]
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.299     6.008 f  U6/inst/U2/XLXI_57_i_2/O
                         net (fo=1, routed)           0.000     6.008    U6/inst/U2/XLXI_57_i_2_n_1
    SLICE_X5Y86          MUXF7 (Prop_muxf7_I0_O)      0.238     6.246 f  U6/inst/U2/XLXI_57_i_1/O
                         net (fo=1, routed)           1.710     7.956    U6/inst/U2/p
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.298     8.254 r  U6/inst/U2/XLXI_57/O
                         net (fo=1, routed)           1.908    10.161    segment_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.539    13.700 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.700    segment[0]
    H15                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.876ns  (logic 2.736ns (21.249%)  route 10.140ns (78.751%))
  Logic Levels:           12  (FDCE=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[6]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/DataPath1/PC_out_reg[6]/Q
                         net (fo=107, routed)         3.507     4.025    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X13Y61         LUT6 (Prop_lut6_I2_O)        0.124     4.149 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     4.819    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.943 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.947     5.890    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_1
    SLICE_X13Y63         LUT4 (Prop_lut4_I2_O)        0.152     6.042 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=17, routed)          1.440     7.482    uart_inst/uart_display/inst_string_to_print/spo[5]
    SLICE_X11Y67         LUT4 (Prop_lut4_I1_O)        0.326     7.808 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_49/O
                         net (fo=1, routed)           0.000     7.808    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_49_n_1
    SLICE_X11Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.025 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[2]_i_40/O
                         net (fo=1, routed)           0.990     9.015    uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[2]_i_40_n_1
    SLICE_X11Y69         LUT5 (Prop_lut5_I2_O)        0.299     9.314 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_35/O
                         net (fo=1, routed)           0.693    10.007    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_35_n_1
    SLICE_X11Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.131 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_32/O
                         net (fo=1, routed)           0.000    10.131    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_32_n_1
    SLICE_X11Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    10.348 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[2]_i_18/O
                         net (fo=1, routed)           0.974    11.322    uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[2]_i_18_n_1
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.299    11.621 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_7/O
                         net (fo=1, routed)           0.919    12.540    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_7_n_1
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.124    12.664 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_2/O
                         net (fo=1, routed)           0.000    12.664    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[2]_i_2_n_1
    SLICE_X13Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    12.876 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.876    uart_inst/uart_display/byte_to_print[2]
    SLICE_X13Y79         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.384ns  (logic 2.444ns (19.736%)  route 9.940ns (80.264%))
  Logic Levels:           12  (FDCE=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[9]/C
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[9]/Q
                         net (fo=106, routed)         3.661     4.117    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X12Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.241 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.689     4.930    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_1
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.054 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.312     5.367    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_1
    SLICE_X12Y62         LUT4 (Prop_lut4_I2_O)        0.124     5.491 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=30, routed)          1.979     7.470    uart_inst/uart_display/inst_string_to_print/spo[6]
    SLICE_X13Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.594 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_48/O
                         net (fo=1, routed)           0.000     7.594    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_48_n_1
    SLICE_X13Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.811 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[0]_i_39/O
                         net (fo=1, routed)           1.003     8.813    uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[0]_i_39_n_1
    SLICE_X13Y70         LUT5 (Prop_lut5_I2_O)        0.299     9.112 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_34/O
                         net (fo=1, routed)           1.029    10.142    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_34_n_1
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.124    10.266 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_32/O
                         net (fo=1, routed)           0.000    10.266    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_32_n_1
    SLICE_X13Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    10.483 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[0]_i_18/O
                         net (fo=1, routed)           0.688    11.170    uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[0]_i_18_n_1
    SLICE_X13Y76         LUT6 (Prop_lut6_I5_O)        0.299    11.469 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_7/O
                         net (fo=1, routed)           0.578    12.048    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_7_n_1
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    12.172 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_2/O
                         net (fo=1, routed)           0.000    12.172    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[0]_i_2_n_1
    SLICE_X13Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    12.384 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.384    uart_inst/uart_display/byte_to_print[0]
    SLICE_X13Y81         FDRE                                         r  uart_inst/uart_display/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/DataPath1/ID_EX/ID_EX_Branch_Blt_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/EX_MEM/EX_MEM_Branch_Blt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE                         0.000     0.000 r  U1/DataPath1/ID_EX/ID_EX_Branch_Blt_reg/C
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U1/DataPath1/ID_EX/ID_EX_Branch_Blt_reg/Q
                         net (fo=1, routed)           0.057     0.205    U1/DataPath1/EX_MEM/EX_MEM_Branch_Blt_reg_0
    SLICE_X8Y62          FDCE                                         r  U1/DataPath1/EX_MEM/EX_MEM_Branch_Blt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/ID_EX/ID_EX_PC_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[15]/C
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/DataPath1/PC_out_reg[15]/Q
                         net (fo=10, routed)          0.082     0.223    U1/DataPath1/ID_EX/PC_out[15]
    SLICE_X4Y74          FDCE                                         r  U1/DataPath1/ID_EX/ID_EX_PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_next_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            U1/DataPath1/PC_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.203ns (78.956%)  route 0.054ns (21.044%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          LDCE                         0.000     0.000 r  U1/DataPath1/PC_next_reg[22]/G
    SLICE_X3Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/DataPath1/PC_next_reg[22]/Q
                         net (fo=1, routed)           0.054     0.212    U1/DataPath1/EX_MEM/PC_out_reg[31][22]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045     0.257 r  U1/DataPath1/EX_MEM/PC_out[22]_i_1/O
                         net (fo=1, routed)           0.000     0.257    U1/DataPath1/p_0_in[22]
    SLICE_X2Y77          FDCE                                         r  U1/DataPath1/PC_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/ID_EX/ID_EX_PC_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[13]/C
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/DataPath1/PC_out_reg[13]/Q
                         net (fo=10, routed)          0.116     0.257    U1/DataPath1/ID_EX/PC_out[13]
    SLICE_X4Y74          FDCE                                         r  U1/DataPath1/ID_EX/ID_EX_PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/C
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/Q
                         net (fo=2, routed)           0.131     0.259    uart_inst/uart_display/rst_tx_byte
    SLICE_X9Y84          FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/Q
                         net (fo=2, routed)           0.134     0.262    uart_inst/uart_display/FSM_onehot_print_state_reg_n_1_[7]
    SLICE_X9Y84          FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_next_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            U1/DataPath1/PC_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.203ns (77.338%)  route 0.059ns (22.662%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          LDCE                         0.000     0.000 r  U1/DataPath1/PC_next_reg[14]/G
    SLICE_X1Y73          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/DataPath1/PC_next_reg[14]/Q
                         net (fo=1, routed)           0.059     0.217    U1/DataPath1/EX_MEM/PC_out_reg[31][14]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.262 r  U1/DataPath1/EX_MEM/PC_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.262    U1/DataPath1/p_0_in[14]
    SLICE_X0Y73          FDCE                                         r  U1/DataPath1/PC_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/ID_EX/ID_EX_PC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.915%)  route 0.125ns (47.085%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[7]/C
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/DataPath1/PC_out_reg[7]/Q
                         net (fo=107, routed)         0.125     0.266    U1/DataPath1/ID_EX/PC_out[7]
    SLICE_X6Y72          FDCE                                         r  U1/DataPath1/ID_EX/ID_EX_PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[2]/C
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_inst/uart_display/FSM_onehot_print_state_reg[2]/Q
                         net (fo=27, routed)          0.128     0.269    uart_inst/uart_display/FSM_onehot_print_state_reg_n_1_[2]
    SLICE_X11Y84         FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/ID_EX/ID_EX_PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/EX_MEM/EX_MEM_PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.324%)  route 0.128ns (47.676%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE                         0.000     0.000 r  U1/DataPath1/ID_EX/ID_EX_PC_reg[3]/C
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/DataPath1/ID_EX/ID_EX_PC_reg[3]/Q
                         net (fo=3, routed)           0.128     0.269    U1/DataPath1/EX_MEM/EX_MEM_PC_reg[31]_0[3]
    SLICE_X7Y71          FDCE                                         r  U1/DataPath1/EX_MEM/EX_MEM_PC_reg[3]/D
  -------------------------------------------------------------------    -------------------





