Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Oct 09 17:06:04 2016
| Host         : XilinxDev running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file image_capture_manager_control_sets_placed.rpt
| Design       : image_capture_manager
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |             164 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------------------------+----------------------------------------------+------------------+----------------+
|         Clock Signal        |                      Enable Signal                      |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------+---------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  s00_axi_wstrb_IBUF_BUFG[0] | clear_memory_i_1_n_0                                    | clear_memory_i_2_n_0                         |                1 |              1 |
|  s00_axi_wstrb_IBUF_BUFG[0] | image_capture_enabled_i_1_n_0                           |                                              |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/axi_arready_i_1_n_0  | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/axi_awready0         | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG     |                                                         | image_capture_manager_S00_AXI_inst/p_0_in__0 |                3 |              5 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg0[15]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg0[23]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg0[31]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg0[7]_i_1_n_0  | image_capture_manager_S00_AXI_inst/p_0_in__0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/p_1_in[7]            | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/p_1_in[15]           | image_capture_manager_S00_AXI_inst/p_0_in__0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/p_1_in[23]           | image_capture_manager_S00_AXI_inst/p_0_in__0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/p_1_in[31]           | image_capture_manager_S00_AXI_inst/p_0_in__0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG     | image_capture_manager_S00_AXI_inst/slv_reg_rden         | image_capture_manager_S00_AXI_inst/p_0_in__0 |                9 |             32 |
+-----------------------------+---------------------------------------------------------+----------------------------------------------+------------------+----------------+


