<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3422" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3422{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3422{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3422{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3422{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3422{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3422{left:69px;bottom:1021px;letter-spacing:-0.1px;}
#t7_3422{left:154px;bottom:1021px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t8_3422{left:69px;bottom:997px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3422{left:69px;bottom:980px;letter-spacing:-0.24px;word-spacing:-1.09px;}
#ta_3422{left:226px;bottom:980px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tb_3422{left:69px;bottom:963px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3422{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_3422{left:69px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#te_3422{left:69px;bottom:907px;letter-spacing:-0.16px;}
#tf_3422{left:69px;bottom:880px;}
#tg_3422{left:95px;bottom:884px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#th_3422{left:95px;bottom:867px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_3422{left:69px;bottom:841px;}
#tj_3422{left:95px;bottom:844px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tk_3422{left:95px;bottom:827px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3422{left:95px;bottom:810px;letter-spacing:-0.17px;}
#tm_3422{left:69px;bottom:784px;}
#tn_3422{left:95px;bottom:787px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#to_3422{left:95px;bottom:771px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tp_3422{left:69px;bottom:746px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#tq_3422{left:69px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3422{left:69px;bottom:707px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#ts_3422{left:69px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_3422{left:69px;bottom:673px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3422{left:230px;bottom:632px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tv_3422{left:75px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tw_3422{left:75px;bottom:592px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tx_3422{left:216px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#ty_3422{left:216px;bottom:592px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tz_3422{left:344px;bottom:600px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t10_3422{left:535px;bottom:609px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t11_3422{left:535px;bottom:592px;letter-spacing:-0.14px;}
#t12_3422{left:639px;bottom:600px;letter-spacing:-0.17px;}
#t13_3422{left:78px;bottom:567px;letter-spacing:-0.17px;}
#t14_3422{left:216px;bottom:567px;letter-spacing:-0.15px;}
#t15_3422{left:345px;bottom:567px;letter-spacing:-0.11px;}
#t16_3422{left:535px;bottom:567px;letter-spacing:-0.13px;}
#t17_3422{left:593px;bottom:574px;}
#t18_3422{left:639px;bottom:567px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t19_3422{left:639px;bottom:551px;letter-spacing:-0.11px;}
#t1a_3422{left:75px;bottom:526px;letter-spacing:-0.17px;}
#t1b_3422{left:216px;bottom:526px;letter-spacing:-0.15px;}
#t1c_3422{left:345px;bottom:526px;letter-spacing:-0.11px;}
#t1d_3422{left:535px;bottom:526px;letter-spacing:-0.14px;}
#t1e_3422{left:639px;bottom:526px;letter-spacing:-0.12px;}
#t1f_3422{left:639px;bottom:509px;letter-spacing:-0.13px;}
#t1g_3422{left:75px;bottom:485px;letter-spacing:-0.17px;}
#t1h_3422{left:216px;bottom:485px;letter-spacing:-0.15px;}
#t1i_3422{left:345px;bottom:485px;letter-spacing:-0.12px;}
#t1j_3422{left:535px;bottom:485px;letter-spacing:-0.13px;}
#t1k_3422{left:639px;bottom:485px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_3422{left:772px;bottom:492px;}
#t1m_3422{left:75px;bottom:460px;letter-spacing:-0.18px;}
#t1n_3422{left:216px;bottom:460px;letter-spacing:-0.17px;}
#t1o_3422{left:345px;bottom:460px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1p_3422{left:344px;bottom:444px;letter-spacing:-0.12px;}
#t1q_3422{left:535px;bottom:460px;letter-spacing:-0.13px;}
#t1r_3422{left:75px;bottom:419px;letter-spacing:-0.18px;}
#t1s_3422{left:216px;bottom:419px;letter-spacing:-0.17px;}
#t1t_3422{left:345px;bottom:419px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1u_3422{left:535px;bottom:419px;letter-spacing:-0.13px;}
#t1v_3422{left:595px;bottom:426px;}
#t1w_3422{left:639px;bottom:419px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t1x_3422{left:639px;bottom:402px;letter-spacing:-0.12px;}
#t1y_3422{left:75px;bottom:378px;letter-spacing:-0.17px;}
#t1z_3422{left:216px;bottom:378px;letter-spacing:-0.17px;}
#t20_3422{left:344px;bottom:378px;letter-spacing:-0.11px;}
#t21_3422{left:344px;bottom:361px;letter-spacing:-0.12px;}
#t22_3422{left:535px;bottom:378px;letter-spacing:-0.12px;}
#t23_3422{left:639px;bottom:378px;letter-spacing:-0.12px;}
#t24_3422{left:75px;bottom:337px;letter-spacing:-0.18px;}
#t25_3422{left:216px;bottom:337px;letter-spacing:-0.16px;}
#t26_3422{left:344px;bottom:337px;letter-spacing:-0.11px;}
#t27_3422{left:344px;bottom:320px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_3422{left:535px;bottom:337px;letter-spacing:-0.11px;}
#t29_3422{left:639px;bottom:337px;letter-spacing:-0.11px;}
#t2a_3422{left:75px;bottom:295px;letter-spacing:-0.14px;}
#t2b_3422{left:216px;bottom:295px;letter-spacing:-0.12px;}
#t2c_3422{left:345px;bottom:295px;letter-spacing:-0.1px;}
#t2d_3422{left:344px;bottom:279px;letter-spacing:-0.14px;}
#t2e_3422{left:535px;bottom:295px;letter-spacing:-0.13px;}
#t2f_3422{left:75px;bottom:254px;letter-spacing:-0.14px;}
#t2g_3422{left:216px;bottom:254px;letter-spacing:-0.12px;}
#t2h_3422{left:345px;bottom:254px;letter-spacing:-0.11px;}
#t2i_3422{left:535px;bottom:254px;letter-spacing:-0.13px;}
#t2j_3422{left:75px;bottom:230px;letter-spacing:-0.17px;}
#t2k_3422{left:216px;bottom:230px;letter-spacing:-0.15px;}
#t2l_3422{left:345px;bottom:230px;letter-spacing:-0.11px;}
#t2m_3422{left:535px;bottom:230px;letter-spacing:-0.13px;}
#t2n_3422{left:75px;bottom:205px;letter-spacing:-0.19px;}
#t2o_3422{left:216px;bottom:205px;letter-spacing:-0.16px;}
#t2p_3422{left:344px;bottom:205px;letter-spacing:-0.11px;}
#t2q_3422{left:535px;bottom:205px;letter-spacing:-0.12px;}
#t2r_3422{left:75px;bottom:181px;letter-spacing:-0.19px;}
#t2s_3422{left:216px;bottom:181px;letter-spacing:-0.16px;}
#t2t_3422{left:344px;bottom:181px;letter-spacing:-0.12px;}
#t2u_3422{left:535px;bottom:181px;letter-spacing:-0.13px;}
#t2v_3422{left:75px;bottom:157px;letter-spacing:-0.19px;}
#t2w_3422{left:216px;bottom:157px;letter-spacing:-0.16px;}
#t2x_3422{left:344px;bottom:157px;letter-spacing:-0.12px;}
#t2y_3422{left:535px;bottom:157px;letter-spacing:-0.13px;}
#t2z_3422{left:75px;bottom:132px;letter-spacing:-0.19px;}
#t30_3422{left:216px;bottom:132px;letter-spacing:-0.16px;}
#t31_3422{left:344px;bottom:132px;letter-spacing:-0.12px;}
#t32_3422{left:535px;bottom:132px;letter-spacing:-0.13px;}

.s1_3422{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3422{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3422{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3422{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3422{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3422{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3422{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3422{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3422{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3422" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3422Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3422" style="-webkit-user-select: none;"><object width="935" height="1210" data="3422/3422.svg" type="image/svg+xml" id="pdf3422" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3422" class="t s1_3422">11-38 </span><span id="t2_3422" class="t s1_3422">Vol. 3A </span>
<span id="t3_3422" class="t s2_3422">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3422" class="t s3_3422">Interrupt Command Register is the only APIC register that is implemented as a 64-bit MSR. The semantics of </span>
<span id="t5_3422" class="t s3_3422">handling reserved bits are defined in Section 11.12.1.3, “Reserved Bit Checking.” </span>
<span id="t6_3422" class="t s4_3422">11.12.1.2 </span><span id="t7_3422" class="t s4_3422">x2APIC Register Address Space </span>
<span id="t8_3422" class="t s3_3422">The MSR address range 800H through 8FFH is architecturally reserved and dedicated for accessing APIC registers </span>
<span id="t9_3422" class="t s3_3422">in x2APIC mode. Table </span><span id="ta_3422" class="t s3_3422">11-6 lists the APIC registers that are available in x2APIC mode. When appropriate, the table </span>
<span id="tb_3422" class="t s3_3422">also gives the offset at which each register is available on the page referenced by IA32_APIC_BASE[35:12] in </span>
<span id="tc_3422" class="t s3_3422">xAPIC mode. </span>
<span id="td_3422" class="t s3_3422">There is a one-to-one mapping between the x2APIC MSRs and the legacy xAPIC register offsets with the following </span>
<span id="te_3422" class="t s3_3422">exceptions: </span>
<span id="tf_3422" class="t s5_3422">• </span><span id="tg_3422" class="t s3_3422">The Destination Format Register (DFR): The DFR, supported at offset 0E0H in xAPIC mode, is not supported in </span>
<span id="th_3422" class="t s3_3422">x2APIC mode. There is no MSR with address 80EH. </span>
<span id="ti_3422" class="t s5_3422">• </span><span id="tj_3422" class="t s3_3422">The Interrupt Command Register (ICR): The two 32-bit registers in xAPIC mode (at offsets 300H and 310H) are </span>
<span id="tk_3422" class="t s3_3422">merged into a single 64-bit MSR in x2APIC mode (with MSR address 830H). There is no MSR with address </span>
<span id="tl_3422" class="t s3_3422">831H. </span>
<span id="tm_3422" class="t s5_3422">• </span><span id="tn_3422" class="t s3_3422">The SELF IPI register. This register is available only in x2APIC mode at address 83FH. In xAPIC mode, there is </span>
<span id="to_3422" class="t s3_3422">no register defined at offset 3F0H. </span>
<span id="tp_3422" class="t s3_3422">MSR addresses in the range 800H–8FFH that are not listed in Table 11-6 (including 80EH and 831H) are reserved. </span>
<span id="tq_3422" class="t s3_3422">Executions of RDMSR and WRMSR that attempt to access such addresses cause general-protection exceptions. </span>
<span id="tr_3422" class="t s3_3422">The MSR address space is compressed to allow for future growth. Every 32 bit register on a 128-bit boundary in the </span>
<span id="ts_3422" class="t s3_3422">legacy MMIO space is mapped to a single MSR in the local x2APIC MSR address space. The upper 32-bits of all </span>
<span id="tt_3422" class="t s3_3422">x2APIC MSRs (except for the ICR) are reserved. </span>
<span id="tu_3422" class="t s6_3422">Table 11-6. Local APIC Register Address Map Supported by x2APIC </span>
<span id="tv_3422" class="t s7_3422">MSR Address </span>
<span id="tw_3422" class="t s7_3422">(x2APIC mode) </span>
<span id="tx_3422" class="t s7_3422">MMIO Offset </span>
<span id="ty_3422" class="t s7_3422">(xAPIC mode) </span>
<span id="tz_3422" class="t s7_3422">Register Name </span>
<span id="t10_3422" class="t s7_3422">MSR R/W </span>
<span id="t11_3422" class="t s7_3422">Semantics </span>
<span id="t12_3422" class="t s7_3422">Comments </span>
<span id="t13_3422" class="t s8_3422">802H </span><span id="t14_3422" class="t s8_3422">020H </span><span id="t15_3422" class="t s8_3422">Local APIC ID register </span><span id="t16_3422" class="t s8_3422">Read-only </span>
<span id="t17_3422" class="t s9_3422">1 </span>
<span id="t18_3422" class="t s8_3422">See Section 11.12.5.1 for initial </span>
<span id="t19_3422" class="t s8_3422">values. </span>
<span id="t1a_3422" class="t s8_3422">803H </span><span id="t1b_3422" class="t s8_3422">030H </span><span id="t1c_3422" class="t s8_3422">Local APIC Version register </span><span id="t1d_3422" class="t s8_3422">Read-only </span><span id="t1e_3422" class="t s8_3422">Same version used in xAPIC mode </span>
<span id="t1f_3422" class="t s8_3422">and x2APIC mode. </span>
<span id="t1g_3422" class="t s8_3422">808H </span><span id="t1h_3422" class="t s8_3422">080H </span><span id="t1i_3422" class="t s8_3422">Task Priority Register (TPR) </span><span id="t1j_3422" class="t s8_3422">Read/write </span><span id="t1k_3422" class="t s8_3422">Bits 31:8 are reserved. </span>
<span id="t1l_3422" class="t s9_3422">2 </span>
<span id="t1m_3422" class="t s8_3422">80AH </span><span id="t1n_3422" class="t s8_3422">0A0H </span><span id="t1o_3422" class="t s8_3422">Processor Priority Register </span>
<span id="t1p_3422" class="t s8_3422">(PPR) </span>
<span id="t1q_3422" class="t s8_3422">Read-only </span>
<span id="t1r_3422" class="t s8_3422">80BH </span><span id="t1s_3422" class="t s8_3422">0B0H </span><span id="t1t_3422" class="t s8_3422">EOI register </span><span id="t1u_3422" class="t s8_3422">Write-only </span>
<span id="t1v_3422" class="t s9_3422">3 </span>
<span id="t1w_3422" class="t s8_3422">WRMSR of a non-zero value causes </span>
<span id="t1x_3422" class="t s8_3422">#GP(0). </span>
<span id="t1y_3422" class="t s8_3422">80DH </span><span id="t1z_3422" class="t s8_3422">0D0H </span><span id="t20_3422" class="t s8_3422">Logical Destination Register </span>
<span id="t21_3422" class="t s8_3422">(LDR) </span>
<span id="t22_3422" class="t s8_3422">Read-only </span><span id="t23_3422" class="t s8_3422">Read/write in xAPIC mode. </span>
<span id="t24_3422" class="t s8_3422">80FH </span><span id="t25_3422" class="t s8_3422">0F0H </span><span id="t26_3422" class="t s8_3422">Spurious Interrupt Vector </span>
<span id="t27_3422" class="t s8_3422">Register (SVR) </span>
<span id="t28_3422" class="t s8_3422">Read/write </span><span id="t29_3422" class="t s8_3422">See Section 11.9 for reserved bits. </span>
<span id="t2a_3422" class="t s8_3422">810H </span><span id="t2b_3422" class="t s8_3422">100H </span><span id="t2c_3422" class="t s8_3422">In-Service Register (ISR); bits </span>
<span id="t2d_3422" class="t s8_3422">31:0 </span>
<span id="t2e_3422" class="t s8_3422">Read-only </span>
<span id="t2f_3422" class="t s8_3422">811H </span><span id="t2g_3422" class="t s8_3422">110H </span><span id="t2h_3422" class="t s8_3422">ISR bits 63:32 </span><span id="t2i_3422" class="t s8_3422">Read-only </span>
<span id="t2j_3422" class="t s8_3422">812H </span><span id="t2k_3422" class="t s8_3422">120H </span><span id="t2l_3422" class="t s8_3422">ISR bits 95:64 </span><span id="t2m_3422" class="t s8_3422">Read-only </span>
<span id="t2n_3422" class="t s8_3422">813H </span><span id="t2o_3422" class="t s8_3422">130H </span><span id="t2p_3422" class="t s8_3422">ISR bits 127:96 </span><span id="t2q_3422" class="t s8_3422">Read-only </span>
<span id="t2r_3422" class="t s8_3422">814H </span><span id="t2s_3422" class="t s8_3422">140H </span><span id="t2t_3422" class="t s8_3422">ISR bits 159:128 </span><span id="t2u_3422" class="t s8_3422">Read-only </span>
<span id="t2v_3422" class="t s8_3422">815H </span><span id="t2w_3422" class="t s8_3422">150H </span><span id="t2x_3422" class="t s8_3422">ISR bits 191:160 </span><span id="t2y_3422" class="t s8_3422">Read-only </span>
<span id="t2z_3422" class="t s8_3422">816H </span><span id="t30_3422" class="t s8_3422">160H </span><span id="t31_3422" class="t s8_3422">ISR bits 223:192 </span><span id="t32_3422" class="t s8_3422">Read-only </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
