<profile>

<section name = "Vivado HLS Report for 'separate_complex_wlo'" level="0">
<item name = "Date">Wed Aug 17 14:59:32 2022
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">dnn</item>
<item name = "Solution">wordlength_opt__21_8</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.670, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">56, 56, 56, 56, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- separation">54, 54, 4, 1, 1, 52, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1203, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 200, 276, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 66, -</column>
<column name="Register">2, -, 547, 65, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DNN_wlo_218_fpextbkb_U1">DNN_wlo_218_fpextbkb, 0, 0, 100, 138, 0</column>
<column name="DNN_wlo_218_fpextbkb_U2">DNN_wlo_218_fpextbkb, 0, 0, 100, 138, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln581_1_fu_361_p2">+, 0, 0, 12, 5, 12</column>
<column name="add_ln581_fu_253_p2">+, 0, 0, 12, 5, 12</column>
<column name="add_ln734_fu_666_p2">+, 0, 0, 15, 6, 7</column>
<column name="i_fu_141_p2">+, 0, 0, 15, 6, 1</column>
<column name="F2_1_fu_349_p2">-, 0, 0, 12, 11, 12</column>
<column name="F2_fu_241_p2">-, 0, 0, 12, 11, 12</column>
<column name="man_V_1_fu_221_p2">-, 0, 0, 61, 1, 54</column>
<column name="man_V_4_fu_329_p2">-, 0, 0, 61, 1, 54</column>
<column name="sub_ln581_1_fu_367_p2">-, 0, 0, 12, 4, 12</column>
<column name="sub_ln581_fu_259_p2">-, 0, 0, 12, 4, 12</column>
<column name="and_ln581_1_fu_548_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln581_fu_437_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln582_1_fu_533_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln582_fu_422_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln585_1_fu_454_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln585_2_fu_553_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln585_3_fu_565_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln585_fu_442_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln603_1_fu_582_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln603_fu_471_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ashr_ln586_1_fu_519_p2">ashr, 0, 0, 162, 54, 54</column>
<column name="ashr_ln586_fu_408_p2">ashr, 0, 0, 162, 54, 54</column>
<column name="icmp_ln571_1_fu_343_p2">icmp, 0, 0, 29, 63, 1</column>
<column name="icmp_ln571_fu_235_p2">icmp, 0, 0, 29, 63, 1</column>
<column name="icmp_ln581_1_fu_355_p2">icmp, 0, 0, 13, 12, 4</column>
<column name="icmp_ln581_fu_247_p2">icmp, 0, 0, 13, 12, 4</column>
<column name="icmp_ln582_1_fu_381_p2">icmp, 0, 0, 13, 12, 4</column>
<column name="icmp_ln582_fu_273_p2">icmp, 0, 0, 13, 12, 4</column>
<column name="icmp_ln585_1_fu_505_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln585_fu_394_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln603_1_fu_510_p2">icmp, 0, 0, 13, 12, 5</column>
<column name="icmp_ln603_fu_399_p2">icmp, 0, 0, 13, 12, 5</column>
<column name="icmp_ln730_fu_135_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="or_ln581_1_fu_571_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln581_fu_460_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln582_1_fu_538_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln582_fu_427_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln603_1_fu_490_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln603_2_fu_496_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln603_3_fu_588_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln603_4_fu_601_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln603_5_fu_607_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln603_fu_477_p2">or, 0, 0, 2, 1, 1</column>
<column name="man_V_2_fu_227_p3">select, 0, 0, 54, 1, 54</column>
<column name="man_V_5_fu_335_p3">select, 0, 0, 54, 1, 54</column>
<column name="select_ln588_1_fu_684_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln588_fu_629_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln603_1_fu_483_p3">select, 0, 0, 21, 1, 21</column>
<column name="select_ln603_2_fu_652_p3">select, 0, 0, 21, 1, 21</column>
<column name="select_ln603_4_fu_700_p3">select, 0, 0, 21, 1, 21</column>
<column name="select_ln603_5_fu_594_p3">select, 0, 0, 21, 1, 21</column>
<column name="select_ln603_6_fu_707_p3">select, 0, 0, 21, 1, 21</column>
<column name="select_ln603_fu_645_p3">select, 0, 0, 21, 1, 21</column>
<column name="sep_V_d0">select, 0, 0, 21, 1, 21</column>
<column name="sep_V_d1">select, 0, 0, 21, 1, 21</column>
<column name="sh_amt_1_fu_373_p3">select, 0, 0, 12, 1, 12</column>
<column name="sh_amt_fu_265_p3">select, 0, 0, 12, 1, 12</column>
<column name="shl_ln604_1_fu_695_p2">shl, 0, 0, 57, 21, 21</column>
<column name="shl_ln604_fu_640_p2">shl, 0, 0, 57, 21, 21</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln571_1_fu_528_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln571_fu_417_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln581_1_fu_576_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln581_fu_465_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln582_1_fu_542_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln582_fu_431_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln585_1_fu_559_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln585_fu_448_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="LS_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_121_p4">9, 2, 6, 12</column>
<column name="i_0_reg_117">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="LS_stream_V_data_val_reg_730">64, 0, 64, 0</column>
<column name="and_ln603_1_reg_848">1, 0, 1, 0</column>
<column name="and_ln603_reg_823">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="i_0_reg_117">6, 0, 6, 0</column>
<column name="i_reg_725">6, 0, 6, 0</column>
<column name="icmp_ln571_1_reg_787">1, 0, 1, 0</column>
<column name="icmp_ln571_reg_751">1, 0, 1, 0</column>
<column name="icmp_ln581_1_reg_793">1, 0, 1, 0</column>
<column name="icmp_ln581_reg_757">1, 0, 1, 0</column>
<column name="icmp_ln582_1_reg_806">1, 0, 1, 0</column>
<column name="icmp_ln582_reg_770">1, 0, 1, 0</column>
<column name="icmp_ln730_reg_721">1, 0, 1, 0</column>
<column name="man_V_2_reg_746">54, 0, 54, 0</column>
<column name="man_V_5_reg_782">54, 0, 54, 0</column>
<column name="or_ln603_2_reg_838">1, 0, 1, 0</column>
<column name="or_ln603_3_reg_853">1, 0, 1, 0</column>
<column name="or_ln603_5_reg_863">1, 0, 1, 0</column>
<column name="or_ln603_reg_828">1, 0, 1, 0</column>
<column name="select_ln603_1_reg_833">21, 0, 21, 0</column>
<column name="select_ln603_5_reg_858">21, 0, 21, 0</column>
<column name="sext_ln581_1_reg_843">32, 0, 32, 0</column>
<column name="sext_ln581_reg_818">32, 0, 32, 0</column>
<column name="sh_amt_1_reg_799">12, 0, 12, 0</column>
<column name="sh_amt_reg_763">12, 0, 12, 0</column>
<column name="trunc_ln583_1_reg_812">21, 0, 21, 0</column>
<column name="trunc_ln583_1_reg_812_pp0_iter2_reg">21, 0, 21, 0</column>
<column name="trunc_ln583_reg_776">21, 0, 21, 0</column>
<column name="trunc_ln583_reg_776_pp0_iter2_reg">21, 0, 21, 0</column>
<column name="LS_stream_V_data_val_reg_730">1, 1, 64, 0</column>
<column name="i_0_reg_117">64, 32, 6, 0</column>
<column name="icmp_ln730_reg_721">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, separate_complex_wlo, return value</column>
<column name="LS_stream_TDATA">in, 64, axis, LS_stream_V_data, pointer</column>
<column name="LS_stream_TVALID">in, 1, axis, LS_stream_V_data, pointer</column>
<column name="LS_stream_TREADY">out, 1, axis, LS_stream_V_last_V, pointer</column>
<column name="LS_stream_TLAST">in, 1, axis, LS_stream_V_last_V, pointer</column>
<column name="sep_V_address0">out, 7, ap_memory, sep_V, array</column>
<column name="sep_V_ce0">out, 1, ap_memory, sep_V, array</column>
<column name="sep_V_we0">out, 1, ap_memory, sep_V, array</column>
<column name="sep_V_d0">out, 21, ap_memory, sep_V, array</column>
<column name="sep_V_address1">out, 7, ap_memory, sep_V, array</column>
<column name="sep_V_ce1">out, 1, ap_memory, sep_V, array</column>
<column name="sep_V_we1">out, 1, ap_memory, sep_V, array</column>
<column name="sep_V_d1">out, 21, ap_memory, sep_V, array</column>
</table>
</item>
</section>
</profile>
