{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1350996382725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1350996382725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 14:46:22 2012 " "Processing started: Tue Oct 23 14:46:22 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1350996382725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1350996382725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memories -c memories " "Command: quartus_map --read_settings_files=on --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1350996382725 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1350996383174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memories.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memories " "Found entity 1: memories" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996383236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996383236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350996383821 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996383821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996383821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350996383828 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996383828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996383828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350996383834 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996383834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996383834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350996383841 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996383841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996383841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350996383848 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996383848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996383848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/memories_new/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/memories_new/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350996383854 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996383854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996383854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extled.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file extled.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtLED-bhv " "Found design unit 1: ExtLED-bhv" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1350996383861 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtLED " "Found entity 1: ExtLED" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996383861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996383861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memories " "Elaborating entity \"memories\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1350996383919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtLED ExtLED:inst1 " "Elaborating entity \"ExtLED\" for hierarchy \"ExtLED:inst1\"" {  } { { "memories.bdf" "inst1" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -440 496 776 -312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996383925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED ExtLED.vhdl(138) " "VHDL Process Statement warning at ExtLED.vhdl(138): signal \"LED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350996383928 "|memories|ExtLED:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED ExtLED.vhdl(139) " "VHDL Process Statement warning at ExtLED.vhdl(139): signal \"LED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350996383928 "|memories|ExtLED:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED ExtLED.vhdl(140) " "VHDL Process Statement warning at ExtLED.vhdl(140): signal \"LED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/ExtLED.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350996383928 "|memories|ExtLED:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "memories.bdf" "LEDs_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -208 856 992 -32 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996383931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read LEDs.vhd(62) " "VHDL Process Statement warning at LEDs.vhd(62): signal \"read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350996383936 "|memories|LEDs:LEDs_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "luminosity_reg LEDs.vhd(71) " "VHDL Process Statement warning at LEDs.vhd(71): signal \"luminosity_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350996383936 "|memories|LEDs:LEDs_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "luminosity_reg LEDs.vhd(79) " "VHDL Process Statement warning at LEDs.vhd(79): signal \"luminosity_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350996383936 "|memories|LEDs:LEDs_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDs_reg LEDs.vhd(88) " "VHDL Process Statement warning at LEDs.vhd(88): signal \"LEDs_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1350996383936 "|memories|LEDs:LEDs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "memories.bdf" "decoder_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -272 216 352 -136 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996383940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "memories.bdf" "inst" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -40 -248 0 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996383945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "memories.bdf" "ROM_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -192 424 544 -72 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996383952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block ROM:ROM_0\|ROM_Block:rom_block_0 " "Elaborating entity \"ROM_Block\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block_0\"" {  } { { "../vhdl/ROM.vhd" "rom_block_0" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996383957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM_Block.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996384100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM_Block.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1350996384103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/ROM.hex " "Parameter \"init_file\" = \"../quartus/ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1350996384103 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/ROM_Block.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1350996384103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ojc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ojc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ojc1 " "Found entity 1: altsyncram_ojc1" {  } { { "db/altsyncram_ojc1.tdf" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/db/altsyncram_ojc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1350996384190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1350996384190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ojc1 ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_ojc1:auto_generated " "Elaborating entity \"altsyncram_ojc1\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_ojc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996384192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "memories.bdf" "RAM_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -192 624 768 -72 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1350996384326 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/gnuapp/altera/12.0sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1350996384721 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1350996384721 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:RAM_0\|reg " "RAM logic \"RAM:RAM_0\|reg\" is uninferred due to inappropriate RAM size" {  } { { "../vhdl/RAM.vhd" "reg" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/RAM.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1350996384860 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1350996384860 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[0\] GND " "Pin \"LED_Sel_B\[0\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[1\] GND " "Pin \"LED_Sel_B\[1\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[2\] GND " "Pin \"LED_Sel_B\[2\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[3\] GND " "Pin \"LED_Sel_B\[3\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[4\] GND " "Pin \"LED_Sel_B\[4\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[5\] GND " "Pin \"LED_Sel_B\[5\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[6\] GND " "Pin \"LED_Sel_B\[6\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[7\] GND " "Pin \"LED_Sel_B\[7\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[0\] GND " "Pin \"LED_Sel_R\[0\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[1\] GND " "Pin \"LED_Sel_R\[1\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[2\] GND " "Pin \"LED_Sel_R\[2\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[3\] GND " "Pin \"LED_Sel_R\[3\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[4\] GND " "Pin \"LED_Sel_R\[4\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[5\] GND " "Pin \"LED_Sel_R\[5\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[6\] GND " "Pin \"LED_Sel_R\[6\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[7\] GND " "Pin \"LED_Sel_R\[7\]\" is stuck at GND" {  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1350996385761 "|memories|LED_Sel_R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1350996385761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1350996385939 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1350996387788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1350996388157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1350996388157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "668 " "Implemented 668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1350996388260 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1350996388260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "597 " "Implemented 597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1350996388260 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1350996388260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1350996388260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1350996388304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 14:46:28 2012 " "Processing ended: Tue Oct 23 14:46:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1350996388304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1350996388304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1350996388304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350996388304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1350996390115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1350996390115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 14:46:29 2012 " "Processing started: Tue Oct 23 14:46:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1350996390115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1350996390115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memories -c memories " "Command: quartus_fit --read_settings_files=off --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1350996390115 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1350996390194 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "memories EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"memories\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1350996390307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1350996390371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1350996390371 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1350996392262 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1350996392274 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1350996393247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1350996393247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1350996393247 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1350996393247 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 1486 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1350996393259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 1488 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1350996393259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 1490 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1350996393259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 1492 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1350996393259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 1494 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1350996393259 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1350996393259 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1350996393261 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1350996393265 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Reset " "Pin LED_Reset not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Reset } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -416 232 408 -400 "LED_Reset" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 54 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_B\[0\] " "Pin LED_Sel_B\[0\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_B[0] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_B\[1\] " "Pin LED_Sel_B\[1\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_B[1] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_B\[2\] " "Pin LED_Sel_B\[2\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_B[2] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_B\[3\] " "Pin LED_Sel_B\[3\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_B[3] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_B\[4\] " "Pin LED_Sel_B\[4\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_B[4] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_B\[5\] " "Pin LED_Sel_B\[5\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_B[5] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_B\[6\] " "Pin LED_Sel_B\[6\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_B[6] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_B\[7\] " "Pin LED_Sel_B\[7\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_B[7] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -400 224 400 -384 "LED_Sel_B" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_G\[0\] " "Pin LED_Sel_G\[0\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_G[0] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -384 232 408 -368 "LED_Sel_G" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_G\[1\] " "Pin LED_Sel_G\[1\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_G[1] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -384 232 408 -368 "LED_Sel_G" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_G\[2\] " "Pin LED_Sel_G\[2\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_G[2] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -384 232 408 -368 "LED_Sel_G" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_G\[3\] " "Pin LED_Sel_G\[3\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_G[3] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -384 232 408 -368 "LED_Sel_G" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_G\[4\] " "Pin LED_Sel_G\[4\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_G[4] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -384 232 408 -368 "LED_Sel_G" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_G\[5\] " "Pin LED_Sel_G\[5\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_G[5] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -384 232 408 -368 "LED_Sel_G" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_G\[6\] " "Pin LED_Sel_G\[6\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_G[6] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -384 232 408 -368 "LED_Sel_G" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 32 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_G\[7\] " "Pin LED_Sel_G\[7\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_G[7] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -384 232 408 -368 "LED_Sel_G" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 33 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_R\[0\] " "Pin LED_Sel_R\[0\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_R[0] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 34 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_R\[1\] " "Pin LED_Sel_R\[1\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_R[1] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_R\[2\] " "Pin LED_Sel_R\[2\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_R[2] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_R\[3\] " "Pin LED_Sel_R\[3\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_R[3] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_R\[4\] " "Pin LED_Sel_R\[4\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_R[4] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 38 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_R\[5\] " "Pin LED_Sel_R\[5\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_R[5] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_R\[6\] " "Pin LED_Sel_R\[6\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_R[6] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Sel_R\[7\] " "Pin LED_Sel_R\[7\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_Sel_R[7] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -368 232 408 -352 "LED_Sel_R" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Sel_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[0\] " "Pin LED_SelC_n\[0\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[0] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 42 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[1\] " "Pin LED_SelC_n\[1\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[1] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 43 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[2\] " "Pin LED_SelC_n\[2\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[2] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 44 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[3\] " "Pin LED_SelC_n\[3\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[3] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 45 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[4\] " "Pin LED_SelC_n\[4\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[4] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 46 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[5\] " "Pin LED_SelC_n\[5\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[5] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[6\] " "Pin LED_SelC_n\[6\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[6] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 48 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[7\] " "Pin LED_SelC_n\[7\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[7] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 49 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[8\] " "Pin LED_SelC_n\[8\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[8] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 50 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[9\] " "Pin LED_SelC_n\[9\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[9] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[10\] " "Pin LED_SelC_n\[10\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[10] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 52 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SelC_n\[11\] " "Pin LED_SelC_n\[11\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LED_SelC_n[11] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -352 160 336 -336 "LED_SelC_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_SelC_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 53 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { CLOCK } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -16 -672 -496 0 "CLOCK" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 55 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY_n\[0\] " "Pin KEY_n\[0\] not assigned to an exact location on the device" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { KEY_n[0] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { 0 -672 -496 16 "KEY_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1350996393938 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1350996393938 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memories.sdc " "Synopsys Design Constraints File file not found: 'memories.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1350996395003 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1350996395004 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1350996395013 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1350996395014 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1350996395014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1350996395099 ""}  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -16 -672 -496 0 "CLOCK" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 1479 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1350996395099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY_n\[0\]~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node KEY_n\[0\]~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1350996395100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDs:LEDs_0\|luminosity_reg\[7\]~8 " "Destination node LEDs:LEDs_0\|luminosity_reg\[7\]~8" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 94 -1 0 } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDs:LEDs_0|luminosity_reg[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 592 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1350996395100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDs:LEDs_0\|luminosity_reg\[7\]~14 " "Destination node LEDs:LEDs_0\|luminosity_reg\[7\]~14" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/LEDs.vhd" 94 -1 0 } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDs:LEDs_0|luminosity_reg[7]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 613 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1350996395100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst\|rdaddress\[3\]~38 " "Destination node controller:inst\|rdaddress\[3\]~38" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/controller.vhd" 78 -1 0 } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst|rdaddress[3]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 860 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1350996395100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst\|wraddress\[3\]~38 " "Destination node controller:inst\|wraddress\[3\]~38" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/controller.vhd" 78 -1 0 } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst|wraddress[3]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 915 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1350996395100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst\|length\[0\]~18 " "Destination node controller:inst\|length\[0\]~18" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/memories_new/vhdl/controller.vhd" 78 -1 0 } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst|length[0]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 942 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1350996395100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1350996395100 ""}  } { { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { 0 -672 -496 16 "KEY_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_n[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 1480 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1350996395100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1350996395700 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1350996395702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1350996395702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1350996395704 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1350996395707 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1350996395708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1350996395738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1350996395740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1350996395740 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 0 37 0 " "Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 0 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1350996395744 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1350996395744 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1350996395744 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1350996395744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1350996395744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1350996395744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1350996395744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1350996395744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1350996395744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1350996395744 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1350996395744 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1350996395744 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1350996395744 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1350996395787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1350996397745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1350996398039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1350996398046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1350996399599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1350996399599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1350996400486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1350996402366 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1350996402366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1350996403512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1350996403515 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1350996403515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1350996403632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1350996404120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1350996404198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1350996404668 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVTTL E1 " "Pin CLOCK uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { CLOCK } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { -16 -672 -496 0 "CLOCK" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 55 7904 8816 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1350996406585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_n\[0\] 3.3-V LVTTL M2 " "Pin KEY_n\[0\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/gnuapp/altera/12.0sp2/quartus/bin/pin_planner.ppl" { KEY_n[0] } } } { "memories.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/memories.bdf" { { 0 -672 -496 16 "KEY_n" "" } } } } { "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/gnuapp/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/workspace/_EPFL/_ArchOrd_I/memories_new/quartus/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1350996406585 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1350996406585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1350996407372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 14:46:47 2012 " "Processing ended: Tue Oct 23 14:46:47 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1350996407372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1350996407372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1350996407372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350996407372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1350996409446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1350996409448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 14:46:48 2012 " "Processing started: Tue Oct 23 14:46:48 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1350996409448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1350996409448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta memories -c memories " "Command: quartus_sta memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1350996409448 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1350996409853 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1350996410001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1350996410025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1350996410025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 14:46:49 2012 " "Processing started: Tue Oct 23 14:46:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1350996410025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1350996410025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memories -c memories " "Command: quartus_asm --read_settings_files=off --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1350996410025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1350996410083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1350996410083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memories.sdc " "Synopsys Design Constraints File file not found: 'memories.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1350996410655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1350996410656 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1350996410658 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1350996410658 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1350996410908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1350996410909 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1350996410914 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1350996410932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1350996410949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.749 " "Worst-case setup slack is -4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.749      -818.572 CLOCK  " "   -4.749      -818.572 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996410952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 CLOCK  " "    0.344         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996410960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1350996410963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1350996410966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -254.759 CLOCK  " "   -3.000      -254.759 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996410970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996410970 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1350996411088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1350996411162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1350996412205 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1350996412282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1350996412320 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1350996412333 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1350996412368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.177 " "Worst-case setup slack is -4.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.177      -714.002 CLOCK  " "   -4.177      -714.002 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996412373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 CLOCK  " "    0.299         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996412382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1350996412387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1350996412391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -254.741 CLOCK  " "   -3.000      -254.741 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996412397 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1350996412521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1350996412841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1350996412851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.299 " "Worst-case setup slack is -2.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.299      -353.419 CLOCK  " "   -2.299      -353.419 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996412856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 CLOCK  " "    0.179         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996412866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1350996412872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1350996412878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -325.681 CLOCK  " "   -3.000      -325.681 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1350996412885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1350996412885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1350996413214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 14:46:53 2012 " "Processing ended: Tue Oct 23 14:46:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1350996413214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1350996413214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1350996413214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350996413214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1350996413564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1350996413565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1350996413682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 14:46:53 2012 " "Processing ended: Tue Oct 23 14:46:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1350996413682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1350996413682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1350996413682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350996413682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1350996415989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1350996415989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 14:46:55 2012 " "Processing started: Tue Oct 23 14:46:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1350996415989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1350996415989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off memories -c memories " "Command: quartus_eda --read_settings_files=off --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1350996415989 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memories_6_1200mv_85c_slow.vho D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/ simulation " "Generated file memories_6_1200mv_85c_slow.vho in folder \"D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1350996416670 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memories_6_1200mv_0c_slow.vho D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/ simulation " "Generated file memories_6_1200mv_0c_slow.vho in folder \"D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1350996416827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memories_min_1200mv_0c_fast.vho D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/ simulation " "Generated file memories_min_1200mv_0c_fast.vho in folder \"D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1350996416984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memories.vho D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/ simulation " "Generated file memories.vho in folder \"D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1350996417141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memories_6_1200mv_85c_vhd_slow.sdo D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/ simulation " "Generated file memories_6_1200mv_85c_vhd_slow.sdo in folder \"D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1350996417263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memories_6_1200mv_0c_vhd_slow.sdo D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/ simulation " "Generated file memories_6_1200mv_0c_vhd_slow.sdo in folder \"D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1350996417383 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memories_min_1200mv_0c_vhd_fast.sdo D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/ simulation " "Generated file memories_min_1200mv_0c_vhd_fast.sdo in folder \"D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1350996417523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memories_vhd.sdo D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/ simulation " "Generated file memories_vhd.sdo in folder \"D:/workspace/_EPFL/_ArchOrd_I/memories_new/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1350996417644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1350996417706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 14:46:57 2012 " "Processing ended: Tue Oct 23 14:46:57 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1350996417706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1350996417706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1350996417706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350996417706 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1350996418462 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1350996418462 ""}
