

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Jul 18 15:03:08 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.950 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257| 1.285 us | 1.285 us |  257|  257|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         8|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmpdata1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str44, [1 x i8]* @p_str45, [1 x i8]* @p_str46, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str47, [1 x i8]* @p_str48)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %"operator=.exit.i""   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ 0, %newFuncRoot ], [ %tmpdata_data_0_V, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 12 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %newFuncRoot ], [ %i, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 13 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln24 = icmp eq i6 %i_0_i, -32" [firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31]   --->   Operation 14 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i, 1" [firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %"dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit.exitStub", label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %i_0_i to i64" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 18 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [32 x i15]* @w2_V, i64 0, i64 %zext_ln25" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 19 'getelementptr' 'w2_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%w2_V_load = load i15* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 20 'load' 'w2_V_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret i32 %p_Val2_s" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 21 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 22 [1/1] (2.18ns)   --->   "%tmpdata1_data_V_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V)" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 22 'read' 'tmpdata1_data_V_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%w2_V_load = load i15* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 23 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i32 %tmpdata1_data_V_read to i47" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 24 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i15 %w2_V_load to i47" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 25 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [5/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 26 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 27 [4/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 27 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.95>
ST_6 : Operation 28 [3/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 28 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 29 [2/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 29 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 30 [1/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 30 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.10>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i47 %r_V to i48" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 31 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_s, i16 0)" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 32 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (3.10ns)   --->   "%ret_V = add i48 %lhs_V, %sext_ln1118_1" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 33 'add' 'ret_V' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%tmpdata_data_0_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V, i32 16, i32 47)" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 34 'partselect' 'tmpdata_data_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "br label %"operator=.exit.i"" [firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmpdata1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000000]
br_ln0               (br               ) [ 0111111111]
p_Val2_s             (phi              ) [ 0011111111]
i_0_i                (phi              ) [ 0010000000]
icmp_ln24            (icmp             ) [ 0011111111]
empty                (speclooptripcount) [ 0000000000]
i                    (add              ) [ 0111111111]
br_ln24              (br               ) [ 0000000000]
zext_ln25            (zext             ) [ 0000000000]
w2_V_addr            (getelementptr    ) [ 0001000000]
ret_ln25             (ret              ) [ 0000000000]
tmpdata1_data_V_read (read             ) [ 0000100000]
w2_V_load            (load             ) [ 0000100000]
sext_ln1117          (sext             ) [ 0000011110]
sext_ln1118          (sext             ) [ 0000011110]
r_V                  (mul              ) [ 0000000001]
sext_ln1118_1        (sext             ) [ 0000000000]
lhs_V                (bitconcatenate   ) [ 0000000000]
ret_V                (add              ) [ 0000000000]
tmpdata_data_0_V     (partselect       ) [ 0111111111]
br_ln24              (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmpdata1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpdata1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmpdata1_data_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmpdata1_data_V_read/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="w2_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="15" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="p_Val2_s_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="p_Val2_s_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="32" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_0_i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="1"/>
<pin id="81" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_0_i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln24_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln25_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln1117_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln1118_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="15" slack="1"/>
<pin id="112" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="15" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln1118_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="47" slack="1"/>
<pin id="121" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="lhs_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="48" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="7"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ret_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="48" slack="0"/>
<pin id="132" dir="0" index="1" bw="47" slack="0"/>
<pin id="133" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmpdata_data_0_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="48" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpdata_data_0_V/9 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="154" class="1005" name="w2_V_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmpdata1_data_V_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpdata1_data_V_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="w2_V_load_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="1"/>
<pin id="166" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="169" class="1005" name="sext_ln1117_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="47" slack="1"/>
<pin id="171" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1117 "/>
</bind>
</comp>

<comp id="174" class="1005" name="sext_ln1118_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="47" slack="1"/>
<pin id="176" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="179" class="1005" name="r_V_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="47" slack="1"/>
<pin id="181" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmpdata_data_0_V_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpdata_data_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="71" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="83" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="83" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="83" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="107" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="67" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="119" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="152"><net_src comp="96" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="157"><net_src comp="54" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="162"><net_src comp="48" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="167"><net_src comp="61" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="172"><net_src comp="107" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="177"><net_src comp="110" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="182"><net_src comp="113" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="187"><net_src comp="136" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Loop_1_proc : tmpdata1_data_V | {3 }
	Port: Loop_1_proc : w2_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		zext_ln25 : 1
		w2_V_addr : 2
		w2_V_load : 3
		ret_ln25 : 1
	State 3
	State 4
		r_V : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		ret_V : 1
		tmpdata_data_0_V : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_113           |    2    |   215   |    1    |
|----------|---------------------------------|---------|---------|---------|
|    add   |             i_fu_96             |    0    |    0    |    15   |
|          |           ret_V_fu_130          |    0    |    0    |    55   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln24_fu_90         |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|   read   | tmpdata1_data_V_read_read_fu_48 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |         zext_ln25_fu_102        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln1117_fu_107       |    0    |    0    |    0    |
|   sext   |        sext_ln1118_fu_110       |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_119      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           lhs_V_fu_122          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|     tmpdata_data_0_V_fu_136     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    2    |   215   |    82   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i_0_i_reg_79        |    6   |
|          i_reg_149         |    6   |
|       p_Val2_s_reg_67      |   32   |
|         r_V_reg_179        |   47   |
|     sext_ln1117_reg_169    |   47   |
|     sext_ln1118_reg_174    |   47   |
|tmpdata1_data_V_read_reg_159|   32   |
|  tmpdata_data_0_V_reg_184  |   32   |
|      w2_V_addr_reg_154     |    5   |
|      w2_V_load_reg_164     |   15   |
+----------------------------+--------+
|            Total           |   269  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_67 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_113    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_113    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   215  |   82   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   484  |   118  |
+-----------+--------+--------+--------+--------+
