

================================================================
== Vitis HLS Report for 'max_pooling_fprop2'
================================================================
* Date:           Fri Mar 14 16:55:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       max_pooling_fprop2_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4_fu_244  |max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4  |       17|       17|  56.100 ns|  56.100 ns|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_230_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_232_2    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_234_3  |        ?|        ?|        92|          -|          -|     ?|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      502|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    61|     4783|     5892|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      451|    -|
|Register             |        -|     -|     1125|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    61|     5908|     6845|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     6|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U15                       |dadd_64ns_64ns_64_8_full_dsp_1                |        0|   3|   685|   635|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U16                        |ddiv_64ns_64ns_64_31_no_dsp_1                 |        0|   0|     0|     0|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U17                      |dexp_64ns_64ns_64_30_full_dsp_1               |        0|  26|  1289|  1910|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U18                      |dexp_64ns_64ns_64_30_full_dsp_1               |        0|  26|  1289|  1910|    0|
    |dsub_64ns_64ns_64_8_full_dsp_1_U14                       |dsub_64ns_64ns_64_8_full_dsp_1                |        0|   3|   685|   635|    0|
    |grp_max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4_fu_244  |max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4  |        0|   1|   835|   792|    0|
    |mul_16s_16s_16_1_1_U19                                   |mul_16s_16s_16_1_1                            |        0|   1|     0|     5|    0|
    |mul_17s_17s_17_1_1_U20                                   |mul_17s_17s_17_1_1                            |        0|   1|     0|     5|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |        0|  61|  4783|  5892|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln230_fu_310_p2          |         +|   0|  0|  38|          31|           1|
    |add_ln232_1_fu_460_p2        |         +|   0|  0|  39|          32|           2|
    |add_ln232_fu_454_p2          |         +|   0|  0|  39|          32|           2|
    |add_ln234_fu_448_p2          |         +|   0|  0|  39|          32|           2|
    |add_ln236_1_fu_433_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln236_fu_420_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln245_1_fu_443_p2        |         +|   0|  0|  17|          17|          17|
    |add_ln245_fu_438_p2          |         +|   0|  0|  17|          17|          17|
    |indvars_iv_next31_fu_406_p2  |         +|   0|  0|  38|          31|           1|
    |indvars_iv_next39_fu_337_p2  |         +|   0|  0|  38|          31|           1|
    |icmp_ln230_fu_305_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln232_fu_332_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln234_fu_401_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln237_fu_361_p2         |      icmp|   0|  0|  39|          32|          32|
    |select_ln237_fu_385_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln11_fu_514_p2           |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 502|         386|         238|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  370|         79|    1|         79|
    |c3_conv_layer2_data_address0  |    9|          2|   17|         34|
    |c3_conv_layer2_data_ce0       |    9|          2|    1|          2|
    |c3_conv_layer2_data_ce1       |    9|          2|    1|          2|
    |i_reg_186                     |    9|          2|   31|         62|
    |indvars_iv19_reg_209          |    9|          2|   32|         64|
    |indvars_iv24_reg_197          |    9|          2|   32|         64|
    |j_reg_221                     |    9|          2|   31|         62|
    |k_fu_128                      |    9|          2|   31|         62|
    |m_reg_232                     |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  451|         97|  209|        495|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_reg_709                                                         |  64|   0|   64|          0|
    |add_ln230_reg_591                                                     |  31|   0|   31|          0|
    |add_ln234_reg_644                                                     |  32|   0|   32|          0|
    |add_ln236_1_reg_634                                                   |  16|   0|   17|          1|
    |add_ln245_1_reg_639                                                   |  17|   0|   17|          0|
    |ap_CS_fsm                                                             |  78|   0|   78|          0|
    |c3_conv_layer2_data_load_reg_664                                      |  64|   0|   64|          0|
    |div_i_reg_714                                                         |  64|   0|   64|          0|
    |em_reg_698                                                            |  64|   0|   64|          0|
    |empty_16_reg_616                                                      |  17|   0|   17|          0|
    |empty_reg_611                                                         |  16|   0|   16|          0|
    |ep_reg_692                                                            |  64|   0|   64|          0|
    |grp_max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4_fu_244_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_186                                                             |  31|   0|   31|          0|
    |indvars_iv19_reg_209                                                  |  32|   0|   32|          0|
    |indvars_iv24_reg_197                                                  |  32|   0|   32|          0|
    |indvars_iv_next31_reg_629                                             |  31|   0|   31|          0|
    |indvars_iv_next39_reg_606                                             |  31|   0|   31|          0|
    |j_reg_221                                                             |  31|   0|   31|          0|
    |k_fu_128                                                              |  31|   0|   31|          0|
    |m_1_reg_679                                                           |  16|   0|   17|          1|
    |m_reg_232                                                             |  32|   0|   32|          0|
    |max_value_reg_674                                                     |  64|   0|   64|          0|
    |s4_map_h_reg_563                                                      |  32|   0|   32|          0|
    |s4_map_w_reg_558                                                      |  32|   0|   32|          0|
    |s4_pooling_layer1_map_count_read_reg_568                              |  32|   0|   32|          0|
    |select_ln237_reg_621                                                  |  32|   0|   32|          0|
    |sub1_i_reg_704                                                        |  64|   0|   64|          0|
    |tmp_6_reg_596                                                         |   7|   0|   17|         10|
    |trunc_ln230_1_reg_578                                                 |  16|   0|   16|          0|
    |trunc_ln230_2_reg_583                                                 |  17|   0|   17|          0|
    |trunc_ln230_reg_573                                                   |  17|   0|   17|          0|
    |trunc_ln234_1_reg_669                                                 |  17|   0|   17|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |1125|   0| 1137|         12|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|              max_pooling_fprop2|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|              max_pooling_fprop2|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|              max_pooling_fprop2|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|              max_pooling_fprop2|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|              max_pooling_fprop2|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|              max_pooling_fprop2|  return value|
|ap_ce                                  |   in|    1|  ap_ctrl_hs|              max_pooling_fprop2|  return value|
|ap_core                                |   in|    8|     ap_none|                         ap_core|        scalar|
|ap_part                                |   in|    8|     ap_none|                         ap_part|        scalar|
|ap_parent                              |   in|    8|     ap_none|                       ap_parent|        scalar|
|c3_conv_layer1_map_w                   |   in|   32|     ap_none|            c3_conv_layer1_map_w|       pointer|
|c3_conv_layer1_map_h                   |   in|   32|     ap_none|            c3_conv_layer1_map_h|       pointer|
|c3_conv_layer1_map_count               |   in|   32|     ap_none|        c3_conv_layer1_map_count|       pointer|
|c3_conv_layer1_kernel_w                |   in|   32|     ap_none|         c3_conv_layer1_kernel_w|       pointer|
|c3_conv_layer1_kernel_h                |   in|   32|     ap_none|         c3_conv_layer1_kernel_h|       pointer|
|c3_conv_layer1_kernel_count            |   in|   32|     ap_none|     c3_conv_layer1_kernel_count|       pointer|
|c3_conv_layer2_data_address0           |  out|   17|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_ce0                |  out|    1|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_q0                 |   in|   64|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_address1           |  out|   17|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_ce1                |  out|    1|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_q1                 |   in|   64|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_error_address0          |  out|   17|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_ce0               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_we0               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_d0                |  out|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_q0                |   in|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_address1          |  out|   17|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_ce1               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_we1               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_d1                |  out|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_q1                |   in|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_b_address0              |  out|    7|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_ce0                   |  out|    1|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_we0                   |  out|    1|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_d0                    |  out|   64|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_q0                    |   in|   64|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_address1              |  out|    7|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_ce1                   |  out|    1|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_we1                   |  out|    1|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_d1                    |  out|   64|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_q1                    |   in|   64|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_db_address0             |  out|    7|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_ce0                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_we0                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_d0                   |  out|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_q0                   |   in|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_address1             |  out|    7|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_ce1                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_we1                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_d1                   |  out|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_q1                   |   in|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_W_address0              |  out|   16|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_ce0                   |  out|    1|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_we0                   |  out|    1|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_d0                    |  out|   64|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_q0                    |   in|   64|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_address1              |  out|   16|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_ce1                   |  out|    1|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_we1                   |  out|    1|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_d1                    |  out|   64|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_q1                    |   in|   64|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_dW_address0             |  out|   16|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_ce0                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_we0                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_d0                   |  out|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_q0                   |   in|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_address1             |  out|   16|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_ce1                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_we1                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_d1                   |  out|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_q1                   |   in|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_map_common_address0     |  out|   10|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_ce0          |  out|    1|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_we0          |  out|    1|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_d0           |  out|   64|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_q0           |   in|   64|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_address1     |  out|   10|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_ce1          |  out|    1|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_we1          |  out|    1|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_d1           |  out|   64|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_q1           |   in|   64|   ap_memory|       c3_conv_layer2_map_common|         array|
|s4_pooling_layer1_map_w                |   in|   32|     ap_none|         s4_pooling_layer1_map_w|       pointer|
|s4_pooling_layer1_map_h                |   in|   32|     ap_none|         s4_pooling_layer1_map_h|       pointer|
|s4_pooling_layer1_map_count            |   in|   32|     ap_none|     s4_pooling_layer1_map_count|       pointer|
|s4_pooling_layer1_kernel_w             |   in|   32|     ap_none|      s4_pooling_layer1_kernel_w|       pointer|
|s4_pooling_layer1_kernel_h             |   in|   32|     ap_none|      s4_pooling_layer1_kernel_h|       pointer|
|s4_pooling_layer1_kernel_count         |   in|   32|     ap_none|  s4_pooling_layer1_kernel_count|       pointer|
|s4_pooling_layer2_data_address0        |  out|   17|   ap_memory|          s4_pooling_layer2_data|         array|
|s4_pooling_layer2_data_ce0             |  out|    1|   ap_memory|          s4_pooling_layer2_data|         array|
|s4_pooling_layer2_data_we0             |  out|    1|   ap_memory|          s4_pooling_layer2_data|         array|
|s4_pooling_layer2_data_d0              |  out|   64|   ap_memory|          s4_pooling_layer2_data|         array|
|s4_pooling_layer2_error_address0       |  out|   17|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_ce0            |  out|    1|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_we0            |  out|    1|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_d0             |  out|   64|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_q0             |   in|   64|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_address1       |  out|   17|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_ce1            |  out|    1|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_we1            |  out|    1|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_d1             |  out|   64|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_error_q1             |   in|   64|   ap_memory|         s4_pooling_layer2_error|         array|
|s4_pooling_layer2_b_address0           |  out|    7|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_ce0                |  out|    1|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_we0                |  out|    1|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_d0                 |  out|   64|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_q0                 |   in|   64|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_address1           |  out|    7|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_ce1                |  out|    1|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_we1                |  out|    1|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_d1                 |  out|   64|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_b_q1                 |   in|   64|   ap_memory|             s4_pooling_layer2_b|         array|
|s4_pooling_layer2_db_address0          |  out|    7|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_ce0               |  out|    1|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_we0               |  out|    1|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_d0                |  out|   64|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_q0                |   in|   64|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_address1          |  out|    7|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_ce1               |  out|    1|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_we1               |  out|    1|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_d1                |  out|   64|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_db_q1                |   in|   64|   ap_memory|            s4_pooling_layer2_db|         array|
|s4_pooling_layer2_W_address0           |  out|   16|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_ce0                |  out|    1|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_we0                |  out|    1|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_d0                 |  out|   64|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_q0                 |   in|   64|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_address1           |  out|   16|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_ce1                |  out|    1|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_we1                |  out|    1|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_d1                 |  out|   64|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_W_q1                 |   in|   64|   ap_memory|             s4_pooling_layer2_W|         array|
|s4_pooling_layer2_dW_address0          |  out|   16|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_ce0               |  out|    1|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_we0               |  out|    1|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_d0                |  out|   64|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_q0                |   in|   64|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_address1          |  out|   16|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_ce1               |  out|    1|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_we1               |  out|    1|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_d1                |  out|   64|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_dW_q1                |   in|   64|   ap_memory|            s4_pooling_layer2_dW|         array|
|s4_pooling_layer2_map_common_address0  |  out|   10|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_ce0       |  out|    1|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_we0       |  out|    1|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_d0        |  out|   64|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_q0        |   in|   64|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_address1  |  out|   10|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_ce1       |  out|    1|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_we1       |  out|    1|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_d1        |  out|   64|   ap_memory|    s4_pooling_layer2_map_common|         array|
|s4_pooling_layer2_map_common_q1        |   in|   64|   ap_memory|    s4_pooling_layer2_map_common|         array|
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../source/hls.cpp:230]   --->   Operation 79 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%max_value_1_loc = alloca i64 1"   --->   Operation 80 'alloca' 'max_value_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%spectopmodule_ln218 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:218]   --->   Operation 81 'spectopmodule' 'spectopmodule_ln218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_map_w"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_map_h"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_map_count"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_kernel_w"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_kernel_h"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_kernel_count"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_data"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_error"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_b"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_db"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_W"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_dW, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_dW"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_map_common"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer1_map_w"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer1_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer1_map_h"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer1_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer1_map_count"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer1_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer1_kernel_w"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer1_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer1_kernel_h"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer1_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer1_kernel_count"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer1_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer2_data"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer2_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer2_error"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer2_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer2_b"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer2_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer2_db"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer2_W"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer2_dW, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer2_dW"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer2_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer2_map_common"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%s4_map_w = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s4_pooling_layer1_map_w" [../source/hls.cpp:226]   --->   Operation 140 'read' 's4_map_w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%s4_map_h = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s4_pooling_layer1_map_h" [../source/hls.cpp:227]   --->   Operation 141 'read' 's4_map_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%c3_map_w = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer1_map_w" [../source/hls.cpp:228]   --->   Operation 142 'read' 'c3_map_w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%s4_pooling_layer1_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s4_pooling_layer1_map_count"   --->   Operation 143 'read' 's4_pooling_layer1_map_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i32 %c3_map_w" [../source/hls.cpp:230]   --->   Operation 144 'trunc' 'trunc_ln230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln230_1 = trunc i32 %c3_map_w" [../source/hls.cpp:230]   --->   Operation 145 'trunc' 'trunc_ln230_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln230_2 = trunc i32 %s4_map_w" [../source/hls.cpp:230]   --->   Operation 146 'trunc' 'trunc_ln230_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln230 = store i31 0, i31 %k" [../source/hls.cpp:230]   --->   Operation 147 'store' 'store_ln230' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln230 = br void %VITIS_LOOP_232_2" [../source/hls.cpp:230]   --->   Operation 148 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%k_1 = load i31 %k" [../source/hls.cpp:230]   --->   Operation 149 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i31 %k_1" [../source/hls.cpp:230]   --->   Operation 150 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.88ns)   --->   "%icmp_ln230 = icmp_slt  i32 %zext_ln230, i32 %s4_pooling_layer1_map_count_read" [../source/hls.cpp:230]   --->   Operation 151 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.87ns)   --->   "%add_ln230 = add i31 %k_1, i31 1" [../source/hls.cpp:230]   --->   Operation 152 'add' 'add_ln230' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %for.end61.loopexit, void %VITIS_LOOP_232_2.split" [../source/hls.cpp:230]   --->   Operation 153 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln230_3 = trunc i31 %k_1" [../source/hls.cpp:230]   --->   Operation 154 'trunc' 'trunc_ln230_3' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln230_3, i10 0" [../source/hls.cpp:236]   --->   Operation 155 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln230 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../source/hls.cpp:230]   --->   Operation 156 'specloopname' 'specloopname_ln230' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.38ns)   --->   "%br_ln232 = br void %VITIS_LOOP_234_3" [../source/hls.cpp:232]   --->   Operation 157 'br' 'br_ln232' <Predicate = (icmp_ln230)> <Delay = 0.38>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln249 = ret" [../source/hls.cpp:249]   --->   Operation 158 'ret' 'ret_ln249' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.98>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %VITIS_LOOP_232_2.split, i31 %indvars_iv_next39, void %for.inc56.loopexit"   --->   Operation 159 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%indvars_iv24 = phi i32 2, void %VITIS_LOOP_232_2.split, i32 %add_ln232_1, void %for.inc56.loopexit" [../source/hls.cpp:232]   --->   Operation 160 'phi' 'indvars_iv24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%indvars_iv19 = phi i32 0, void %VITIS_LOOP_232_2.split, i32 %add_ln232, void %for.inc56.loopexit" [../source/hls.cpp:232]   --->   Operation 161 'phi' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i31 %i" [../source/hls.cpp:232]   --->   Operation 162 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.88ns)   --->   "%icmp_ln232 = icmp_slt  i32 %zext_ln232, i32 %s4_map_h" [../source/hls.cpp:232]   --->   Operation 163 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.87ns)   --->   "%indvars_iv_next39 = add i31 %i, i31 1"   --->   Operation 164 'add' 'indvars_iv_next39' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %for.inc59.loopexit, void %VITIS_LOOP_234_3.split" [../source/hls.cpp:232]   --->   Operation 165 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i31 %i" [../source/hls.cpp:232]   --->   Operation 166 'trunc' 'trunc_ln232' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln232_1 = trunc i31 %i" [../source/hls.cpp:232]   --->   Operation 167 'trunc' 'trunc_ln232_1' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln232 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../source/hls.cpp:232]   --->   Operation 168 'specloopname' 'specloopname_ln232' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.94ns)   --->   "%empty = mul i16 %trunc_ln232_1, i16 %trunc_ln230_1" [../source/hls.cpp:232]   --->   Operation 169 'mul' 'empty' <Predicate = (icmp_ln232)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (1.98ns)   --->   "%empty_16 = mul i17 %trunc_ln232, i17 %trunc_ln230_2" [../source/hls.cpp:232]   --->   Operation 170 'mul' 'empty_16' <Predicate = (icmp_ln232)> <Delay = 1.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.88ns)   --->   "%icmp_ln237 = icmp_ne  i32 %indvars_iv19, i32 %indvars_iv24" [../source/hls.cpp:237]   --->   Operation 171 'icmp' 'icmp_ln237' <Predicate = (icmp_ln232)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %indvars_iv19, i32 1, i32 31" [../source/hls.cpp:237]   --->   Operation 172 'partselect' 'tmp_7' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_7, i1 1" [../source/hls.cpp:237]   --->   Operation 173 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.22ns)   --->   "%select_ln237 = select i1 %icmp_ln237, i32 %indvars_iv24, i32 %or_ln" [../source/hls.cpp:237]   --->   Operation 174 'select' 'select_ln237' <Predicate = (icmp_ln232)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.38ns)   --->   "%br_ln234 = br void %VITIS_LOOP_237_4" [../source/hls.cpp:234]   --->   Operation 175 'br' 'br_ln234' <Predicate = (icmp_ln232)> <Delay = 0.38>
ST_3 : Operation 176 [1/1] (0.38ns)   --->   "%store_ln230 = store i31 %add_ln230, i31 %k" [../source/hls.cpp:230]   --->   Operation 176 'store' 'store_ln230' <Predicate = (!icmp_ln232)> <Delay = 0.38>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln230 = br void %VITIS_LOOP_232_2" [../source/hls.cpp:230]   --->   Operation 177 'br' 'br_ln230' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_234_3.split, i31 %indvars_iv_next31, void %VITIS_LOOP_237_4.split"   --->   Operation 178 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%m = phi i32 0, void %VITIS_LOOP_234_3.split, i32 %add_ln234, void %VITIS_LOOP_237_4.split" [../source/hls.cpp:234]   --->   Operation 179 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i31 %j" [../source/hls.cpp:234]   --->   Operation 180 'zext' 'zext_ln234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.88ns)   --->   "%icmp_ln234 = icmp_slt  i32 %zext_ln234, i32 %s4_map_w" [../source/hls.cpp:234]   --->   Operation 181 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.87ns)   --->   "%indvars_iv_next31 = add i31 %j, i31 1"   --->   Operation 182 'add' 'indvars_iv_next31' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %for.inc56.loopexit, void %VITIS_LOOP_237_4.split" [../source/hls.cpp:234]   --->   Operation 183 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln234 = trunc i31 %j" [../source/hls.cpp:234]   --->   Operation 184 'trunc' 'trunc_ln234' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln234_2 = trunc i31 %j" [../source/hls.cpp:234]   --->   Operation 185 'trunc' 'trunc_ln234_2' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.78ns)   --->   "%add_ln236 = add i16 %trunc_ln234_2, i16 %empty" [../source/hls.cpp:236]   --->   Operation 186 'add' 'add_ln236' <Predicate = (icmp_ln234)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %add_ln236, i1 0" [../source/hls.cpp:236]   --->   Operation 187 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.79ns)   --->   "%add_ln236_1 = add i17 %tmp_6, i17 %shl_ln" [../source/hls.cpp:236]   --->   Operation 188 'add' 'add_ln236_1' <Predicate = (icmp_ln234)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245 = add i17 %trunc_ln234, i17 %empty_16" [../source/hls.cpp:245]   --->   Operation 189 'add' 'add_ln245' <Predicate = (icmp_ln234)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln245_1 = add i17 %tmp_6, i17 %add_ln245" [../source/hls.cpp:245]   --->   Operation 190 'add' 'add_ln245_1' <Predicate = (icmp_ln234)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 191 [1/1] (0.88ns)   --->   "%add_ln234 = add i32 %m, i32 2" [../source/hls.cpp:234]   --->   Operation 191 'add' 'add_ln234' <Predicate = (icmp_ln234)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.88ns)   --->   "%add_ln232 = add i32 %indvars_iv19, i32 2" [../source/hls.cpp:232]   --->   Operation 192 'add' 'add_ln232' <Predicate = (!icmp_ln234)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.88ns)   --->   "%add_ln232_1 = add i32 %indvars_iv24, i32 2" [../source/hls.cpp:232]   --->   Operation 193 'add' 'add_ln232_1' <Predicate = (!icmp_ln234)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln232 = br void %VITIS_LOOP_234_3" [../source/hls.cpp:232]   --->   Operation 194 'br' 'br_ln232' <Predicate = (!icmp_ln234)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i17 %add_ln236_1" [../source/hls.cpp:236]   --->   Operation 195 'zext' 'zext_ln236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%c3_conv_layer2_data_addr = getelementptr i64 %c3_conv_layer2_data, i64 0, i64 %zext_ln236" [../source/hls.cpp:236]   --->   Operation 196 'getelementptr' 'c3_conv_layer2_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [2/2] (2.98ns)   --->   "%c3_conv_layer2_data_load = load i17 %c3_conv_layer2_data_addr" [../source/hls.cpp:236]   --->   Operation 197 'load' 'c3_conv_layer2_data_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 198 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c3_conv_layer2_data_load = load i17 %c3_conv_layer2_data_addr" [../source/hls.cpp:236]   --->   Operation 198 'load' 'c3_conv_layer2_data_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>

State 7 <SV = 6> <Delay = 0.38>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln234_1 = trunc i32 %m" [../source/hls.cpp:234]   --->   Operation 199 'trunc' 'trunc_ln234_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%max_value = bitcast i64 %c3_conv_layer2_data_load" [../source/hls.cpp:236]   --->   Operation 200 'bitcast' 'max_value' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %m, i32 1, i32 16" [../source/hls.cpp:234]   --->   Operation 201 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%m_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_8, i1 1" [../source/hls.cpp:234]   --->   Operation 202 'bitconcatenate' 'm_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [2/2] (0.38ns)   --->   "%call_ln232 = call void @max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4, i32 %indvars_iv19, i64 %max_value, i32 %select_ln237, i17 %trunc_ln230, i17 %trunc_ln234_1, i17 %tmp_6, i64 %c3_conv_layer2_data, i17 %m_1, i64 %max_value_1_loc" [../source/hls.cpp:232]   --->   Operation 203 'call' 'call_ln232' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln232 = call void @max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4, i32 %indvars_iv19, i64 %max_value, i32 %select_ln237, i17 %trunc_ln230, i17 %trunc_ln234_1, i17 %tmp_6, i64 %c3_conv_layer2_data, i17 %m_1, i64 %max_value_1_loc" [../source/hls.cpp:232]   --->   Operation 204 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%max_value_1_loc_load = load i64 %max_value_1_loc"   --->   Operation 205 'load' 'max_value_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [30/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 206 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %max_value_1_loc_load" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 207 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln11, i64 63" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 208 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.12ns)   --->   "%xor_ln11 = xor i1 %bit_sel, i1 1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 209 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %bitcast_ln11" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 210 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln11, i63 %trunc_ln11" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 211 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln11_1 = bitcast i64 %xor_ln" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 212 'bitcast' 'bitcast_ln11_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [30/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 213 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.95>
ST_10 : Operation 214 [29/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 214 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 215 [29/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 215 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.95>
ST_11 : Operation 216 [28/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 216 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 217 [28/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 217 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.95>
ST_12 : Operation 218 [27/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 218 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 219 [27/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 219 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.95>
ST_13 : Operation 220 [26/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 220 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 221 [26/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 221 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.95>
ST_14 : Operation 222 [25/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 222 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 223 [25/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 223 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.95>
ST_15 : Operation 224 [24/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 224 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 225 [24/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 225 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.95>
ST_16 : Operation 226 [23/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 226 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 227 [23/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 227 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.95>
ST_17 : Operation 228 [22/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 228 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 229 [22/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 229 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.95>
ST_18 : Operation 230 [21/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 230 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 231 [21/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 231 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.95>
ST_19 : Operation 232 [20/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 232 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 233 [20/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 233 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.95>
ST_20 : Operation 234 [19/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 234 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 235 [19/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 235 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.95>
ST_21 : Operation 236 [18/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 236 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 237 [18/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 237 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.95>
ST_22 : Operation 238 [17/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 238 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 239 [17/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 239 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.95>
ST_23 : Operation 240 [16/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 240 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 241 [16/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 241 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.95>
ST_24 : Operation 242 [15/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 242 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 243 [15/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 243 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.95>
ST_25 : Operation 244 [14/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 244 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 245 [14/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 245 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.95>
ST_26 : Operation 246 [13/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 246 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 247 [13/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 247 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.95>
ST_27 : Operation 248 [12/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 248 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 249 [12/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 249 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.95>
ST_28 : Operation 250 [11/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 250 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 251 [11/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 251 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.95>
ST_29 : Operation 252 [10/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 252 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 253 [10/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 253 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.95>
ST_30 : Operation 254 [9/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 254 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 255 [9/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 255 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.95>
ST_31 : Operation 256 [8/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 256 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 257 [8/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 257 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.95>
ST_32 : Operation 258 [7/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 258 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 259 [7/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 259 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.95>
ST_33 : Operation 260 [6/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 260 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 261 [6/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 261 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.95>
ST_34 : Operation 262 [5/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 262 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 263 [5/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 263 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.95>
ST_35 : Operation 264 [4/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 264 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 265 [4/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 265 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.95>
ST_36 : Operation 266 [3/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 266 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 267 [3/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 267 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.95>
ST_37 : Operation 268 [2/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 268 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 269 [2/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 269 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.95>
ST_38 : Operation 270 [1/30] (1.95ns)   --->   "%ep = dexp i64 @llvm.exp.f64, i64 %max_value_1_loc_load" [../source/hls.cpp:10->../source/hls.cpp:245]   --->   Operation 270 'dexp' 'ep' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 271 [1/30] (1.95ns)   --->   "%em = dexp i64 @llvm.exp.f64, i64 %bitcast_ln11_1" [../source/hls.cpp:11->../source/hls.cpp:245]   --->   Operation 271 'dexp' 'em' <Predicate = true> <Delay = 1.95> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.90>
ST_39 : Operation 272 [8/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 272 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 273 [8/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 273 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.90>
ST_40 : Operation 274 [7/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 274 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [7/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 275 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.90>
ST_41 : Operation 276 [6/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 276 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 277 [6/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 277 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.90>
ST_42 : Operation 278 [5/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 278 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 279 [5/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 279 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.90>
ST_43 : Operation 280 [4/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 280 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 281 [4/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 281 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.90>
ST_44 : Operation 282 [3/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 282 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 283 [3/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 283 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.90>
ST_45 : Operation 284 [2/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 284 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 285 [2/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 285 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.90>
ST_46 : Operation 286 [1/8] (1.90ns)   --->   "%sub1_i = dsub i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 286 'dsub' 'sub1_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 287 [1/8] (1.90ns)   --->   "%add_i = dadd i64 %ep, i64 %em" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 287 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.35>
ST_47 : Operation 288 [31/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 288 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.35>
ST_48 : Operation 289 [30/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 289 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.35>
ST_49 : Operation 290 [29/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 290 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.35>
ST_50 : Operation 291 [28/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 291 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.35>
ST_51 : Operation 292 [27/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 292 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.35>
ST_52 : Operation 293 [26/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 293 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.35>
ST_53 : Operation 294 [25/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 294 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.35>
ST_54 : Operation 295 [24/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 295 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.35>
ST_55 : Operation 296 [23/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 296 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.35>
ST_56 : Operation 297 [22/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 297 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.35>
ST_57 : Operation 298 [21/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 298 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.35>
ST_58 : Operation 299 [20/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 299 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.35>
ST_59 : Operation 300 [19/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 300 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.35>
ST_60 : Operation 301 [18/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 301 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.35>
ST_61 : Operation 302 [17/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 302 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.35>
ST_62 : Operation 303 [16/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 303 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.35>
ST_63 : Operation 304 [15/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 304 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.35>
ST_64 : Operation 305 [14/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 305 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.35>
ST_65 : Operation 306 [13/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 306 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.35>
ST_66 : Operation 307 [12/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 307 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.35>
ST_67 : Operation 308 [11/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 308 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.35>
ST_68 : Operation 309 [10/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 309 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.35>
ST_69 : Operation 310 [9/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 310 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.35>
ST_70 : Operation 311 [8/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 311 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.35>
ST_71 : Operation 312 [7/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 312 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.35>
ST_72 : Operation 313 [6/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 313 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.35>
ST_73 : Operation 314 [5/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 314 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.35>
ST_74 : Operation 315 [4/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 315 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.35>
ST_75 : Operation 316 [3/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 316 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.35>
ST_76 : Operation 317 [2/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 317 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.35>
ST_77 : Operation 318 [1/31] (2.35ns)   --->   "%div_i = ddiv i64 %sub1_i, i64 %add_i" [../source/hls.cpp:12->../source/hls.cpp:245]   --->   Operation 318 'ddiv' 'div_i' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 0.96>
ST_78 : Operation 319 [1/1] (0.00ns)   --->   "%specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:234]   --->   Operation 319 'specloopname' 'specloopname_ln234' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i17 %add_ln245_1" [../source/hls.cpp:245]   --->   Operation 320 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 321 [1/1] (0.00ns)   --->   "%s4_pooling_layer2_data_addr = getelementptr i64 %s4_pooling_layer2_data, i64 0, i64 %zext_ln245" [../source/hls.cpp:245]   --->   Operation 321 'getelementptr' 's4_pooling_layer2_data_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln245 = bitcast i64 %div_i" [../source/hls.cpp:245]   --->   Operation 322 'bitcast' 'bitcast_ln245' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 323 [1/1] ( I:0.96ns O:0.96ns )   --->   "%store_ln245 = store i64 %bitcast_ln245, i17 %s4_pooling_layer2_data_addr" [../source/hls.cpp:245]   --->   Operation 323 'store' 'store_ln245' <Predicate = true> <Delay = 0.96> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_78 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln234 = br void %VITIS_LOOP_237_4" [../source/hls.cpp:234]   --->   Operation 324 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ ap_core]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_part]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_parent]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_map_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_map_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_map_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_kernel_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_kernel_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_b]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_W]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_dW]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_map_common]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer1_map_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer1_map_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer1_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer1_kernel_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer1_kernel_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer1_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer2_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer2_b]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer2_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer2_W]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer2_dW]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer2_map_common]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                                (alloca        ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111]
max_value_1_loc                  (alloca        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln218              (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
s4_map_w                         (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
s4_map_h                         (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
c3_map_w                         (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
s4_pooling_layer1_map_count_read (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln230                      (trunc         ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln230_1                    (trunc         ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln230_2                    (trunc         ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln230                      (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln230                         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                              (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln230                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln230                       (icmp          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln230                        (add           ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln230                         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln230_3                    (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                            (bitconcatenate) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111]
specloopname_ln230               (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln232                         (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln249                        (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                                (phi           ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv24                     (phi           ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv19                     (phi           ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln232                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln232                       (icmp          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv_next39                (add           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln232                         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln232                      (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln232_1                    (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln232               (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                            (mul           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_16                         (mul           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln237                       (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                            (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln                            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln237                     (select        ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln234                         (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln230                      (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln230                         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                                (phi           ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000]
m                                (phi           ) [ 0000111100000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln234                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln234                       (icmp          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv_next31                (add           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln234                         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln234                      (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln234_2                    (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln236                        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln236_1                      (add           ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln245                        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln245_1                      (add           ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln234                        (add           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln232                        (add           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln232_1                      (add           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln232                         (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln236                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
c3_conv_layer2_data_addr         (getelementptr ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000]
c3_conv_layer2_data_load         (load          ) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln234_1                    (trunc         ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000]
max_value                        (bitcast       ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                            (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_1                              (bitconcatenate) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000]
call_ln232                       (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_value_1_loc_load             (load          ) [ 0000000000111111111111111111111111111110000000000000000000000000000000000000000]
bitcast_ln11                     (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel                          (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln11                         (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln11                       (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln11_1                   (bitcast       ) [ 0000000000111111111111111111111111111110000000000000000000000000000000000000000]
ep                               (dexp          ) [ 0000000000000000000000000000000000000001111111100000000000000000000000000000000]
em                               (dexp          ) [ 0000000000000000000000000000000000000001111111100000000000000000000000000000000]
sub1_i                           (dsub          ) [ 0000000000000000000000000000000000000000000000011111111111111111111111111111110]
add_i                            (dadd          ) [ 0000000000000000000000000000000000000000000000011111111111111111111111111111110]
div_i                            (ddiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln234               (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln245                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
s4_pooling_layer2_data_addr      (getelementptr ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln245                    (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln245                      (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln234                         (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_core">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_core"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_parent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c3_conv_layer1_map_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_map_w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c3_conv_layer1_map_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_map_h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c3_conv_layer1_map_count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_map_count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c3_conv_layer1_kernel_w">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c3_conv_layer1_kernel_h">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c3_conv_layer1_kernel_count">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c3_conv_layer2_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c3_conv_layer2_error">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_error"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c3_conv_layer2_b">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_b"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c3_conv_layer2_db">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_db"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="c3_conv_layer2_W">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_W"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="c3_conv_layer2_dW">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_dW"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="c3_conv_layer2_map_common">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_map_common"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="s4_pooling_layer1_map_w">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer1_map_w"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="s4_pooling_layer1_map_h">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer1_map_h"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="s4_pooling_layer1_map_count">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer1_map_count"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="s4_pooling_layer1_kernel_w">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer1_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="s4_pooling_layer1_kernel_h">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer1_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="s4_pooling_layer1_kernel_count">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer1_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="s4_pooling_layer2_data">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer2_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="s4_pooling_layer2_error">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer2_error"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="s4_pooling_layer2_b">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer2_b"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="s4_pooling_layer2_db">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer2_db"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="s4_pooling_layer2_W">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer2_W"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="s4_pooling_layer2_dW">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer2_dW"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="s4_pooling_layer2_map_common">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer2_map_common"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="k_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="max_value_1_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_value_1_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="s4_map_w_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s4_map_w/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="s4_map_h_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s4_map_h/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="c3_map_w_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_map_w/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="s4_pooling_layer1_map_count_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s4_pooling_layer1_map_count_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="c3_conv_layer2_data_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="17" slack="0"/>
<pin id="164" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c3_conv_layer2_data_addr/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="17" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_conv_layer2_data_load/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="s4_pooling_layer2_data_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="17" slack="0"/>
<pin id="177" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s4_pooling_layer2_data_addr/78 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln245_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/78 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="1"/>
<pin id="188" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="31" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="indvars_iv24_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv24 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvars_iv24_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv24/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvars_iv19_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv19 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvars_iv19_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv19/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="j_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="1"/>
<pin id="223" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="31" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="m_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="m_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="4"/>
<pin id="247" dir="0" index="2" bw="64" slack="0"/>
<pin id="248" dir="0" index="3" bw="32" slack="4"/>
<pin id="249" dir="0" index="4" bw="17" slack="6"/>
<pin id="250" dir="0" index="5" bw="17" slack="0"/>
<pin id="251" dir="0" index="6" bw="17" slack="5"/>
<pin id="252" dir="0" index="7" bw="64" slack="0"/>
<pin id="253" dir="0" index="8" bw="17" slack="0"/>
<pin id="254" dir="0" index="9" bw="64" slack="6"/>
<pin id="255" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln232/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="0" index="1" bw="64" slack="1"/>
<pin id="262" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub1_i/39 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="0" index="1" bw="64" slack="1"/>
<pin id="266" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i/39 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="0" index="1" bw="64" slack="1"/>
<pin id="270" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div_i/47 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="ep/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="em/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln230_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln230_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln230_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_2/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln230_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="31" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln230/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="k_1_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="1"/>
<pin id="300" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln230_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln230_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln230_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln230_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln230_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="17" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln232_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln232_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="2"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="indvars_iv_next39_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next39/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln232_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln232/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln232_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="31" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln232_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="empty_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="2"/>
<pin id="354" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_16_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="0"/>
<pin id="358" dir="0" index="1" bw="17" slack="2"/>
<pin id="359" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_16/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln237_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_7_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="31" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln237_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln230_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="1"/>
<pin id="395" dir="0" index="1" bw="31" slack="2"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln230/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln234_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="31" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln234/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln234_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="3"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="indvars_iv_next31_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next31/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln234_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="31" slack="0"/>
<pin id="414" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln234/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln234_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln234_2/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln236_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="1"/>
<pin id="423" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="shl_ln_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="17" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln236_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="17" slack="2"/>
<pin id="435" dir="0" index="1" bw="17" slack="0"/>
<pin id="436" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236_1/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln245_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="17" slack="0"/>
<pin id="440" dir="0" index="1" bw="17" slack="1"/>
<pin id="441" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln245_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="17" slack="2"/>
<pin id="445" dir="0" index="1" bw="17" slack="0"/>
<pin id="446" dir="1" index="2" bw="17" slack="74"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245_1/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln234_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln232_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln232_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_1/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln236_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln236/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln234_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="3"/>
<pin id="472" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln234_1/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="max_value_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_value/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_8_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="3"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="m_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="17" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_1/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="max_value_1_loc_load_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="8"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_value_1_loc_load/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="bitcast_ln11_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="bit_sel_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln11_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln11_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="63" slack="0"/>
<pin id="528" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="bitcast_ln11_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11_1/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln245_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="17" slack="74"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/78 "/>
</bind>
</comp>

<comp id="541" class="1004" name="bitcast_ln245_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln245/78 "/>
</bind>
</comp>

<comp id="545" class="1005" name="k_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="0"/>
<pin id="547" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="552" class="1005" name="max_value_1_loc_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="6"/>
<pin id="554" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="max_value_1_loc "/>
</bind>
</comp>

<comp id="558" class="1005" name="s4_map_w_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="3"/>
<pin id="560" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s4_map_w "/>
</bind>
</comp>

<comp id="563" class="1005" name="s4_map_h_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="2"/>
<pin id="565" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s4_map_h "/>
</bind>
</comp>

<comp id="568" class="1005" name="s4_pooling_layer1_map_count_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s4_pooling_layer1_map_count_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln230_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="17" slack="6"/>
<pin id="575" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln230 "/>
</bind>
</comp>

<comp id="578" class="1005" name="trunc_ln230_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="2"/>
<pin id="580" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln230_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="trunc_ln230_2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="17" slack="2"/>
<pin id="585" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln230_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln230_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="31" slack="1"/>
<pin id="593" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln230 "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_6_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="17" slack="2"/>
<pin id="598" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="606" class="1005" name="indvars_iv_next39_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="31" slack="0"/>
<pin id="608" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next39 "/>
</bind>
</comp>

<comp id="611" class="1005" name="empty_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="1"/>
<pin id="613" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="616" class="1005" name="empty_16_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="17" slack="1"/>
<pin id="618" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="621" class="1005" name="select_ln237_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="4"/>
<pin id="623" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln237 "/>
</bind>
</comp>

<comp id="629" class="1005" name="indvars_iv_next31_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="31" slack="0"/>
<pin id="631" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next31 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln236_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="17" slack="1"/>
<pin id="636" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln236_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln245_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="17" slack="74"/>
<pin id="641" dir="1" index="1" bw="17" slack="74"/>
</pin_list>
<bind>
<opset="add_ln245_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="add_ln234_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln234 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln232_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln232 "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln232_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln232_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="c3_conv_layer2_data_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="17" slack="1"/>
<pin id="661" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer2_data_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="c3_conv_layer2_data_load_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer2_data_load "/>
</bind>
</comp>

<comp id="669" class="1005" name="trunc_ln234_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="17" slack="1"/>
<pin id="671" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln234_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="max_value_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="max_value "/>
</bind>
</comp>

<comp id="679" class="1005" name="m_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="17" slack="1"/>
<pin id="681" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="bitcast_ln11_1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln11_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="ep_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="1"/>
<pin id="694" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ep "/>
</bind>
</comp>

<comp id="698" class="1005" name="em_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="1"/>
<pin id="700" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="em "/>
</bind>
</comp>

<comp id="704" class="1005" name="sub1_i_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1_i "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_i_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="714" class="1005" name="div_i_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="80" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="80" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="110" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="110" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="82" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="94" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="72" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="82" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="72" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="256"><net_src comp="116" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="209" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="244" pin=7"/></net>

<net id="275"><net_src comp="118" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="118" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="148" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="148" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="136" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="82" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="298" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="298" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="88" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="190" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="190" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="84" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="190" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="190" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="343" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="213" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="201" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="98" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="213" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="100" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="102" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="367" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="104" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="361" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="201" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="377" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="400"><net_src comp="225" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="225" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="84" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="225" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="225" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="106" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="108" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="412" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="236" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="94" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="209" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="94" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="197" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="94" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="473"><net_src comp="232" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="244" pin=5"/></net>

<net id="478"><net_src comp="475" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="485"><net_src comp="112" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="232" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="114" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="494"><net_src comp="106" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="479" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="104" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="497"><net_src comp="489" pin="3"/><net_sink comp="244" pin=8"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="120" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="122" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="104" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="502" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="124" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="514" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="520" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="540"><net_src comp="537" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="544"><net_src comp="541" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="548"><net_src comp="128" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="555"><net_src comp="132" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="561"><net_src comp="136" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="566"><net_src comp="142" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="571"><net_src comp="154" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="576"><net_src comp="281" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="581"><net_src comp="285" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="586"><net_src comp="289" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="594"><net_src comp="310" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="599"><net_src comp="320" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="609"><net_src comp="337" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="614"><net_src comp="351" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="619"><net_src comp="356" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="624"><net_src comp="385" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="632"><net_src comp="406" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="637"><net_src comp="433" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="642"><net_src comp="443" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="647"><net_src comp="448" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="652"><net_src comp="454" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="657"><net_src comp="460" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="662"><net_src comp="160" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="667"><net_src comp="167" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="672"><net_src comp="470" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="244" pin=5"/></net>

<net id="677"><net_src comp="475" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="682"><net_src comp="489" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="690"><net_src comp="532" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="695"><net_src comp="271" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="701"><net_src comp="276" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="707"><net_src comp="259" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="712"><net_src comp="263" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="717"><net_src comp="267" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="541" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s4_pooling_layer2_data | {78 }
 - Input state : 
	Port: max_pooling_fprop2 : c3_conv_layer1_map_w | {1 }
	Port: max_pooling_fprop2 : c3_conv_layer2_data | {5 6 7 8 }
	Port: max_pooling_fprop2 : s4_pooling_layer1_map_w | {1 }
	Port: max_pooling_fprop2 : s4_pooling_layer1_map_h | {1 }
	Port: max_pooling_fprop2 : s4_pooling_layer1_map_count | {1 }
  - Chain level:
	State 1
		store_ln230 : 1
	State 2
		zext_ln230 : 1
		icmp_ln230 : 2
		add_ln230 : 1
		br_ln230 : 3
		trunc_ln230_3 : 1
		tmp_6 : 2
	State 3
		zext_ln232 : 1
		icmp_ln232 : 2
		indvars_iv_next39 : 1
		br_ln232 : 3
		trunc_ln232 : 1
		trunc_ln232_1 : 1
		empty : 2
		empty_16 : 2
		icmp_ln237 : 1
		tmp_7 : 1
		or_ln : 2
		select_ln237 : 3
	State 4
		zext_ln234 : 1
		icmp_ln234 : 2
		indvars_iv_next31 : 1
		br_ln234 : 3
		trunc_ln234 : 1
		trunc_ln234_2 : 1
		add_ln236 : 2
		shl_ln : 3
		add_ln236_1 : 4
		add_ln245 : 2
		add_ln245_1 : 3
		add_ln234 : 1
	State 5
		c3_conv_layer2_data_addr : 1
		c3_conv_layer2_data_load : 2
	State 6
	State 7
		m_1 : 1
		call_ln232 : 2
	State 8
	State 9
		ep : 1
		bitcast_ln11 : 1
		bit_sel : 2
		xor_ln11 : 3
		trunc_ln11 : 2
		xor_ln : 3
		bitcast_ln11_1 : 4
		em : 5
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
		s4_pooling_layer2_data_addr : 1
		store_ln245 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   dexp   |                        grp_fu_271                       |    26   |    0    |   1289  |   1910  |
|          |                        grp_fu_276                       |    26   |    0    |   1289  |   1910  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                        grp_fu_259                       |    3    |    0    |   685   |   635   |
|          |                        grp_fu_263                       |    3    |    0    |   685   |   635   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4_fu_244 |    1    | 1.64657 |   928   |   717   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                     add_ln230_fu_310                    |    0    |    0    |    0    |    38   |
|          |                 indvars_iv_next39_fu_337                |    0    |    0    |    0    |    38   |
|          |                 indvars_iv_next31_fu_406                |    0    |    0    |    0    |    38   |
|          |                     add_ln236_fu_420                    |    0    |    0    |    0    |    23   |
|    add   |                    add_ln236_1_fu_433                   |    0    |    0    |    0    |    24   |
|          |                     add_ln245_fu_438                    |    0    |    0    |    0    |    17   |
|          |                    add_ln245_1_fu_443                   |    0    |    0    |    0    |    17   |
|          |                     add_ln234_fu_448                    |    0    |    0    |    0    |    39   |
|          |                     add_ln232_fu_454                    |    0    |    0    |    0    |    39   |
|          |                    add_ln232_1_fu_460                   |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                    icmp_ln230_fu_305                    |    0    |    0    |    0    |    39   |
|   icmp   |                    icmp_ln232_fu_332                    |    0    |    0    |    0    |    39   |
|          |                    icmp_ln237_fu_361                    |    0    |    0    |    0    |    39   |
|          |                    icmp_ln234_fu_401                    |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|  select  |                   select_ln237_fu_385                   |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                       empty_fu_351                      |    1    |    0    |    0    |    5    |
|          |                     empty_16_fu_356                     |    1    |    0    |    0    |    5    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                     xor_ln11_fu_514                     |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                   s4_map_w_read_fu_136                  |    0    |    0    |    0    |    0    |
|   read   |                   s4_map_h_read_fu_142                  |    0    |    0    |    0    |    0    |
|          |                   c3_map_w_read_fu_148                  |    0    |    0    |    0    |    0    |
|          |       s4_pooling_layer1_map_count_read_read_fu_154      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                        grp_fu_267                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                    trunc_ln230_fu_281                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln230_1_fu_285                  |    0    |    0    |    0    |    0    |
|          |                   trunc_ln230_2_fu_289                  |    0    |    0    |    0    |    0    |
|          |                   trunc_ln230_3_fu_316                  |    0    |    0    |    0    |    0    |
|   trunc  |                    trunc_ln232_fu_343                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln232_1_fu_347                  |    0    |    0    |    0    |    0    |
|          |                    trunc_ln234_fu_412                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln234_2_fu_416                  |    0    |    0    |    0    |    0    |
|          |                   trunc_ln234_1_fu_470                  |    0    |    0    |    0    |    0    |
|          |                    trunc_ln11_fu_520                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                    zext_ln230_fu_301                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln232_fu_328                    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln234_fu_397                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln236_fu_466                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln245_fu_537                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                       tmp_6_fu_320                      |    0    |    0    |    0    |    0    |
|          |                       or_ln_fu_377                      |    0    |    0    |    0    |    0    |
|bitconcatenate|                      shl_ln_fu_425                      |    0    |    0    |    0    |    0    |
|          |                        m_1_fu_489                       |    0    |    0    |    0    |    0    |
|          |                      xor_ln_fu_524                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|partselect|                       tmp_7_fu_367                      |    0    |    0    |    0    |    0    |
|          |                       tmp_8_fu_479                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                      bit_sel_fu_506                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    61   | 1.64657 |   4876  |   6319  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|              add_i_reg_709             |   64   |
|            add_ln230_reg_591           |   31   |
|           add_ln232_1_reg_654          |   32   |
|            add_ln232_reg_649           |   32   |
|            add_ln234_reg_644           |   32   |
|           add_ln236_1_reg_634          |   17   |
|           add_ln245_1_reg_639          |   17   |
|         bitcast_ln11_1_reg_687         |   64   |
|    c3_conv_layer2_data_addr_reg_659    |   17   |
|    c3_conv_layer2_data_load_reg_664    |   64   |
|              div_i_reg_714             |   64   |
|               em_reg_698               |   64   |
|            empty_16_reg_616            |   17   |
|              empty_reg_611             |   16   |
|               ep_reg_692               |   64   |
|                i_reg_186               |   31   |
|          indvars_iv19_reg_209          |   32   |
|          indvars_iv24_reg_197          |   32   |
|        indvars_iv_next31_reg_629       |   31   |
|        indvars_iv_next39_reg_606       |   31   |
|                j_reg_221               |   31   |
|                k_reg_545               |   31   |
|               m_1_reg_679              |   17   |
|                m_reg_232               |   32   |
|         max_value_1_loc_reg_552        |   64   |
|            max_value_reg_674           |   64   |
|            s4_map_h_reg_563            |   32   |
|            s4_map_w_reg_558            |   32   |
|s4_pooling_layer1_map_count_read_reg_568|   32   |
|          select_ln237_reg_621          |   32   |
|             sub1_i_reg_704             |   64   |
|              tmp_6_reg_596             |   17   |
|          trunc_ln230_1_reg_578         |   16   |
|          trunc_ln230_2_reg_583         |   17   |
|           trunc_ln230_reg_573          |   17   |
|          trunc_ln234_1_reg_669         |   17   |
+----------------------------------------+--------+
|                  Total                 |  1267  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    grp_access_fu_167                    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|                   indvars_iv24_reg_197                  |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                   indvars_iv19_reg_209                  |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                        m_reg_232                        |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4_fu_244 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4_fu_244 |  p5  |   2  |  17  |   34   ||    0    ||    9    |
| grp_max_pooling_fprop2_Pipeline_VITIS_LOOP_237_4_fu_244 |  p8  |   2  |  17  |   34   ||    0    ||    9    |
|                        grp_fu_276                       |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                          |      |      |      |   550  ||  3.096  ||    0    ||    72   |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   61   |    1   |  4876  |  6319  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   72   |
|  Register |    -   |    -   |  1267  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   61   |    4   |  6143  |  6391  |
+-----------+--------+--------+--------+--------+
