Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /home/msx/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-intstyle silent -dd _ngo -nt off -uc pll_test.ucf -p xc6slx9-3ftg256
pll_test.ngc pll_test

Reading NGO file "/home/msx/AX309/SRC/Verilog/06_pll_test/pll_test.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "pll_test.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance pll_ip_inst/dcm_sp_inst.
   The following new TNM groups and period specifications were generated at the
   DCM_SP output(s): 
   CLK0: <TIMESPEC TS_pll_ip_inst_clk0 = PERIOD "pll_ip_inst_clk0"
   TS_sys_clk_pin HIGH 50%>

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 387616 kilobytes

Writing NGD file "pll_test.ngd" ...
Total REAL time to NGDBUILD completion:  1 sec
Total CPU time to NGDBUILD completion:   1 sec

Writing NGDBUILD log file "pll_test.bld"...
