

================================================================
== Vivado HLS Report for 'get_total_vegetation_2'
================================================================
* Date:           Wed Mar 18 11:35:58 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 10.802 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|     57|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|      12|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|      12|     75|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln1148_fu_67_p2  |     *    |      4|  0|  23|          33|          34|
    |ret_V_fu_49_p2       |     +    |      0|  0|  32|          25|          25|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0|  57|          59|          60|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |agg_result_V  |   9|          2|   10|         20|
    |ap_done       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  18|          4|   11|         22|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |agg_result_V_preg  |  10|   0|   24|         14|
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  12|   0|   26|         14|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_done              | out |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|p_read               |  in |   24|   ap_none  |         p_read         |    scalar    |
|p_read1              |  in |   24|   ap_none  |         p_read1        |    scalar    |
|agg_result_V         | out |   24|   ap_vld   |      agg_result_V      |    pointer   |
|agg_result_V_ap_vld  | out |    1|   ap_vld   |      agg_result_V      |    pointer   |
+---------------------+-----+-----+------------+------------------------+--------------+

