

================================================================
== Vitis HLS Report for 'decision_function_105'
================================================================
* Date:           Tue Mar 11 16:16:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_9_val_read, i18 452" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_2015 = icmp_slt  i18 %x_11_val_read, i18 344" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_2015' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_2016 = icmp_slt  i18 %x_13_val_read, i18 433" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_2016' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_2017 = icmp_slt  i18 %x_14_val_read, i18 1410" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_2017' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_2018 = icmp_slt  i18 %x_0_val_read, i18 2459" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_2018' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_2019 = icmp_slt  i18 %x_0_val_read, i18 1909" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_2019' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_2020 = icmp_slt  i18 %x_5_val_read, i18 261506" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_2020' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_2021 = icmp_slt  i18 %x_3_val_read, i18 1832" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_2021' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_2022 = icmp_slt  i18 %x_3_val_read, i18 1329" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_2022' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_2023 = icmp_slt  i18 %x_1_val_read, i18 261953" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_2023' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_2024 = icmp_slt  i18 %x_9_val_read, i18 261597" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_2024' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_2025 = icmp_slt  i18 %x_11_val_read, i18 477" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_2025' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_2026 = icmp_slt  i18 %x_14_val_read, i18 260828" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_2026' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_2027 = icmp_slt  i18 %x_14_val_read, i18 260852" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_2027' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_2028 = icmp_slt  i18 %x_2_val_read, i18 1095" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_2028' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_2029 = icmp_slt  i18 %x_6_val_read, i18 261865" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_2029' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_2030 = icmp_slt  i18 %x_10_val_read, i18 260395" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_2030' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_2031 = icmp_slt  i18 %x_15_val_read, i18 1115" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_2031' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_2032 = icmp_slt  i18 %x_1_val_read, i18 261366" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_2032' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_2033 = icmp_slt  i18 %x_14_val_read, i18 351" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_2033' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_2034 = icmp_slt  i18 %x_12_val_read, i18 262001" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_2034' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_2035 = icmp_slt  i18 %x_14_val_read, i18 260986" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_2035' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_2036 = icmp_slt  i18 %x_9_val_read, i18 758" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_2036' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_2037 = icmp_slt  i18 %x_1_val_read, i18 260610" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_2037' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_2038 = icmp_slt  i18 %x_1_val_read, i18 260614" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_2038' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_2039 = icmp_slt  i18 %x_15_val_read, i18 262031" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_2039' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_2040 = icmp_slt  i18 %x_4_val_read, i18 261082" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_2040' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_2015, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_955 = xor i1 %icmp_ln86_2015, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_955" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_2271 = and i1 %icmp_ln86_2016, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_2271' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%xor_ln104_956 = xor i1 %icmp_ln86_2016, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_956' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln104_366 = and i1 %xor_ln104_956, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_366' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_2272 = and i1 %icmp_ln86_2017, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_2272' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_367)   --->   "%xor_ln104_957 = xor i1 %icmp_ln86_2017, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_367 = and i1 %and_ln102, i1 %xor_ln104_957" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_367' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_2273 = and i1 %icmp_ln86_2018, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_2273' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_368)   --->   "%xor_ln104_958 = xor i1 %icmp_ln86_2018, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_368 = and i1 %and_ln104, i1 %xor_ln104_958" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_368' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_2274 = and i1 %icmp_ln86_2019, i1 %and_ln102_2271" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_2274' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_959 = xor i1 %icmp_ln86_2019, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_369 = and i1 %and_ln102_2271, i1 %xor_ln104_959" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_2276 = and i1 %icmp_ln86_2021, i1 %and_ln102_2272" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_2276' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2279 = and i1 %icmp_ln86_2024, i1 %and_ln104_368" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_2279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_371)   --->   "%xor_ln104_964 = xor i1 %icmp_ln86_2024, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_371 = and i1 %and_ln104_368, i1 %xor_ln104_964" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_371' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_369, i1 %and_ln102_2279" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1779 = or i1 %icmp_ln86, i1 %xor_ln104_956" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1780 = or i1 %icmp_ln86_2019, i1 %or_ln117_1779" [firmware/BDT.h:117]   --->   Operation 72 'or' 'or_ln117_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_1780" [firmware/BDT.h:117]   --->   Operation 73 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln117_1782 = or i1 %or_ln117, i1 %and_ln102_2276" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117_1782' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%xor_ln104_961 = xor i1 %icmp_ln86_2021, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%and_ln102_2277 = and i1 %icmp_ln86_2022, i1 %and_ln104_367" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_2277' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln102_2278 = and i1 %icmp_ln86_2023, i1 %and_ln102_2273" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_2278' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1959)   --->   "%and_ln102_2283 = and i1 %icmp_ln86_2028, i1 %and_ln102_2276" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_2283' <Predicate = (or_ln117_1782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%and_ln102_2284 = and i1 %icmp_ln86_2029, i1 %xor_ln104_961" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_2284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%and_ln102_2285 = and i1 %and_ln102_2284, i1 %and_ln102_2272" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_2285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1963)   --->   "%and_ln102_2286 = and i1 %icmp_ln86_2030, i1 %and_ln102_2277" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_2286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1959)   --->   "%or_ln117_1781 = or i1 %or_ln117, i1 %and_ln102_2283" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1781' <Predicate = (or_ln117_1782)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1959)   --->   "%select_ln117_1958 = select i1 %or_ln117_1781, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1958' <Predicate = (or_ln117_1782)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1959)   --->   "%zext_ln117_208 = zext i2 %select_ln117_1958" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_208' <Predicate = (or_ln117_1782)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%or_ln117_1783 = or i1 %or_ln117_1782, i1 %and_ln102_2285" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1959 = select i1 %or_ln117_1782, i3 %zext_ln117_208, i3 4" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1959' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_1784 = or i1 %or_ln117, i1 %and_ln102_2272" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1784' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%select_ln117_1960 = select i1 %or_ln117_1783, i3 %select_ln117_1959, i3 5" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1963)   --->   "%or_ln117_1785 = or i1 %or_ln117_1784, i1 %and_ln102_2286" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1961 = select i1 %or_ln117_1784, i3 %select_ln117_1960, i3 6" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1961' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_1786 = or i1 %or_ln117_1784, i1 %and_ln102_2277" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1786' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1963)   --->   "%select_ln117_1962 = select i1 %or_ln117_1785, i3 %select_ln117_1961, i3 7" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1963)   --->   "%zext_ln117_209 = zext i3 %select_ln117_1962" [firmware/BDT.h:117]   --->   Operation 94 'zext' 'zext_ln117_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1963 = select i1 %or_ln117_1786, i4 %zext_ln117_209, i4 8" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1963' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_1788 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1788' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%xor_ln104_962 = xor i1 %icmp_ln86_2022, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_962' <Predicate = (or_ln117_1788)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%xor_ln104_963 = xor i1 %icmp_ln86_2023, i1 1" [firmware/BDT.h:104]   --->   Operation 98 'xor' 'xor_ln104_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_2280 = and i1 %icmp_ln86_2025, i1 %and_ln102_2274" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_2280' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%and_ln102_2287 = and i1 %icmp_ln86_2031, i1 %xor_ln104_962" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_2287' <Predicate = (or_ln117_1788)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%and_ln102_2288 = and i1 %and_ln102_2287, i1 %and_ln104_367" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_2288' <Predicate = (or_ln117_1788)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1967)   --->   "%and_ln102_2289 = and i1 %icmp_ln86_2032, i1 %and_ln102_2278" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_2289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%and_ln102_2290 = and i1 %icmp_ln86_2033, i1 %xor_ln104_963" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_2290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%and_ln102_2291 = and i1 %and_ln102_2290, i1 %and_ln102_2273" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_2291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%or_ln117_1787 = or i1 %or_ln117_1786, i1 %and_ln102_2288" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1787' <Predicate = (or_ln117_1788)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%select_ln117_1964 = select i1 %or_ln117_1787, i4 %select_ln117_1963, i4 9" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1964' <Predicate = (or_ln117_1788)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1967)   --->   "%or_ln117_1789 = or i1 %or_ln117_1788, i1 %and_ln102_2289" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1965 = select i1 %or_ln117_1788, i4 %select_ln117_1964, i4 10" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1965' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln117_1790 = or i1 %or_ln117_1788, i1 %and_ln102_2278" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1790' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1967)   --->   "%select_ln117_1966 = select i1 %or_ln117_1789, i4 %select_ln117_1965, i4 11" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%or_ln117_1791 = or i1 %or_ln117_1790, i1 %and_ln102_2291" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1967 = select i1 %or_ln117_1790, i4 %select_ln117_1966, i4 12" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1967' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln117_1792 = or i1 %or_ln117_1788, i1 %and_ln102_2273" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1792' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%select_ln117_1968 = select i1 %or_ln117_1791, i4 %select_ln117_1967, i4 13" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1969 = select i1 %or_ln117_1792, i4 %select_ln117_1968, i4 14" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1969' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_1794 = or i1 %or_ln117_1792, i1 %and_ln104_371" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1794' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln102_2275 = and i1 %icmp_ln86_2020, i1 %and_ln104_366" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_2275' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_370)   --->   "%xor_ln104_960 = xor i1 %icmp_ln86_2020, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_370 = and i1 %and_ln104_366, i1 %xor_ln104_960" [firmware/BDT.h:104]   --->   Operation 119 'and' 'and_ln104_370' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1975)   --->   "%xor_ln104_965 = xor i1 %icmp_ln86_2025, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%and_ln102_2281 = and i1 %icmp_ln86_2026, i1 %and_ln102_2275" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_2281' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1971)   --->   "%and_ln102_2292 = and i1 %icmp_ln86_2034, i1 %and_ln104_371" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_2292' <Predicate = (or_ln117_1794)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1973)   --->   "%and_ln102_2293 = and i1 %icmp_ln86_2035, i1 %and_ln102_2280" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_2293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1975)   --->   "%and_ln102_2294 = and i1 %icmp_ln86_2036, i1 %xor_ln104_965" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_2294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1975)   --->   "%and_ln102_2295 = and i1 %and_ln102_2294, i1 %and_ln102_2274" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_2295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1971)   --->   "%or_ln117_1793 = or i1 %or_ln117_1792, i1 %and_ln102_2292" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_1793' <Predicate = (or_ln117_1794)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1971)   --->   "%select_ln117_1970 = select i1 %or_ln117_1793, i4 %select_ln117_1969, i4 15" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_1970' <Predicate = (or_ln117_1794)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1971)   --->   "%zext_ln117_210 = zext i4 %select_ln117_1970" [firmware/BDT.h:117]   --->   Operation 128 'zext' 'zext_ln117_210' <Predicate = (or_ln117_1794)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1973)   --->   "%or_ln117_1795 = or i1 %or_ln117_1794, i1 %and_ln102_2293" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1971 = select i1 %or_ln117_1794, i5 %zext_ln117_210, i5 16" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1971' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_1796 = or i1 %or_ln117_1794, i1 %and_ln102_2280" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1796' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1973)   --->   "%select_ln117_1972 = select i1 %or_ln117_1795, i5 %select_ln117_1971, i5 17" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1975)   --->   "%or_ln117_1797 = or i1 %or_ln117_1796, i1 %and_ln102_2295" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1973 = select i1 %or_ln117_1796, i5 %select_ln117_1972, i5 18" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1973' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_1798 = or i1 %or_ln117_1794, i1 %and_ln102_2274" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1798' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1975)   --->   "%select_ln117_1974 = select i1 %or_ln117_1797, i5 %select_ln117_1973, i5 19" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1975 = select i1 %or_ln117_1798, i5 %select_ln117_1974, i5 20" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_1975' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_1800 = or i1 %or_ln117_1798, i1 %and_ln102_2281" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_1800' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1979)   --->   "%xor_ln104_966 = xor i1 %icmp_ln86_2026, i1 1" [firmware/BDT.h:104]   --->   Operation 139 'xor' 'xor_ln104_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.97ns)   --->   "%and_ln102_2282 = and i1 %icmp_ln86_2027, i1 %and_ln104_370" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_2282' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1977)   --->   "%and_ln102_2296 = and i1 %icmp_ln86_2037, i1 %and_ln102_2281" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_2296' <Predicate = (or_ln117_1800)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1979)   --->   "%and_ln102_2297 = and i1 %icmp_ln86_2038, i1 %xor_ln104_966" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_2297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1979)   --->   "%and_ln102_2298 = and i1 %and_ln102_2297, i1 %and_ln102_2275" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_2298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1981)   --->   "%and_ln102_2299 = and i1 %icmp_ln86_2039, i1 %and_ln102_2282" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_2299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1977)   --->   "%or_ln117_1799 = or i1 %or_ln117_1798, i1 %and_ln102_2296" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1799' <Predicate = (or_ln117_1800)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1977)   --->   "%select_ln117_1976 = select i1 %or_ln117_1799, i5 %select_ln117_1975, i5 21" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1976' <Predicate = (or_ln117_1800)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1979)   --->   "%or_ln117_1801 = or i1 %or_ln117_1800, i1 %and_ln102_2298" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1977 = select i1 %or_ln117_1800, i5 %select_ln117_1976, i5 22" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1977' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_1802 = or i1 %or_ln117_1798, i1 %and_ln102_2275" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1802' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1979)   --->   "%select_ln117_1978 = select i1 %or_ln117_1801, i5 %select_ln117_1977, i5 23" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1981)   --->   "%or_ln117_1803 = or i1 %or_ln117_1802, i1 %and_ln102_2299" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1979 = select i1 %or_ln117_1802, i5 %select_ln117_1978, i5 24" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1979' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.97ns)   --->   "%or_ln117_1804 = or i1 %or_ln117_1802, i1 %and_ln102_2282" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1804' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1981)   --->   "%select_ln117_1980 = select i1 %or_ln117_1803, i5 %select_ln117_1979, i5 25" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1981 = select i1 %or_ln117_1804, i5 %select_ln117_1980, i5 26" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1981' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_967 = xor i1 %icmp_ln86_2027, i1 1" [firmware/BDT.h:104]   --->   Operation 156 'xor' 'xor_ln104_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2300 = and i1 %icmp_ln86_2040, i1 %xor_ln104_967" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_2300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2301 = and i1 %and_ln102_2300, i1 %and_ln104_370" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_2301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1805 = or i1 %or_ln117_1804, i1 %and_ln102_2301" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1982 = select i1 %or_ln117_1805, i5 %select_ln117_1981, i5 27" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.28i13.i13.i5, i5 0, i13 2051, i5 1, i13 7794, i5 2, i13 8187, i5 3, i13 8061, i5 4, i13 54, i5 5, i13 849, i5 6, i13 7567, i5 7, i13 181, i5 8, i13 8132, i5 9, i13 46, i5 10, i13 8128, i5 11, i13 149, i5 12, i13 7976, i5 13, i13 8155, i5 14, i13 1296, i5 15, i13 372, i5 16, i13 8114, i5 17, i13 77, i5 18, i13 8128, i5 19, i13 51, i5 20, i13 118, i5 21, i13 8170, i5 22, i13 375, i5 23, i13 92, i5 24, i13 8169, i5 25, i13 8059, i5 26, i13 53, i5 27, i13 8189, i13 0, i5 %select_ln117_1982" [firmware/BDT.h:118]   --->   Operation 161 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 162 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1806 = or i1 %or_ln117_1798, i1 %and_ln104_366" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1806, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 164 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 165 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_9_val_read', firmware/BDT.h:86) on port 'x_9_val' (firmware/BDT.h:86) [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [30]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [57]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2271', firmware/BDT.h:102) [61]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_369', firmware/BDT.h:104) [72]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [110]  (0.978 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [115]  (0.993 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2283', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1781', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1958', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1959', firmware/BDT.h:117) [120]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1960', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1961', firmware/BDT.h:117) [124]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1962', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1963', firmware/BDT.h:117) [129]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_962', firmware/BDT.h:104) [79]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2287', firmware/BDT.h:102) [95]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2288', firmware/BDT.h:102) [96]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1787', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1964', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1965', firmware/BDT.h:117) [133]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1966', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1967', firmware/BDT.h:117) [137]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1968', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1969', firmware/BDT.h:117) [141]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2292', firmware/BDT.h:102) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1793', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1970', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1971', firmware/BDT.h:117) [146]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1972', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1973', firmware/BDT.h:117) [150]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1974', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1975', firmware/BDT.h:117) [154]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2296', firmware/BDT.h:102) [104]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1799', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1976', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1977', firmware/BDT.h:117) [158]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1978', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1979', firmware/BDT.h:117) [162]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1980', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1981', firmware/BDT.h:117) [166]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_967', firmware/BDT.h:104) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2300', firmware/BDT.h:102) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2301', firmware/BDT.h:102) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1805', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1982', firmware/BDT.h:117) [168]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [169]  (3.205 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1806', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [170]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
