// Seed: 2551964963
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3
    , id_10,
    input logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    output id_9
);
  logic id_11;
  logic id_12;
  always @(posedge 1 or posedge id_0) begin
    if (id_4) begin
      id_3 = 1;
    end
  end
  assign id_12 = id_7.id_11;
  assign id_10[1] = id_6;
  type_23 id_13 (
      .id_0(),
      .id_1(id_2)
  );
endmodule
