// Seed: 2245089463
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input wor   id_2,
    input tri1  id_3,
    input tri1  id_4
);
  logic [7:0] id_6 = id_6[-1];
  assign module_1.id_9 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor module_1,
    input uwire id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wand id_9
    , id_36,
    input uwire id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri id_13,
    output wand id_14,
    input supply1 id_15,
    output uwire id_16,
    output tri0 id_17,
    input supply0 id_18,
    output logic id_19,
    input tri1 id_20,
    input supply1 id_21,
    input uwire id_22,
    input uwire id_23,
    input uwire id_24
    , id_37,
    output wire id_25,
    input tri0 id_26,
    output supply0 id_27,
    output tri1 id_28,
    output tri id_29,
    output supply0 id_30,
    input tri id_31,
    output wor id_32,
    output wire id_33,
    input tri id_34
);
  logic id_38;
  assign id_30 = id_15;
  initial begin : LABEL_0
    if (-1) begin : LABEL_1
      id_19 <= -1;
      id_19 <= id_4 ? -1 : -1'b0;
    end
    id_36 <= 1;
  end
  parameter id_39 = 1;
  wire id_40;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_31,
      id_21,
      id_22
  );
  assign id_36 = -1 ? -1'b0 : 1;
endmodule
