 ==  Bambu executed with: /tmp/.mount_bambu-pnqSVY/usr/bin/bambu --use-raw --top-fname=test --compiler=I386_CLANG12 -lm test.ll 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2023 Politecnico di Milano
 Version: PandA 2023.1 - Revision 04336c437a53bc96ae90b74052c455629946ec8b-main

Target technology = FPGA

  Functions to be synthesized:
    __internal_sqrt
    __float32_to_float64_ieee
    __float64_to_float32_ieee
    ex0
    test
    __float_adde8m23b_127nih
    __float_divSRT4e11m52b_1023nih
    __float_sube8m23b_127nih
    __float_mule8m23b_127nih


  Memory allocation information:
Warning: This function uses unknown addresses: test
    BRAM bitsize: 64
    Spec may not exploit DATA bus width
    Spec accesses data having an address unknown at compile time
    Internal data is not externally accessible
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 32
    SIZE bus bitsize: 7
    Code has LOADs or STOREs with unaligned accesses
    Internally allocated memory (no private memories): 24576
    Internally allocated memory: 58980
  Time to perform memory allocation: 0.02 seconds


  Module allocation information for function __float32_to_float64_ieee:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __float64_to_float32_ieee:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __float_adde8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Module allocation information for function __float_divSRT4e11m52b_1023nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Module allocation information for function __float_mule8m23b_127nih:
    Number of complex operations: 1
    Number of complex operations: 1
  Time to perform module allocation: 0.03 seconds


  Module allocation information for function __float_sube8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function __internal_sqrt:
    Number of complex operations: 18
    Number of complex operations: 18
  Time to perform module allocation: 0.09 seconds


  Scheduling Information of function __float32_to_float64_ieee:
    Number of control steps: 3
    Minimum slack: 7.0276666596666688
    Estimated max frequency (MHz): 336.43602029099986
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __float32_to_float64_ieee:
    Number of states: 2
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function __float64_to_float32_ieee:
    Number of control steps: 5
    Minimum slack: 2.785216993000021
    Estimated max frequency (MHz): 138.60430716069669
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function __float64_to_float32_ieee:
    Number of states: 3
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_adde8m23b_127nih:
    Number of control steps: 5
    Minimum slack: 0.12945132633333256
    Estimated max frequency (MHz): 101.31149068418752
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function __float_adde8m23b_127nih:
    Number of states: 4
    Minimum number of cycles: 4
    Maximum number of cycles 4
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function __float_divSRT4e11m52b_1023nih:
    Number of control steps: 6
    Minimum slack: 0.36560231533337739
    Estimated max frequency (MHz): 103.79476047491005
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function __float_divSRT4e11m52b_1023nih:
    Number of states: 4
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_mule8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.48473332433333849
    Estimated max frequency (MHz): 105.09426946039196
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function __float_mule8m23b_127nih:
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_sube8m23b_127nih:
    Number of control steps: 5
    Minimum slack: 0.12945132633333256
    Estimated max frequency (MHz): 101.31149068418752
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function __float_sube8m23b_127nih:
    Number of states: 4
    Minimum number of cycles: 4
    Maximum number of cycles 4
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Scheduling Information of function __internal_sqrt:
    Number of control steps: 22
    Minimum slack: 0.23100000000000276
    Estimated max frequency (MHz): 102.36462278636508
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function __internal_sqrt:
    Number of states: 20
    Minimum number of cycles: 2
    Maximum number of cycles 18
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __float32_to_float64_ieee:
    Bound operations:55/79
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float64_to_float32_ieee:
    Bound operations:71/105
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_adde8m23b_127nih:
    Bound operations:345/400
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_divSRT4e11m52b_1023nih:
    Bound operations:146/219
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_mule8m23b_127nih:
    Bound operations:105/124
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_sube8m23b_127nih:
    Bound operations:345/400
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __internal_sqrt:
    Bound operations:115/186
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float32_to_float64_ieee:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float64_to_float32_ieee:
    Number of storage values inserted: 13
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_adde8m23b_127nih:
    Number of storage values inserted: 38
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_divSRT4e11m52b_1023nih:
    Number of storage values inserted: 19
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_mule8m23b_127nih:
    Number of storage values inserted: 8
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_sube8m23b_127nih:
    Number of storage values inserted: 38
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __internal_sqrt:
    Number of storage values inserted: 70
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __float32_to_float64_ieee:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float32_to_float64_ieee:
    Number of modules instantiated: 79
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 795
    Estimated area of MUX21: 0
    Total estimated area: 795
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float32_to_float64_ieee:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float32_to_float64_ieee: 0
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __float64_to_float32_ieee:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:12)
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float64_to_float32_ieee:
    Number of modules instantiated: 105
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 828
    Estimated area of MUX21: 0
    Total estimated area: 828
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float64_to_float32_ieee:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float64_to_float32_ieee:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float64_to_float32_ieee: 310
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float64_to_float32_ieee: function pipelining may come for free
  Slack computed in 0.01 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:29)
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_adde8m23b_127nih:
    Number of modules instantiated: 400
    Number of performance conflicts: 21
    Estimated resources area (no Muxes and address logic): 4798
    Estimated area of MUX21: 0
    Total estimated area: 4798
    Estimated number of DSPs: 0
  Time to perform module binding: 0.02 seconds


  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:29)
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_adde8m23b_127nih: 152
  Slack computed in 0.01 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __float_divSRT4e11m52b_1023nih:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:10)
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_divSRT4e11m52b_1023nih:
    Number of modules instantiated: 219
    Number of performance conflicts: 26
    Estimated resources area (no Muxes and address logic): 2013
    Estimated area of MUX21: 0
    Total estimated area: 2013
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float_divSRT4e11m52b_1023nih:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:10)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float_divSRT4e11m52b_1023nih:
    Number of allocated multiplexers (2-to-1 equivalent): 4
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float_divSRT4e11m52b_1023nih: 550
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_mule8m23b_127nih:
    Number of modules instantiated: 124
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 1402
    Estimated area of MUX21: 0
    Total estimated area: 1402
    Estimated number of DSPs: 3
  Time to perform module binding: 0.01 seconds


  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_mule8m23b_127nih: 126
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_mule8m23b_127nih: function pipelining may come for free
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __float_sube8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:29)
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_sube8m23b_127nih:
    Number of modules instantiated: 400
    Number of performance conflicts: 21
    Estimated resources area (no Muxes and address logic): 4798
    Estimated area of MUX21: 0
    Total estimated area: 4798
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_sube8m23b_127nih:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:29)
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_sube8m23b_127nih: 152
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function __internal_sqrt:
    Register allocation algorithm obtains a sub-optimal result: 70 registers(LB:25)
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function __internal_sqrt:
    Number of modules instantiated: 186
    Number of performance conflicts: 13
    Estimated resources area (no Muxes and address logic): 6631
    Estimated area of MUX21: 0
    Total estimated area: 6631
    Estimated number of DSPs: 88
  Time to perform module binding: 0.00 seconds


  Register binding information for function __internal_sqrt:
    Register allocation algorithm obtains a sub-optimal result: 70 registers(LB:25)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function __internal_sqrt:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __internal_sqrt: 2329

  Module allocation information for function ex0:
    Number of complex operations: 18
    Number of complex operations: 18
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function ex0:
    Number of control steps: 34
    Minimum slack: 8.2156503822261584e-15
    Estimated max frequency (MHz): 100.00000000000009
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function ex0:
    Number of states: 34
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function ex0:
    Bound operations:37/49
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function ex0:
    Number of storage values inserted: 23
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function ex0:
    Register allocation algorithm obtains a sub-optimal result: 22 registers(LB:7)
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.00 seconds

  Module binding information for function ex0:
    Number of modules instantiated: 44
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 21760
    Estimated area of MUX21: 206
    Total estimated area: 21966
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function ex0:
    Register allocation algorithm obtains a sub-optimal result: 22 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function ex0:
    Number of allocated multiplexers (2-to-1 equivalent): 8
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function ex0: 800

  Module allocation information for function test:
    Number of complex operations: 47
    Number of complex operations: 47
  Time to perform module allocation: 0.04 seconds


  Scheduling Information of function test:
    Number of control steps: 28
    Minimum slack: 8.2156503822261584e-15
    Estimated max frequency (MHz): 100.00000000000009
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function test:
    Number of states: 30
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function test:
    Bound operations:90/189
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function test:
    Number of storage values inserted: 34
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds

  Register binding information for function test:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:17)
  Time to perform register binding: 0.00 seconds

  Clique covering computation completed in 0.01 seconds

  Module binding information for function test:
    Number of modules instantiated: 162
    Number of performance conflicts: 53
    Estimated resources area (no Muxes and address logic): 13559
    Estimated area of MUX21: 306
    Total estimated area: 13865
    Estimated number of DSPs: 0
  Time to perform module binding: 0.01 seconds


  Register binding information for function test:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:17)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function test:
    Number of allocated multiplexers (2-to-1 equivalent): 11
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function test: 1088
[0m