<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/79551478217</prism:url><dc:identifier>SCOPUS_ID:79551478217</dc:identifier><eid>2-s2.0-79551478217</eid><pii>S0141933110000438</pii><prism:doi>10.1016/j.micpro.2010.07.001</prism:doi><dc:title>An iterative logarithmic multiplier</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>30</citedby-count><prism:publicationName>Microprocessors and Microsystems</prism:publicationName><source-id>15552</source-id><prism:issn>01419331</prism:issn><prism:volume>35</prism:volume><prism:issueIdentifier>1</prism:issueIdentifier><prism:startingPage>23</prism:startingPage><prism:endingPage>33</prism:endingPage><prism:pageRange>23-33</prism:pageRange><prism:coverDate>2011-02-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="8597226400"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Z.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/8597226400</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>Digital signal processing algorithms often rely heavily on a large number of multiplications, which is both time and power consuming. However, there are many practical solutions to simplify multiplication, like truncated and logarithmic multipliers. These methods consume less time and power but introduce errors. Nevertheless, they can be used in situations where a shorter time delay is more important than accuracy. In digital signal processing, these conditions are often met, especially in video compression and tracking, where integer arithmetic gives satisfactory results. This paper presents a simple and efficient multiplier with the possibility to achieve an arbitrary accuracy through an iterative procedure, prior to achieving the exact result. The multiplier is based on the same form of number representation as Mitchell's algorithm, but it uses different error correction circuits than those proposed by Mitchell. In such a way, the error correction can be done almost in parallel (actually this is achieved through pipelining) with the basic multiplication. The hardware solution involves adders and shifters, so it is not gate and power consuming. The error summary for operands ranging from 8 bits to 16 bits indicates a very low relative error percentage with two iterations only. For the hardware implementation assessment, the proposed multiplier is implemented on the Spartan 3 FPGA chip. For 16-bit operands, the time delay estimation indicates that a multiplier with two iterations can work with a clock cycle more than 150 MHz, and with the maximum relative error being less than 2%. © 2010 Elsevier B.V. All rights reserved.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/79551478217" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=79551478217&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=79551478217&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"><affilname>University of Banja Luka</affilname><affiliation-city>Banja Luka</affiliation-city><affiliation-country>Bosnia and Herzegovina</affiliation-country></affiliation><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="8597226400"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Z.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/8597226400</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="2" auid="26667589000"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>A.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/26667589000</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="3" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>P.</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Computer arithmetic</author-keyword><author-keyword>Digital signal processing</author-keyword><author-keyword>FPGA</author-keyword><author-keyword>Logarithmic number system</author-keyword><author-keyword>Multiplier</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Computer arithmetic</mainterm><mainterm weight="a" candidate="n">Digital signals</mainterm><mainterm weight="a" candidate="n">FPGA</mainterm><mainterm weight="a" candidate="n">Logarithmic number system</mainterm><mainterm weight="a" candidate="n">Multiplier</mainterm></idxterms><subject-areas><subject-area code="1712" abbrev="COMP">Software</subject-area><subject-area code="1708" abbrev="COMP">Hardware and Architecture</subject-area><subject-area code="1705" abbrev="COMP">Computer Networks and Communications</subject-area><subject-area code="1702" abbrev="COMP">Artificial Intelligence</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-source-document source-document-type="pii">S0141933110000438</xocs:funding-source-document><xocs:funding-addon-generated-timestamp>2019-03-18T19:00:38Z</xocs:funding-addon-generated-timestamp><xocs:funding-addon-type>http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp</xocs:funding-addon-type><xocs:funding><xocs:funding-agency-matched-string>Slovenian Research Agency</xocs:funding-agency-matched-string><xocs:funding-id>P2-0359</xocs:funding-id><xocs:funding-id>ARRS</xocs:funding-id><xocs:funding-id>BI-BA/10-11-026</xocs:funding-id><xocs:funding-agency-acronym>ARRS</xocs:funding-agency-acronym><xocs:funding-agency>Javna Agencija za Raziskovalno Dejavnost RS</xocs:funding-agency><xocs:funding-agency-id>http://data.elsevier.com/vocabulary/SciValFunders/501100004329</xocs:funding-agency-id><xocs:funding-agency-country>http://sws.geonames.org/3190538/</xocs:funding-agency-country></xocs:funding><xocs:funding-text>This project was funded by Slovenian Research Agency (ARRS) through Grants P2-0359 (National research program Pervasive computing) and BI-BA/10-11-026 (Bilateral Collaboration Project).  Zdenka Babic received her B.Sc., M.Sc. and Ph.D. degrees in electrical engineering from the Faculty of Electrical Engineering, University of Banja Luka, Bosnia and Herzegovina, in 1983, 1990 and 1999 respectively. She is an Associate Professor at the same faculty. Her main research interests are digital signal processing, image processing, circuits and systems. She is a member of the IEEE Signal Processing Society and IEEE Circuits and Systems Society.  Aleksej Avramovic received his B.Sc. degree in electrical engineering from the Faculty of Electrical Engineering, University of Banja Luka, Bosnia and Herzegovina, in 2007. He is a Teaching Assistant at same faculty. His research interests include digital signal processing and digital image processing. He is a student member of IEEE.  Patricio Bulic received his B.Sc. degree in electrical engineering, and M.Sc. and Ph.D. degrees in computer science from the University of Ljubljana, Slovenia, in 1998, 2001 and 2004, respectively. He is an Assistant Professor at the Faculty of Computer and Information Science, University of Ljubljana. His main research interests include computer architecture, digital design, parallel processing and vectorization techniques. He is a member of the IEEE Computer Society and ACM. </xocs:funding-text></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered year="2018" month="10" day="24" timestamp="2018-10-24T08:53:30.000030-04:00"/><ait:date-sort year="2011" month="02" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2011 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:pii>S0141933110000438</ce:pii><ce:doi>10.1016/j.micpro.2010.07.001</ce:doi><itemid idtype="PUI">361193917</itemid><itemid idtype="CPX">20110513641323</itemid><itemid idtype="SCP">79551478217</itemid><itemid idtype="SGR">79551478217</itemid></itemidlist><history><date-created year="2011" month="02" day="04"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword xml:lang="eng">Computer arithmetic</author-keyword><author-keyword xml:lang="eng">Digital signal processing</author-keyword><author-keyword xml:lang="eng">FPGA</author-keyword><author-keyword xml:lang="eng">Logarithmic number system</author-keyword><author-keyword xml:lang="eng">Multiplier</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">An iterative logarithmic multiplier</titletext></citation-title><author-group><author auid="8597226400" seq="1"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Z.</ce:given-name></preferred-name></author><author auid="26667589000" seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>A.</ce:given-name></preferred-name></author><affiliation afid="60104200" dptid="112950726" country="bih"><organization>University of Banja Luka</organization><organization>Faculty of Electrical Engineering</organization><city-group>Banja Luka</city-group><affiliation-id afid="60104200" dptid="112950726"/><country>Bosnia and Herzegovina</country></affiliation></author-group><author-group><author auid="6603205527" seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>P.</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><city-group>Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></person><affiliation country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>Digital signal processing algorithms often rely heavily on a large number of multiplications, which is both time and power consuming. However, there are many practical solutions to simplify multiplication, like truncated and logarithmic multipliers. These methods consume less time and power but introduce errors. Nevertheless, they can be used in situations where a shorter time delay is more important than accuracy. In digital signal processing, these conditions are often met, especially in video compression and tracking, where integer arithmetic gives satisfactory results. This paper presents a simple and efficient multiplier with the possibility to achieve an arbitrary accuracy through an iterative procedure, prior to achieving the exact result. The multiplier is based on the same form of number representation as Mitchell's algorithm, but it uses different error correction circuits than those proposed by Mitchell. In such a way, the error correction can be done almost in parallel (actually this is achieved through pipelining) with the basic multiplication. The hardware solution involves adders and shifters, so it is not gate and power consuming. The error summary for operands ranging from 8 bits to 16 bits indicates a very low relative error percentage with two iterations only. For the hardware implementation assessment, the proposed multiplier is implemented on the Spartan 3 FPGA chip. For 16-bit operands, the time delay estimation indicates that a multiplier with two iterations can work with a clock cycle more than 150 MHz, and with the maximum relative error being less than 2%. © 2010 Elsevier B.V. All rights reserved.</ce:para></abstract></abstracts><source srcid="15552" type="j" country="nld"><sourcetitle>Microprocessors and Microsystems</sourcetitle><sourcetitle-abbrev>Microprocessors Microsyst</sourcetitle-abbrev><issn type="print">01419331</issn><codencode>MIMID</codencode><volisspag><voliss volume="35" issue="1"/><pagerange first="23" last="33"/></volisspag><publicationyear first="2011"/><publicationdate><year>2011</year><month>02</month><date-text xfab-added="true">February 2011</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification> <classification-code>921.4</classification-code> <classification-description>Combinatorial Mathematics, Includes Graph Theory, Set Theory</classification-description> </classification><classification> <classification-code>921</classification-code> <classification-description>Applied Mathematics</classification-description> </classification><classification> <classification-code>741</classification-code> <classification-description>Light, Optics and Optical Devices</classification-description> </classification><classification> <classification-code>731</classification-code> <classification-description>Automatic Control Principles and Applications</classification-description> </classification><classification> <classification-code>722</classification-code> <classification-description>Computer Hardware</classification-description> </classification><classification> <classification-code>721.3</classification-code> <classification-description>Computer Circuits</classification-description> </classification><classification> <classification-code>721.1</classification-code> <classification-description>Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)</classification-description> </classification><classification> <classification-code>716.1</classification-code> <classification-description>Information and Communication Theory</classification-description> </classification><classification> <classification-code>713.5</classification-code> <classification-description>Other Electronic Circuits</classification-description> </classification><classification> <classification-code>713</classification-code> <classification-description>Electronic Circuits</classification-description> </classification><classification> <classification-code>605</classification-code> <classification-description>Small Tools and Hardware</classification-description> </classification></classifications><classifications type="GEOCLASS"><classification> <classification-code>Related Topics</classification-code> </classification></classifications><classifications type="ASJC"><classification>1712</classification><classification>1708</classification><classification>1705</classification><classification>1702</classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="32"><reference id="1"><ref-info><ref-title><ref-titletext>CMOS VLSI implementation of a low-power logarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0242578159</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Sifred R.E.</ce:indexed-name><ce:surname>Sifred</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="11"/><pagerange first="1421" last="1433"/></ref-volisspag></ref-info><ref-fulltext>K.H. Abed, and R.E. Sifred CMOS VLSI implementation of a low-power logarithmic converter IEEE Transactions on Computers 52 11 2003 1421 1433</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>VLSI implementation of a low-power antilogarithmic converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0141613812</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Sifred R.E.</ce:indexed-name><ce:surname>Sifred</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="9"/><pagerange first="1221" last="1228"/></ref-volisspag></ref-info><ref-fulltext>K.H. Abed, and R.E. Sifred VLSI implementation of a low-power antilogarithmic converter IEEE Transactions on Computers 52 9 2003 1221 1228</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Multiplierless and fully pipelined JPEG compression soft IP targeting FPGAs</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">34948833135</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.V.</ce:initials><ce:indexed-name>Agostini L.V.</ce:indexed-name><ce:surname>Agostini</ce:surname></author><author seq="2"><ce:initials>I.S.</ce:initials><ce:indexed-name>Silva I.S.</ce:indexed-name><ce:surname>Silva</ce:surname></author><author seq="3"><ce:initials>S.</ce:initials><ce:indexed-name>Bampi S.</ce:indexed-name><ce:surname>Bampi</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="31" issue="8"/><pagerange first="487" last="497"/></ref-volisspag></ref-info><ref-fulltext>L.V. Agostini, I.S. Silva, and S. Bampi Multiplierless and fully pipelined JPEG compression soft IP targeting FPGAs Microprocessors and Microsystems 31 8 2007 487 497</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>An FPGA implementation of a GF(p) ALU for encryption processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">2642517965</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Daly A.</ce:indexed-name><ce:surname>Daly</ce:surname></author><author seq="2"><ce:initials>W.</ce:initials><ce:indexed-name>Marnane W.</ce:indexed-name><ce:surname>Marnane</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Kerins T.</ce:indexed-name><ce:surname>Kerins</ce:surname></author><author seq="4"><ce:initials>E.</ce:initials><ce:indexed-name>Popovici E.</ce:indexed-name><ce:surname>Popovici</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2004"/><ref-volisspag><voliss volume="28" issue="56"/><pagerange first="253" last="260"/></ref-volisspag></ref-info><ref-fulltext>A. Daly, W. Marnane, T. Kerins, and E. Popovici An FPGA implementation of a GF(p) ALU for encryption processors Microprocessors and Microsystems 28 5-6 2004 253 260</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>An 8-bit systolic AES architecture for moderate data rate applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">64849108004</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.M.</ce:initials><ce:indexed-name>Farhan S.M.</ce:indexed-name><ce:surname>Farhan</ce:surname></author><author seq="2"><ce:initials>S.A.</ce:initials><ce:indexed-name>Khan S.A.</ce:indexed-name><ce:surname>Khan</ce:surname></author><author seq="3"><ce:initials>H.</ce:initials><ce:indexed-name>Jamal H.</ce:indexed-name><ce:surname>Jamal</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2009"/><ref-volisspag><voliss volume="33" issue="3"/><pagerange first="221" last="231"/></ref-volisspag></ref-info><ref-fulltext>S.M. Farhan, S.A. Khan, and H. Jamal An 8-bit systolic AES architecture for moderate data rate applications Microprocessors and Microsystems 33 3 2009 221 231</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>Parameterized MAC unit generation for a scalable embedded DSP core</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">77955189967</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gierenz V.</ce:indexed-name><ce:surname>Gierenz</ce:surname></author><author seq="2"><ce:initials>C.</ce:initials><ce:indexed-name>Panis C.</ce:indexed-name><ce:surname>Panis</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Nurmi J.</ce:indexed-name><ce:surname>Nurmi</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="34" issue="5"/><pagerange first="138" last="150"/></ref-volisspag></ref-info><ref-fulltext>V. Gierenz, C. Panis, and J. Nurmi Parameterized MAC unit generation for a scalable embedded DSP core Microprocessors and Microsystems 34 5 2010 138 150</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>Generation of products and quotients using approximate binary logarithms for digital filtering applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0014734928</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.L.</ce:initials><ce:indexed-name>Hall E.L.</ce:indexed-name><ce:surname>Hall</ce:surname></author><author seq="2"><ce:initials>D.D.</ce:initials><ce:indexed-name>Lynch D.D.</ce:indexed-name><ce:surname>Lynch</ce:surname></author><author seq="3"><ce:initials>S.J.</ce:initials><ce:indexed-name>Dwyer III S.J.</ce:indexed-name><ce:surname>Dwyer III</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers C-19</ref-sourcetitle><ref-publicationyear first="1970"/><ref-volisspag><voliss volume="2" issue="2"/><pagerange first="97" last="105"/></ref-volisspag></ref-info><ref-fulltext>E.L. Hall, D.D. Lynch, and S.J. Dwyer III Generation of products and quotients using approximate binary logarithms for digital filtering applications IEEE Transactions on Computers C-19 2 1970 97 105</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Experiences with a FPGA-based reed/solomon-encoding coprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">50949094468</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Hampel V.</ce:indexed-name><ce:surname>Hampel</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Sobe P.</ce:indexed-name><ce:surname>Sobe</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Maehle E.</ce:indexed-name><ce:surname>Maehle</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="32" issue="56"/><pagerange first="313" last="320"/></ref-volisspag></ref-info><ref-fulltext>V. Hampel, P. Sobe, and E. Maehle Experiences with a FPGA-based reed/solomon-encoding coprocessor Microprocessors and Microsystems 32 5-6 2008 313 320</ref-fulltext></reference><reference id="9"><ref-info><refd-itemidlist><itemid idtype="SGR">0004302191</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.L.</ce:initials><ce:indexed-name>Hennessy J.L.</ce:indexed-name><ce:surname>Hennessy</ce:surname></author><author seq="2"><ce:initials>D.A.</ce:initials><ce:indexed-name>Patterson D.A.</ce:indexed-name><ce:surname>Patterson</ce:surname></author></ref-authors><ref-sourcetitle>Computer Architecture: A Quantitative Approach</ref-sourcetitle><ref-publicationyear first="2007"/><ref-text>fourth ed. Morgan Kauffman Pub.</ref-text></ref-info><ref-fulltext>J.L. Hennessy, and D.A. Patterson Computer Architecture: A Quantitative Approach fourth ed. 2007 Morgan Kauffman Pub.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>On the design of reconfigurable multipliers for integer and Galois field multiplication</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">60049095702</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Hinkelmann H.</ce:indexed-name><ce:surname>Hinkelmann</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Zipf P.</ce:indexed-name><ce:surname>Zipf</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Li J.</ce:indexed-name><ce:surname>Li</ce:surname></author><author seq="4"><ce:initials>G.</ce:initials><ce:indexed-name>Liu G.</ce:indexed-name><ce:surname>Liu</ce:surname></author><author seq="5"><ce:initials>M.</ce:initials><ce:indexed-name>Glesner M.</ce:indexed-name><ce:surname>Glesner</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2009"/><ref-volisspag><voliss volume="33" issue="1"/><pagerange first="2" last="12"/></ref-volisspag></ref-info><ref-fulltext>H. Hinkelmann, P. Zipf, J. Li, G. Liu, and M. Glesner On the design of reconfigurable multipliers for integer and Galois field multiplication Microprocessors and Microsystems 33 1 2009 2 12</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>Reconfigurable system for high-speed and diversified AES using FPGA</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33846943707</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.-H.</ce:initials><ce:indexed-name>Jing M.-H.</ce:indexed-name><ce:surname>Jing</ce:surname></author><author seq="2"><ce:initials>Z.-H.</ce:initials><ce:indexed-name>Chen Z.-H.</ce:indexed-name><ce:surname>Chen</ce:surname></author><author seq="3"><ce:initials>J.-H.</ce:initials><ce:indexed-name>Chen J.-H.</ce:indexed-name><ce:surname>Chen</ce:surname></author><author seq="4"><ce:initials>Y.-H.</ce:initials><ce:indexed-name>Chen Y.-H.</ce:indexed-name><ce:surname>Chen</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="31" issue="2"/><pagerange first="94" last="102"/></ref-volisspag></ref-info><ref-fulltext>M-H. Jing, Z-H. Chen, J-H. Chen, and Y-H. Chen Reconfigurable system for high-speed and diversified AES using FPGA Microprocessors and Microsystems 31 2 2007 94 102</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>Design and evaluation of a hardware/software FPGA-based system for fast image processing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">43449119217</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.A.</ce:initials><ce:indexed-name>Kalomiros J.A.</ce:indexed-name><ce:surname>Kalomiros</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Lygouras J.</ce:indexed-name><ce:surname>Lygouras</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="32" issue="2"/><pagerange first="95" last="106"/></ref-volisspag></ref-info><ref-fulltext>J.A. Kalomiros, and J. Lygouras Design and evaluation of a hardware/software FPGA-based system for fast image processing Microprocessors and Microsystems 32 2 2008 95 106</ref-fulltext></reference><reference id="13"><ref-info><ref-title><ref-titletext>Area-efficient multipliers for digital signal processing applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030083958</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.S.</ce:initials><ce:indexed-name>Kidambi S.S.</ce:indexed-name><ce:surname>Kidambi</ce:surname></author><author seq="2"><ce:initials>F.</ce:initials><ce:indexed-name>El-Guibaly F.</ce:indexed-name><ce:surname>El-Guibaly</ce:surname></author><author seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Antoniou A.</ce:indexed-name><ce:surname>Antoniou</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions Circuits and Systems II: Analog and Digital Signal Processing</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="43" issue="2"/><pagerange first="90" last="95"/></ref-volisspag></ref-info><ref-fulltext>S.S. Kidambi, F. El-Guibaly, and A. Antoniou Area-efficient multipliers for digital signal processing applications IEEE Transactions Circuits and Systems II: Analog and Digital Signal Processing 43 2 1996 90 95</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>Efficient FPGA implementation of complex multipliers using the logarithmic number system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">51749124199</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.Y.</ce:initials><ce:indexed-name>Kong M.Y.</ce:indexed-name><ce:surname>Kong</ce:surname></author><author seq="2"><ce:initials>J.M.P.</ce:initials><ce:indexed-name>Langlois J.M.P.</ce:indexed-name><ce:surname>Langlois</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Al-Khalili D.</ce:indexed-name><ce:surname>Al-Khalili</ce:surname></author></ref-authors><ref-sourcetitle>IEEE International Symposium on Circuits and Systems</ref-sourcetitle><ref-volisspag><pagerange first="3154" last="3157"/></ref-volisspag><ref-text>ISCAS 2008, June 2008</ref-text></ref-info><ref-fulltext>M.Y. Kong, J.M.P. Langlois, D. Al-Khalili, Efficient FPGA implementation of complex multipliers using the logarithmic number system, in: IEEE International Symposium on Circuits and Systems, ISCAS 2008, June 2008, pp. 3154-3157.</ref-fulltext></reference><reference id="15"><ref-info><ref-title><ref-titletext>Improving accuracy in Mitchell's logarithmic multiplication using operand decomposition</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33947271792</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Mahalingam V.</ce:indexed-name><ce:surname>Mahalingam</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Rangantathan N.</ce:indexed-name><ce:surname>Rangantathan</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="55" issue="2"/><pagerange first="1523" last="1535"/></ref-volisspag></ref-info><ref-fulltext>V. Mahalingam, and N. Rangantathan Improving accuracy in Mitchell's logarithmic multiplication using operand decomposition IEEE Transactions on Computers 55 2 2006 1523 1535</ref-fulltext></reference><reference id="16"><ref-info><ref-title><ref-titletext>Improved Mitchell-based logarithmic multiplier for low-power DSP applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">67649878388</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.J.</ce:initials><ce:indexed-name>McLaren D.J.</ce:indexed-name><ce:surname>McLaren</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of IEEE International SOC Conference 2003</ref-sourcetitle><ref-volisspag><pagerange first="53" last="56"/></ref-volisspag><ref-text>17-20 September 2003</ref-text></ref-info><ref-fulltext>D.J. Mclaren, Improved Mitchell-based logarithmic multiplier for low-power DSP applications, in: Proceedings of IEEE International SOC Conference 2003, 17-20 September 2003, pp. 53-56.</ref-fulltext></reference><reference id="17"><ref-info><ref-title><ref-titletext>Computer multiplication and division using binary logarithms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000980875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.N.</ce:initials><ce:indexed-name>Mitchell J.N.</ce:indexed-name><ce:surname>Mitchell</ce:surname></author></ref-authors><ref-sourcetitle>IRE Transactions on Electronic Computers</ref-sourcetitle><ref-publicationyear first="1962"/><ref-volisspag><voliss volume="11"/><pagerange first="512" last="517"/></ref-volisspag></ref-info><ref-fulltext>J.N. Mitchell Computer multiplication and division using binary logarithms IRE Transactions on Electronic Computers EC-11 1962 512 517</ref-fulltext></reference><reference id="18"><ref-info><ref-title><ref-titletext>Design of a high performance architecture for real-time enhancement of video stream captured in extremely low lighting environment</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">65649118212</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.T.</ce:initials><ce:indexed-name>Ngo H.T.</ce:indexed-name><ce:surname>Ngo</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Zhang M.</ce:indexed-name><ce:surname>Zhang</ce:surname></author><author seq="3"><ce:initials>L.</ce:initials><ce:indexed-name>Tao L.</ce:indexed-name><ce:surname>Tao</ce:surname></author><author seq="4"><ce:initials>V.K.</ce:initials><ce:indexed-name>Asari V.K.</ce:indexed-name><ce:surname>Asari</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2009"/><ref-volisspag><voliss volume="33" issue="4"/><pagerange first="273" last="280"/></ref-volisspag></ref-info><ref-fulltext>H.T. Ngo, M. Zhang, L. Tao, and V.K. Asari Design of a high performance architecture for real-time enhancement of video stream captured in extremely low lighting environment Microprocessors and Microsystems 33 4 2009 273 280</ref-fulltext></reference><reference id="19"><ref-info><ref-title><ref-titletext>A parallel algorithm for determining the inverse of a matrix for use in blockcipher encryption/decryption</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33947321105</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Obimbo C.</ce:indexed-name><ce:surname>Obimbo</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Salami B.</ce:indexed-name><ce:surname>Salami</ce:surname></author></ref-authors><ref-sourcetitle>The Journal of Supercomputing</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="39" issue="2"/><pagerange first="113" last="130"/></ref-volisspag></ref-info><ref-fulltext>C. Obimbo, and B. Salami A parallel algorithm for determining the inverse of a matrix for use in blockcipher encryption/decryption The Journal of Supercomputing 39 2 2007 113 130</ref-fulltext></reference><reference id="20"><ref-info><ref-title><ref-titletext>Testing digital low-pass filters using oscillation-based test</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">42949125853</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Peretti G.</ce:indexed-name><ce:surname>Peretti</ce:surname></author><author seq="2"><ce:initials>E.</ce:initials><ce:indexed-name>Romero E.</ce:indexed-name><ce:surname>Romero</ce:surname></author><author seq="3"><ce:initials>C.</ce:initials><ce:indexed-name>Marques C.</ce:indexed-name><ce:surname>Marques</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="32" issue="1"/><pagerange first="1" last="9"/></ref-volisspag></ref-info><ref-fulltext>G. Peretti, E. Romero, and C. Marques Testing digital low-pass filters using oscillation-based test Microprocessors and Microsystems 32 1 2008 1 9</ref-fulltext></reference><reference id="21"><ref-info><ref-title><ref-titletext>Efficient hardware realization of truncated multipliers using FPGA</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">78650719404</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.H.</ce:initials><ce:indexed-name>Rais M.H.</ce:indexed-name><ce:surname>Rais</ce:surname></author></ref-authors><ref-sourcetitle>International Journal of Applied Science</ref-sourcetitle><ref-publicationyear first="2009"/><ref-volisspag><voliss volume="5" issue="2"/><pagerange first="124" last="128"/></ref-volisspag></ref-info><ref-fulltext>M.H. Rais Efficient hardware realization of truncated multipliers using FPGA International Journal of Applied Science 5 2 2009 124 128</ref-fulltext></reference><reference id="22"><ref-info><ref-title><ref-titletext>Design and implementation of the JPEG algorithm in integrated circuit</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">38449121816</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Srot S.</ce:indexed-name><ce:surname>Srot</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Zemva A.</ce:indexed-name><ce:surname>Zemva</ce:surname></author></ref-authors><ref-sourcetitle>Electrotechnical Review</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="74" issue="4"/><pagerange first="165" last="170"/></ref-volisspag></ref-info><ref-fulltext>S. Srot, and A. Zemva Design and implementation of the JPEG algorithm in integrated circuit Electrotechnical Review 74 4 2007 165 170</ref-fulltext></reference><reference id="23"><ref-info><ref-title><ref-titletext>Generalized low-error area-efficient fixed-width multipliers</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">26444467124</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>-D.</ce:initials><ce:indexed-name>Van L -D.</ce:indexed-name><ce:surname>Van L</ce:surname></author><author seq="2"><ce:initials>C.-C.</ce:initials><ce:indexed-name>Yang C.-C.</ce:indexed-name><ce:surname>Yang</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions Circuits and Systems I: Regular Paper</ref-sourcetitle><ref-publicationyear first="2005"/><ref-volisspag><voliss volume="52" issue="8"/><pagerange first="1608" last="1619"/></ref-volisspag></ref-info><ref-fulltext>L-D. Van, and C-C. Yang Generalized low-error area-efficient fixed-width multipliers IEEE Transactions Circuits and Systems I: Regular Paper 52 8 2005 1608 1619</ref-fulltext></reference><reference id="24"><ref-info><refd-itemidlist><itemid idtype="SGR">0042956045</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Watkinson J.</ce:indexed-name><ce:surname>Watkinson</ce:surname></author></ref-authors><ref-sourcetitle>The MPEG Handbook: MPEG-1, MPEG-2, MPEG-4</ref-sourcetitle><ref-publicationyear first="2004"/><ref-text>second ed. Focal Press</ref-text></ref-info><ref-fulltext>J. Watkinson The MPEG Handbook: MPEG-1, MPEG-2, MPEG-4 second ed. 2004 Focal Press</ref-fulltext></reference><reference id="25"><ref-info><ref-title><ref-titletext>FPGA-oriented HW/SW implementation of the MPEG-4 video decoder</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">34248203570</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Zemva A.</ce:indexed-name><ce:surname>Zemva</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Verderber M.</ce:indexed-name><ce:surname>Verderber</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="31" issue="5"/><pagerange first="313" last="325"/></ref-volisspag></ref-info><ref-fulltext>A. Zemva, and M. Verderber FPGA-oriented HW/SW implementation of the MPEG-4 video decoder Microprocessors and Microsystems 31 5 2007 313 325</ref-fulltext></reference><reference id="26"><ref-info><ref-title><ref-titletext>A high performance ECC hardware implementation with instruction-level parallelism over GF(2<sup>1</sup>63)</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">77954196120</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.</ce:initials><ce:indexed-name>Zhang Y.</ce:indexed-name><ce:surname>Zhang</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Chen D.</ce:indexed-name><ce:surname>Chen</ce:surname></author><author seq="3"><ce:initials>Y.</ce:initials><ce:indexed-name>Choi Y.</ce:indexed-name><ce:surname>Choi</ce:surname></author><author seq="4"><ce:initials>L.</ce:initials><ce:indexed-name>Chen L.</ce:indexed-name><ce:surname>Chen</ce:surname></author><author seq="5"><ce:initials>S.-B.</ce:initials><ce:indexed-name>Ko S.-B.</ce:indexed-name><ce:surname>Ko</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2010"/><ref-volisspag><voliss volume="34" issue="6"/><pagerange first="228" last="236"/></ref-volisspag></ref-info><ref-fulltext>Y. Zhang, D. Chen, Y. Choi, L. Chen, and S-B. Ko A high performance ECC hardware implementation with instruction-level parallelism over GF(2 <sup>1</sup>63) Microprocessors and Microsystems 34 6 2010 228 236</ref-fulltext></reference><reference id="27"><ref-info><ref-title><ref-titletext>An efficient CSA architecture for montgomery modular multiplication</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">34547841316</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.Y.</ce:initials><ce:indexed-name>Zhang Y.Y.</ce:indexed-name><ce:surname>Zhang</ce:surname></author><author seq="2"><ce:initials>Z.</ce:initials><ce:indexed-name>Li Z.</ce:indexed-name><ce:surname>Li</ce:surname></author><author seq="3"><ce:initials>L.</ce:initials><ce:indexed-name>Yang L.</ce:indexed-name><ce:surname>Yang</ce:surname></author><author seq="4"><ce:initials>S.W.</ce:initials><ce:indexed-name>Zhang S.W.</ce:indexed-name><ce:surname>Zhang</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="31" issue="7"/><pagerange first="456" last="459"/></ref-volisspag></ref-info><ref-fulltext>Y.Y. Zhang, Z. Li, L. Yang, and S.W. Zhang An efficient CSA architecture for montgomery modular multiplication Microprocessors and Microsystems 31 7 2007 456 459</ref-fulltext></reference><reference id="28"><ref-info><refd-itemidlist><itemid idtype="SGR">79551480359</itemid></refd-itemidlist><ref-sourcetitle>Spartan-3 FPGA Data Sheets</ref-sourcetitle><ref-publicationyear first="2009"/><ref-website><ce:e-address type="url">http://www.xilinx.com/support/documentation/spartan-3_data_sheets.htm</ce:e-address></ref-website><ref-text>Xilinx Inc.</ref-text></ref-info><ref-fulltext>Xilinx Inc. Spartan-3 FPGA Data Sheets, 2009 &lt; http://www.xilinx.com/ support/documentation/spartan-3-data-sheets.htm &gt;.</ref-fulltext></reference><reference id="29"><ref-info><refd-itemidlist><itemid idtype="SGR">79551474265</itemid></refd-itemidlist><ref-publicationyear first="2010"/><ref-website><ce:e-address type="url">http://www.xilinx.com/tools/webpack.htm</ce:e-address></ref-website><ref-text>Xilinx ISE WebPACK Design Software</ref-text></ref-info><ref-fulltext>Xilinx ISE WebPACK Design Software, 2010 &lt; http://www.xilinx.com/ tools/webpack.htm &gt;.</ref-fulltext></reference><reference id="30"><ref-info><refd-itemidlist><itemid idtype="SGR">79551471614</itemid></refd-itemidlist><ref-publicationyear first="2009"/><ref-website><ce:e-address type="url">http://www.xilinx.com/tools/xst.htm</ce:e-address></ref-website><ref-text>Xilinx Inc. Xilinx Synthesis Technology (XST)</ref-text></ref-info><ref-fulltext>Xilinx Inc. Xilinx Synthesis Technology (XST), 2009 &lt; http://www.xilinx.com/tools/xst.htm &gt;.</ref-fulltext></reference><reference id="31"><ref-info><refd-itemidlist><itemid idtype="SGR">79551491076</itemid></refd-itemidlist><ref-publicationyear first="2009"/><ref-website><ce:e-address type="url">http://www.xilinx.com/products/design_tools/logic_design/verification/ xpower.htm</ce:e-address></ref-website><ref-text>Xilinx Inc. Xilinx XPower</ref-text></ref-info><ref-fulltext>Xilinx Inc. Xilinx XPower, 2009 &lt; http://www.xilinx.com/products/ design-tools/logic-design/verification/xpower.htm &gt;.</ref-fulltext></reference><reference id="32"><ref-info><refd-itemidlist><itemid idtype="SGR">79551482794</itemid></refd-itemidlist><ref-publicationyear first="2010"/><ref-website><ce:e-address type="url">http://www.vhdl.org</ce:e-address></ref-website><ref-text>EDA Industry Working Groups</ref-text></ref-info><ref-fulltext>EDA Industry Working Groups, 2010 &lt; http://www.vhdl.org &gt;.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>