// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ProxGS4_HH_
#define _ProxGS4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fft_top_2D.h"
#include "DEBLUR_fadd_32ns_dEe.h"
#include "DEBLUR_fmul_32ns_eOg.h"
#include "DEBLUR_fdiv_32ns_fYi.h"
#include "DEBLUR_fcmp_32ns_ibs.h"
#include "ProxGS4_tmp_M_real.h"
#include "ProxGS4_fft_resulqcK.h"

namespace ap_rtl {

struct ProxGS4 : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > x_io_address0;
    sc_out< sc_logic > x_io_ce0;
    sc_out< sc_logic > x_io_we0;
    sc_out< sc_lv<32> > x_io_d0;
    sc_in< sc_lv<32> > x_io_q0;
    sc_out< sc_lv<14> > coe_a_M_real_address0;
    sc_out< sc_logic > coe_a_M_real_ce0;
    sc_in< sc_lv<32> > coe_a_M_real_q0;
    sc_out< sc_lv<14> > coe_a_M_imag_address0;
    sc_out< sc_logic > coe_a_M_imag_ce0;
    sc_in< sc_lv<32> > coe_a_M_imag_q0;
    sc_out< sc_lv<14> > coe_b_address0;
    sc_out< sc_logic > coe_b_ce0;
    sc_in< sc_lv<32> > coe_b_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const3;


    // Module declarations
    ProxGS4(sc_module_name name);
    SC_HAS_PROCESS(ProxGS4);

    ~ProxGS4();

    sc_trace_file* mVcdFile;

    ProxGS4_tmp_M_real* tmp_M_real_U;
    ProxGS4_tmp_M_real* tmp_M_imag_U;
    ProxGS4_fft_resulqcK* fft_result_M_real_U;
    ProxGS4_fft_resulqcK* fft_result_M_imag_U;
    fft_top_2D* grp_fft_top_2D_fu_419;
    DEBLUR_fadd_32ns_dEe<1,5,32,32,32>* DEBLUR_fadd_32ns_dEe_U93;
    DEBLUR_fadd_32ns_dEe<1,5,32,32,32>* DEBLUR_fadd_32ns_dEe_U94;
    DEBLUR_fmul_32ns_eOg<1,4,32,32,32>* DEBLUR_fmul_32ns_eOg_U95;
    DEBLUR_fdiv_32ns_fYi<1,16,32,32,32>* DEBLUR_fdiv_32ns_fYi_U96;
    DEBLUR_fdiv_32ns_fYi<1,16,32,32,32>* DEBLUR_fdiv_32ns_fYi_U97;
    DEBLUR_fcmp_32ns_ibs<1,2,32,32,1>* DEBLUR_fcmp_32ns_ibs_U98;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten_reg_296;
    sc_signal< sc_lv<8> > y_0_i_reg_307;
    sc_signal< sc_lv<8> > x_0_i_reg_318;
    sc_signal< sc_lv<15> > indvar_flatten11_reg_329;
    sc_signal< sc_lv<8> > y_0_reg_340;
    sc_signal< sc_lv<8> > x_0_reg_351;
    sc_signal< sc_lv<15> > indvar_flatten23_reg_386;
    sc_signal< sc_lv<8> > y_0_i9_reg_397;
    sc_signal< sc_lv<8> > x_0_i10_reg_408;
    sc_signal< sc_lv<7> > add_ln14_fu_457_p2;
    sc_signal< sc_lv<7> > add_ln14_reg_798;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > add_ln14_1_fu_463_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > add_ln14_2_fu_495_p2;
    sc_signal< sc_lv<7> > add_ln14_2_reg_814;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<7> > add_ln14_3_fu_501_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln14_2_fu_521_p2;
    sc_signal< sc_lv<1> > icmp_ln14_3_fu_527_p2;
    sc_signal< sc_lv<1> > icmp_ln56_fu_533_p2;
    sc_signal< sc_lv<1> > icmp_ln56_reg_832;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<15> > add_ln56_fu_539_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > select_ln61_1_fu_565_p3;
    sc_signal< sc_lv<8> > select_ln61_1_reg_841;
    sc_signal< sc_lv<64> > zext_ln61_1_fu_595_p1;
    sc_signal< sc_lv<64> > zext_ln61_1_reg_846;
    sc_signal< sc_lv<8> > x_3_fu_601_p2;
    sc_signal< sc_lv<1> > icmp_ln27_fu_607_p2;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter25;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_861_pp1_iter24_reg;
    sc_signal< sc_lv<15> > add_ln27_fu_613_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<8> > select_ln33_1_fu_639_p3;
    sc_signal< sc_lv<8> > select_ln33_1_reg_870;
    sc_signal< sc_lv<14> > coe_a_M_real_addr_reg_875;
    sc_signal< sc_lv<14> > coe_a_M_real_addr_reg_875_pp1_iter1_reg;
    sc_signal< sc_lv<14> > coe_a_M_imag_addr_reg_880;
    sc_signal< sc_lv<14> > coe_a_M_imag_addr_reg_880_pp1_iter1_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter1_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter2_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter3_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter4_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter5_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter6_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter7_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter8_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter9_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter10_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter11_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter12_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter13_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter14_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter15_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter16_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter17_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter18_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter19_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter20_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter21_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter22_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter23_reg;
    sc_signal< sc_lv<14> > fft_result_M_real_a_1_reg_890_pp1_iter24_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter1_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter2_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter3_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter4_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter5_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter6_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter7_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter8_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter9_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter10_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter11_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter12_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter13_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter14_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter15_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter16_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter17_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter18_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter19_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter20_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter21_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter22_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter23_reg;
    sc_signal< sc_lv<14> > fft_result_M_imag_a_1_reg_896_pp1_iter24_reg;
    sc_signal< sc_lv<8> > x_fu_678_p2;
    sc_signal< sc_lv<32> > coe_b_load_reg_907;
    sc_signal< sc_lv<32> > coe_b_load_reg_907_pp1_iter2_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_907_pp1_iter3_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_907_pp1_iter4_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_907_pp1_iter5_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_907_pp1_iter6_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_907_pp1_iter7_reg;
    sc_signal< sc_lv<32> > coe_b_load_reg_907_pp1_iter8_reg;
    sc_signal< sc_lv<1> > and_ln33_fu_719_p2;
    sc_signal< sc_lv<1> > and_ln33_reg_915;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter3_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter4_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter5_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter6_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter7_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter8_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter9_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter10_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter11_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter12_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter13_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter14_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter15_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter16_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter17_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter18_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter19_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter20_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter21_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter22_reg;
    sc_signal< sc_lv<1> > and_ln33_reg_915_pp1_iter23_reg;
    sc_signal< sc_lv<32> > fft_result_M_real_q0;
    sc_signal< sc_lv<32> > fft_result_M_real_l_reg_919;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<32> > coe_a_M_real_load_reg_924;
    sc_signal< sc_lv<32> > fft_result_M_imag_q0;
    sc_signal< sc_lv<32> > fft_result_M_imag_l_reg_929;
    sc_signal< sc_lv<32> > coe_a_M_imag_load_reg_934;
    sc_signal< sc_lv<32> > grp_fu_430_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_939;
    sc_signal< sc_lv<32> > grp_fu_434_p2;
    sc_signal< sc_lv<32> > tmp_136_reg_944;
    sc_signal< sc_lv<32> > grp_fu_443_p2;
    sc_signal< sc_lv<32> > grp_fu_447_p2;
    sc_signal< sc_lv<1> > icmp_ln70_fu_725_p2;
    sc_signal< sc_lv<1> > icmp_ln70_reg_959;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state41_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state42_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state43_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state44_pp2_stage0_iter6;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln70_reg_959_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln70_reg_959_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln70_reg_959_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln70_reg_959_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln70_reg_959_pp2_iter5_reg;
    sc_signal< sc_lv<15> > add_ln70_fu_731_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > select_ln77_1_fu_757_p3;
    sc_signal< sc_lv<8> > select_ln77_1_reg_968;
    sc_signal< sc_lv<64> > zext_ln77_1_fu_787_p1;
    sc_signal< sc_lv<64> > zext_ln77_1_reg_973;
    sc_signal< sc_lv<64> > zext_ln77_1_reg_973_pp2_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln77_1_reg_973_pp2_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln77_1_reg_973_pp2_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln77_1_reg_973_pp2_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln77_1_reg_973_pp2_iter5_reg;
    sc_signal< sc_lv<8> > x_4_fu_792_p2;
    sc_signal< sc_lv<32> > tmp_M_real_q0;
    sc_signal< sc_lv<32> > tmp_M_real_load_reg_988;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<32> > grp_fu_438_p2;
    sc_signal< sc_lv<32> > tmp_i1_reg_993;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_ap_ready;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_ap_done;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state38;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_lv<14> > tmp_M_real_address0;
    sc_signal< sc_logic > tmp_M_real_ce0;
    sc_signal< sc_logic > tmp_M_real_we0;
    sc_signal< sc_lv<32> > tmp_M_real_d0;
    sc_signal< sc_lv<14> > tmp_M_imag_address0;
    sc_signal< sc_logic > tmp_M_imag_ce0;
    sc_signal< sc_logic > tmp_M_imag_we0;
    sc_signal< sc_lv<32> > tmp_M_imag_d0;
    sc_signal< sc_lv<32> > tmp_M_imag_q0;
    sc_signal< sc_lv<14> > fft_result_M_real_address0;
    sc_signal< sc_logic > fft_result_M_real_ce0;
    sc_signal< sc_logic > fft_result_M_real_we0;
    sc_signal< sc_lv<32> > fft_result_M_real_d0;
    sc_signal< sc_logic > fft_result_M_real_ce1;
    sc_signal< sc_logic > fft_result_M_real_we1;
    sc_signal< sc_lv<14> > fft_result_M_imag_address0;
    sc_signal< sc_logic > fft_result_M_imag_ce0;
    sc_signal< sc_logic > fft_result_M_imag_we0;
    sc_signal< sc_lv<32> > fft_result_M_imag_d0;
    sc_signal< sc_logic > fft_result_M_imag_ce1;
    sc_signal< sc_logic > fft_result_M_imag_we1;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_ap_start;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_ap_idle;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_direction;
    sc_signal< sc_lv<14> > grp_fft_top_2D_fu_419_in_M_real_address0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_in_M_real_ce0;
    sc_signal< sc_lv<32> > grp_fft_top_2D_fu_419_in_M_real_q0;
    sc_signal< sc_lv<14> > grp_fft_top_2D_fu_419_in_M_imag_address0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_in_M_imag_ce0;
    sc_signal< sc_lv<32> > grp_fft_top_2D_fu_419_in_M_imag_q0;
    sc_signal< sc_lv<14> > grp_fft_top_2D_fu_419_out_M_real_address0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_out_M_real_ce0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_out_M_real_we0;
    sc_signal< sc_lv<32> > grp_fft_top_2D_fu_419_out_M_real_d0;
    sc_signal< sc_lv<14> > grp_fft_top_2D_fu_419_out_M_imag_address0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_out_M_imag_ce0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_out_M_imag_we0;
    sc_signal< sc_lv<32> > grp_fft_top_2D_fu_419_out_M_imag_d0;
    sc_signal< sc_lv<7> > phi_ln14_reg_250;
    sc_signal< sc_lv<1> > icmp_ln14_fu_483_p2;
    sc_signal< sc_lv<1> > icmp_ln14_1_fu_489_p2;
    sc_signal< sc_lv<7> > phi_ln14_1_reg_262;
    sc_signal< sc_lv<7> > phi_ln14_2_reg_273;
    sc_signal< sc_lv<7> > phi_ln14_3_reg_285;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_i_phi_fu_311_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_phi_fu_344_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter0_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter1_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter2_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter3_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter4_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter5_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter6_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter7_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter8_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter9_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter10_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter11_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter12_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter13_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter14_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter15_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter16_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter17_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter18_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter19_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter20_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter21_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter22_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter23_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter24_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter25_p_r_assign_reg_362;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter0_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter1_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter2_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter3_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter4_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter5_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter6_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter7_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter8_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter9_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter10_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter11_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter12_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter13_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter14_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter15_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter16_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter17_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter18_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter19_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter20_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter21_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter22_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter23_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter24_p_i_assign_reg_374;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter25_p_i_assign_reg_374;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_i9_phi_fu_401_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > grp_fft_top_2D_fu_419_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<64> > zext_ln1027_fu_477_p1;
    sc_signal< sc_lv<64> > zext_ln1027_1_fu_515_p1;
    sc_signal< sc_lv<64> > zext_ln1044_1_fu_669_p1;
    sc_signal< sc_lv<14> > tmp_fu_469_p3;
    sc_signal< sc_lv<14> > tmp_141_fu_507_p3;
    sc_signal< sc_lv<1> > icmp_ln58_fu_551_p2;
    sc_signal< sc_lv<8> > y_1_fu_545_p2;
    sc_signal< sc_lv<15> > tmp_144_fu_573_p3;
    sc_signal< sc_lv<8> > select_ln61_fu_557_p3;
    sc_signal< sc_lv<16> > zext_ln61_fu_585_p1;
    sc_signal< sc_lv<16> > zext_ln59_fu_581_p1;
    sc_signal< sc_lv<16> > add_ln61_fu_589_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_625_p2;
    sc_signal< sc_lv<8> > y_fu_619_p2;
    sc_signal< sc_lv<15> > tmp_145_fu_647_p3;
    sc_signal< sc_lv<8> > select_ln33_fu_631_p3;
    sc_signal< sc_lv<16> > zext_ln30_fu_655_p1;
    sc_signal< sc_lv<16> > zext_ln1044_fu_659_p1;
    sc_signal< sc_lv<16> > add_ln1044_fu_663_p2;
    sc_signal< sc_lv<32> > bitcast_ln33_fu_684_p1;
    sc_signal< sc_lv<8> > tmp_137_fu_687_p4;
    sc_signal< sc_lv<23> > trunc_ln33_fu_697_p1;
    sc_signal< sc_lv<1> > icmp_ln33_1_fu_707_p2;
    sc_signal< sc_lv<1> > icmp_ln33_fu_701_p2;
    sc_signal< sc_lv<1> > or_ln33_fu_713_p2;
    sc_signal< sc_lv<1> > grp_fu_451_p2;
    sc_signal< sc_lv<1> > icmp_ln72_fu_743_p2;
    sc_signal< sc_lv<8> > y_2_fu_737_p2;
    sc_signal< sc_lv<15> > tmp_146_fu_765_p3;
    sc_signal< sc_lv<8> > select_ln77_fu_749_p3;
    sc_signal< sc_lv<16> > zext_ln77_fu_777_p1;
    sc_signal< sc_lv<16> > zext_ln73_fu_773_p1;
    sc_signal< sc_lv<16> > add_ln77_fu_781_p2;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_state8;
    static const sc_lv<13> ap_ST_fsm_state9;
    static const sc_lv<13> ap_ST_fsm_pp1_stage0;
    static const sc_lv<13> ap_ST_fsm_state36;
    static const sc_lv<13> ap_ST_fsm_state37;
    static const sc_lv<13> ap_ST_fsm_pp2_stage0;
    static const sc_lv<13> ap_ST_fsm_state45;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_3C000000;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1044_fu_663_p2();
    void thread_add_ln14_1_fu_463_p2();
    void thread_add_ln14_2_fu_495_p2();
    void thread_add_ln14_3_fu_501_p2();
    void thread_add_ln14_fu_457_p2();
    void thread_add_ln27_fu_613_p2();
    void thread_add_ln56_fu_539_p2();
    void thread_add_ln61_fu_589_p2();
    void thread_add_ln70_fu_731_p2();
    void thread_add_ln77_fu_781_p2();
    void thread_and_ln33_fu_719_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter0();
    void thread_ap_block_state11_pp1_stage0_iter1();
    void thread_ap_block_state12_pp1_stage0_iter2();
    void thread_ap_block_state13_pp1_stage0_iter3();
    void thread_ap_block_state14_pp1_stage0_iter4();
    void thread_ap_block_state15_pp1_stage0_iter5();
    void thread_ap_block_state16_pp1_stage0_iter6();
    void thread_ap_block_state17_pp1_stage0_iter7();
    void thread_ap_block_state18_pp1_stage0_iter8();
    void thread_ap_block_state19_pp1_stage0_iter9();
    void thread_ap_block_state20_pp1_stage0_iter10();
    void thread_ap_block_state21_pp1_stage0_iter11();
    void thread_ap_block_state22_pp1_stage0_iter12();
    void thread_ap_block_state23_pp1_stage0_iter13();
    void thread_ap_block_state24_pp1_stage0_iter14();
    void thread_ap_block_state25_pp1_stage0_iter15();
    void thread_ap_block_state26_pp1_stage0_iter16();
    void thread_ap_block_state27_pp1_stage0_iter17();
    void thread_ap_block_state28_pp1_stage0_iter18();
    void thread_ap_block_state29_pp1_stage0_iter19();
    void thread_ap_block_state30_pp1_stage0_iter20();
    void thread_ap_block_state31_pp1_stage0_iter21();
    void thread_ap_block_state32_pp1_stage0_iter22();
    void thread_ap_block_state33_pp1_stage0_iter23();
    void thread_ap_block_state34_pp1_stage0_iter24();
    void thread_ap_block_state35_pp1_stage0_iter25();
    void thread_ap_block_state38_pp2_stage0_iter0();
    void thread_ap_block_state39_pp2_stage0_iter1();
    void thread_ap_block_state40_pp2_stage0_iter2();
    void thread_ap_block_state41_pp2_stage0_iter3();
    void thread_ap_block_state42_pp2_stage0_iter4();
    void thread_ap_block_state43_pp2_stage0_iter5();
    void thread_ap_block_state44_pp2_stage0_iter6();
    void thread_ap_block_state6_pp0_stage0_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state6();
    void thread_ap_condition_pp1_exit_iter0_state10();
    void thread_ap_condition_pp2_exit_iter0_state38();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_y_0_i9_phi_fu_401_p4();
    void thread_ap_phi_mux_y_0_i_phi_fu_311_p4();
    void thread_ap_phi_mux_y_0_phi_fu_344_p4();
    void thread_ap_phi_reg_pp1_iter0_p_i_assign_reg_374();
    void thread_ap_phi_reg_pp1_iter0_p_r_assign_reg_362();
    void thread_ap_ready();
    void thread_bitcast_ln33_fu_684_p1();
    void thread_coe_a_M_imag_address0();
    void thread_coe_a_M_imag_ce0();
    void thread_coe_a_M_real_address0();
    void thread_coe_a_M_real_ce0();
    void thread_coe_b_address0();
    void thread_coe_b_ce0();
    void thread_fft_result_M_imag_address0();
    void thread_fft_result_M_imag_ce0();
    void thread_fft_result_M_imag_ce1();
    void thread_fft_result_M_imag_d0();
    void thread_fft_result_M_imag_we0();
    void thread_fft_result_M_imag_we1();
    void thread_fft_result_M_real_address0();
    void thread_fft_result_M_real_ce0();
    void thread_fft_result_M_real_ce1();
    void thread_fft_result_M_real_d0();
    void thread_fft_result_M_real_we0();
    void thread_fft_result_M_real_we1();
    void thread_grp_fft_top_2D_fu_419_ap_start();
    void thread_grp_fft_top_2D_fu_419_direction();
    void thread_grp_fft_top_2D_fu_419_in_M_imag_q0();
    void thread_grp_fft_top_2D_fu_419_in_M_real_q0();
    void thread_icmp_ln14_1_fu_489_p2();
    void thread_icmp_ln14_2_fu_521_p2();
    void thread_icmp_ln14_3_fu_527_p2();
    void thread_icmp_ln14_fu_483_p2();
    void thread_icmp_ln27_fu_607_p2();
    void thread_icmp_ln29_fu_625_p2();
    void thread_icmp_ln33_1_fu_707_p2();
    void thread_icmp_ln33_fu_701_p2();
    void thread_icmp_ln56_fu_533_p2();
    void thread_icmp_ln58_fu_551_p2();
    void thread_icmp_ln70_fu_725_p2();
    void thread_icmp_ln72_fu_743_p2();
    void thread_or_ln33_fu_713_p2();
    void thread_select_ln33_1_fu_639_p3();
    void thread_select_ln33_fu_631_p3();
    void thread_select_ln61_1_fu_565_p3();
    void thread_select_ln61_fu_557_p3();
    void thread_select_ln77_1_fu_757_p3();
    void thread_select_ln77_fu_749_p3();
    void thread_tmp_137_fu_687_p4();
    void thread_tmp_141_fu_507_p3();
    void thread_tmp_144_fu_573_p3();
    void thread_tmp_145_fu_647_p3();
    void thread_tmp_146_fu_765_p3();
    void thread_tmp_M_imag_address0();
    void thread_tmp_M_imag_ce0();
    void thread_tmp_M_imag_d0();
    void thread_tmp_M_imag_we0();
    void thread_tmp_M_real_address0();
    void thread_tmp_M_real_ce0();
    void thread_tmp_M_real_d0();
    void thread_tmp_M_real_we0();
    void thread_tmp_fu_469_p3();
    void thread_trunc_ln33_fu_697_p1();
    void thread_x_3_fu_601_p2();
    void thread_x_4_fu_792_p2();
    void thread_x_fu_678_p2();
    void thread_x_io_address0();
    void thread_x_io_ce0();
    void thread_x_io_d0();
    void thread_x_io_we0();
    void thread_y_1_fu_545_p2();
    void thread_y_2_fu_737_p2();
    void thread_y_fu_619_p2();
    void thread_zext_ln1027_1_fu_515_p1();
    void thread_zext_ln1027_fu_477_p1();
    void thread_zext_ln1044_1_fu_669_p1();
    void thread_zext_ln1044_fu_659_p1();
    void thread_zext_ln30_fu_655_p1();
    void thread_zext_ln59_fu_581_p1();
    void thread_zext_ln61_1_fu_595_p1();
    void thread_zext_ln61_fu_585_p1();
    void thread_zext_ln73_fu_773_p1();
    void thread_zext_ln77_1_fu_787_p1();
    void thread_zext_ln77_fu_777_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
