INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev4/HDMI_rev4.ip_user_files/bd/HDMI_Timing/ip/HDMI_Timing_v_tc_0_0/sim/HDMI_Timing_v_tc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HDMI_Timing_v_tc_0_0'
