# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 14:45:09  October 26, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		mem_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY mem_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:45:09  OCTOBER 26, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name MIF_FILE mem_test.mif
set_global_assignment -name QIP_FILE memoria.qip
set_global_assignment -name SYSTEMVERILOG_FILE mem_test.sv
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_location_assignment PIN_AB12 -to endereco[0]
set_location_assignment PIN_AC12 -to endereco[1]
set_location_assignment PIN_AF9 -to endereco[2]
set_location_assignment PIN_AF10 -to endereco[3]
set_location_assignment PIN_AD11 -to endereco[4]
set_location_assignment PIN_AD12 -to endereco[5]
set_location_assignment PIN_AE11 -to endereco[6]
set_location_assignment PIN_AC9 -to endereco[7]
set_location_assignment PIN_AF14 -to clock
set_global_assignment -name SYSTEMVERILOG_FILE output_files/decode7seg.sv
set_location_assignment PIN_AE27 -to saida1[5]
set_location_assignment PIN_AE26 -to saida1[6]
set_location_assignment PIN_AE28 -to saida1[4]
set_location_assignment PIN_AG27 -to saida1[3]
set_location_assignment PIN_AF28 -to saida1[2]
set_location_assignment PIN_AG28 -to saida1[1]
set_location_assignment PIN_AH28 -to saida1[0]
set_location_assignment PIN_AJ29 -to saida2[6]
set_location_assignment PIN_AH29 -to saida2[5]
set_location_assignment PIN_AH30 -to saida2[4]
set_location_assignment PIN_AG30 -to saida2[3]
set_location_assignment PIN_AF29 -to saida2[2]
set_location_assignment PIN_AF30 -to saida2[1]
set_location_assignment PIN_AD27 -to saida2[0]
set_global_assignment -name CDF_FILE output_files/Chain3.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top