// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Bert_layer_dataflow_parent_loop_proc492_HH_
#define _Bert_layer_dataflow_parent_loop_proc492_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_dataflow_in_loop480.h"

namespace ap_rtl {

struct Bert_layer_dataflow_parent_loop_proc492 : public sc_module {
    // Port declarations 257
    sc_out< sc_lv<14> > v177_V_address0;
    sc_out< sc_logic > v177_V_ce0;
    sc_out< sc_lv<24> > v177_V_d0;
    sc_in< sc_lv<24> > v177_V_q0;
    sc_out< sc_logic > v177_V_we0;
    sc_out< sc_lv<14> > v177_V_address1;
    sc_out< sc_logic > v177_V_ce1;
    sc_out< sc_lv<24> > v177_V_d1;
    sc_in< sc_lv<24> > v177_V_q1;
    sc_out< sc_logic > v177_V_we1;
    sc_out< sc_lv<18> > v178_V_address0;
    sc_out< sc_logic > v178_V_ce0;
    sc_out< sc_lv<24> > v178_V_d0;
    sc_in< sc_lv<24> > v178_V_q0;
    sc_out< sc_logic > v178_V_we0;
    sc_out< sc_lv<18> > v178_V_address1;
    sc_out< sc_logic > v178_V_ce1;
    sc_out< sc_lv<24> > v178_V_d1;
    sc_in< sc_lv<24> > v178_V_q1;
    sc_out< sc_logic > v178_V_we1;
    sc_out< sc_lv<18> > v178_1_V_address0;
    sc_out< sc_logic > v178_1_V_ce0;
    sc_out< sc_lv<24> > v178_1_V_d0;
    sc_in< sc_lv<24> > v178_1_V_q0;
    sc_out< sc_logic > v178_1_V_we0;
    sc_out< sc_lv<18> > v178_1_V_address1;
    sc_out< sc_logic > v178_1_V_ce1;
    sc_out< sc_lv<24> > v178_1_V_d1;
    sc_in< sc_lv<24> > v178_1_V_q1;
    sc_out< sc_logic > v178_1_V_we1;
    sc_out< sc_lv<18> > v178_2_V_address0;
    sc_out< sc_logic > v178_2_V_ce0;
    sc_out< sc_lv<24> > v178_2_V_d0;
    sc_in< sc_lv<24> > v178_2_V_q0;
    sc_out< sc_logic > v178_2_V_we0;
    sc_out< sc_lv<18> > v178_2_V_address1;
    sc_out< sc_logic > v178_2_V_ce1;
    sc_out< sc_lv<24> > v178_2_V_d1;
    sc_in< sc_lv<24> > v178_2_V_q1;
    sc_out< sc_logic > v178_2_V_we1;
    sc_out< sc_lv<18> > v178_3_V_address0;
    sc_out< sc_logic > v178_3_V_ce0;
    sc_out< sc_lv<24> > v178_3_V_d0;
    sc_in< sc_lv<24> > v178_3_V_q0;
    sc_out< sc_logic > v178_3_V_we0;
    sc_out< sc_lv<18> > v178_3_V_address1;
    sc_out< sc_logic > v178_3_V_ce1;
    sc_out< sc_lv<24> > v178_3_V_d1;
    sc_in< sc_lv<24> > v178_3_V_q1;
    sc_out< sc_logic > v178_3_V_we1;
    sc_out< sc_lv<18> > v178_4_V_address0;
    sc_out< sc_logic > v178_4_V_ce0;
    sc_out< sc_lv<24> > v178_4_V_d0;
    sc_in< sc_lv<24> > v178_4_V_q0;
    sc_out< sc_logic > v178_4_V_we0;
    sc_out< sc_lv<18> > v178_4_V_address1;
    sc_out< sc_logic > v178_4_V_ce1;
    sc_out< sc_lv<24> > v178_4_V_d1;
    sc_in< sc_lv<24> > v178_4_V_q1;
    sc_out< sc_logic > v178_4_V_we1;
    sc_out< sc_lv<18> > v178_5_V_address0;
    sc_out< sc_logic > v178_5_V_ce0;
    sc_out< sc_lv<24> > v178_5_V_d0;
    sc_in< sc_lv<24> > v178_5_V_q0;
    sc_out< sc_logic > v178_5_V_we0;
    sc_out< sc_lv<18> > v178_5_V_address1;
    sc_out< sc_logic > v178_5_V_ce1;
    sc_out< sc_lv<24> > v178_5_V_d1;
    sc_in< sc_lv<24> > v178_5_V_q1;
    sc_out< sc_logic > v178_5_V_we1;
    sc_out< sc_lv<18> > v178_6_V_address0;
    sc_out< sc_logic > v178_6_V_ce0;
    sc_out< sc_lv<24> > v178_6_V_d0;
    sc_in< sc_lv<24> > v178_6_V_q0;
    sc_out< sc_logic > v178_6_V_we0;
    sc_out< sc_lv<18> > v178_6_V_address1;
    sc_out< sc_logic > v178_6_V_ce1;
    sc_out< sc_lv<24> > v178_6_V_d1;
    sc_in< sc_lv<24> > v178_6_V_q1;
    sc_out< sc_logic > v178_6_V_we1;
    sc_out< sc_lv<18> > v178_7_V_address0;
    sc_out< sc_logic > v178_7_V_ce0;
    sc_out< sc_lv<24> > v178_7_V_d0;
    sc_in< sc_lv<24> > v178_7_V_q0;
    sc_out< sc_logic > v178_7_V_we0;
    sc_out< sc_lv<18> > v178_7_V_address1;
    sc_out< sc_logic > v178_7_V_ce1;
    sc_out< sc_lv<24> > v178_7_V_d1;
    sc_in< sc_lv<24> > v178_7_V_q1;
    sc_out< sc_logic > v178_7_V_we1;
    sc_out< sc_lv<18> > v178_8_V_address0;
    sc_out< sc_logic > v178_8_V_ce0;
    sc_out< sc_lv<24> > v178_8_V_d0;
    sc_in< sc_lv<24> > v178_8_V_q0;
    sc_out< sc_logic > v178_8_V_we0;
    sc_out< sc_lv<18> > v178_8_V_address1;
    sc_out< sc_logic > v178_8_V_ce1;
    sc_out< sc_lv<24> > v178_8_V_d1;
    sc_in< sc_lv<24> > v178_8_V_q1;
    sc_out< sc_logic > v178_8_V_we1;
    sc_out< sc_lv<18> > v178_9_V_address0;
    sc_out< sc_logic > v178_9_V_ce0;
    sc_out< sc_lv<24> > v178_9_V_d0;
    sc_in< sc_lv<24> > v178_9_V_q0;
    sc_out< sc_logic > v178_9_V_we0;
    sc_out< sc_lv<18> > v178_9_V_address1;
    sc_out< sc_logic > v178_9_V_ce1;
    sc_out< sc_lv<24> > v178_9_V_d1;
    sc_in< sc_lv<24> > v178_9_V_q1;
    sc_out< sc_logic > v178_9_V_we1;
    sc_out< sc_lv<18> > v178_10_V_address0;
    sc_out< sc_logic > v178_10_V_ce0;
    sc_out< sc_lv<24> > v178_10_V_d0;
    sc_in< sc_lv<24> > v178_10_V_q0;
    sc_out< sc_logic > v178_10_V_we0;
    sc_out< sc_lv<18> > v178_10_V_address1;
    sc_out< sc_logic > v178_10_V_ce1;
    sc_out< sc_lv<24> > v178_10_V_d1;
    sc_in< sc_lv<24> > v178_10_V_q1;
    sc_out< sc_logic > v178_10_V_we1;
    sc_out< sc_lv<18> > v178_11_V_address0;
    sc_out< sc_logic > v178_11_V_ce0;
    sc_out< sc_lv<24> > v178_11_V_d0;
    sc_in< sc_lv<24> > v178_11_V_q0;
    sc_out< sc_logic > v178_11_V_we0;
    sc_out< sc_lv<18> > v178_11_V_address1;
    sc_out< sc_logic > v178_11_V_ce1;
    sc_out< sc_lv<24> > v178_11_V_d1;
    sc_in< sc_lv<24> > v178_11_V_q1;
    sc_out< sc_logic > v178_11_V_we1;
    sc_out< sc_lv<12> > outp1_0_V_address0;
    sc_out< sc_logic > outp1_0_V_ce0;
    sc_out< sc_lv<24> > outp1_0_V_d0;
    sc_in< sc_lv<24> > outp1_0_V_q0;
    sc_out< sc_logic > outp1_0_V_we0;
    sc_out< sc_lv<12> > outp1_0_V_address1;
    sc_out< sc_logic > outp1_0_V_ce1;
    sc_out< sc_lv<24> > outp1_0_V_d1;
    sc_in< sc_lv<24> > outp1_0_V_q1;
    sc_out< sc_logic > outp1_0_V_we1;
    sc_out< sc_lv<12> > outp1_1_V_address0;
    sc_out< sc_logic > outp1_1_V_ce0;
    sc_out< sc_lv<24> > outp1_1_V_d0;
    sc_in< sc_lv<24> > outp1_1_V_q0;
    sc_out< sc_logic > outp1_1_V_we0;
    sc_out< sc_lv<12> > outp1_1_V_address1;
    sc_out< sc_logic > outp1_1_V_ce1;
    sc_out< sc_lv<24> > outp1_1_V_d1;
    sc_in< sc_lv<24> > outp1_1_V_q1;
    sc_out< sc_logic > outp1_1_V_we1;
    sc_out< sc_lv<12> > outp1_2_V_address0;
    sc_out< sc_logic > outp1_2_V_ce0;
    sc_out< sc_lv<24> > outp1_2_V_d0;
    sc_in< sc_lv<24> > outp1_2_V_q0;
    sc_out< sc_logic > outp1_2_V_we0;
    sc_out< sc_lv<12> > outp1_2_V_address1;
    sc_out< sc_logic > outp1_2_V_ce1;
    sc_out< sc_lv<24> > outp1_2_V_d1;
    sc_in< sc_lv<24> > outp1_2_V_q1;
    sc_out< sc_logic > outp1_2_V_we1;
    sc_out< sc_lv<12> > outp1_3_V_address0;
    sc_out< sc_logic > outp1_3_V_ce0;
    sc_out< sc_lv<24> > outp1_3_V_d0;
    sc_in< sc_lv<24> > outp1_3_V_q0;
    sc_out< sc_logic > outp1_3_V_we0;
    sc_out< sc_lv<12> > outp1_3_V_address1;
    sc_out< sc_logic > outp1_3_V_ce1;
    sc_out< sc_lv<24> > outp1_3_V_d1;
    sc_in< sc_lv<24> > outp1_3_V_q1;
    sc_out< sc_logic > outp1_3_V_we1;
    sc_out< sc_lv<12> > outp1_4_V_address0;
    sc_out< sc_logic > outp1_4_V_ce0;
    sc_out< sc_lv<24> > outp1_4_V_d0;
    sc_in< sc_lv<24> > outp1_4_V_q0;
    sc_out< sc_logic > outp1_4_V_we0;
    sc_out< sc_lv<12> > outp1_4_V_address1;
    sc_out< sc_logic > outp1_4_V_ce1;
    sc_out< sc_lv<24> > outp1_4_V_d1;
    sc_in< sc_lv<24> > outp1_4_V_q1;
    sc_out< sc_logic > outp1_4_V_we1;
    sc_out< sc_lv<12> > outp1_5_V_address0;
    sc_out< sc_logic > outp1_5_V_ce0;
    sc_out< sc_lv<24> > outp1_5_V_d0;
    sc_in< sc_lv<24> > outp1_5_V_q0;
    sc_out< sc_logic > outp1_5_V_we0;
    sc_out< sc_lv<12> > outp1_5_V_address1;
    sc_out< sc_logic > outp1_5_V_ce1;
    sc_out< sc_lv<24> > outp1_5_V_d1;
    sc_in< sc_lv<24> > outp1_5_V_q1;
    sc_out< sc_logic > outp1_5_V_we1;
    sc_out< sc_lv<12> > outp1_6_V_address0;
    sc_out< sc_logic > outp1_6_V_ce0;
    sc_out< sc_lv<24> > outp1_6_V_d0;
    sc_in< sc_lv<24> > outp1_6_V_q0;
    sc_out< sc_logic > outp1_6_V_we0;
    sc_out< sc_lv<12> > outp1_6_V_address1;
    sc_out< sc_logic > outp1_6_V_ce1;
    sc_out< sc_lv<24> > outp1_6_V_d1;
    sc_in< sc_lv<24> > outp1_6_V_q1;
    sc_out< sc_logic > outp1_6_V_we1;
    sc_out< sc_lv<12> > outp1_7_V_address0;
    sc_out< sc_logic > outp1_7_V_ce0;
    sc_out< sc_lv<24> > outp1_7_V_d0;
    sc_in< sc_lv<24> > outp1_7_V_q0;
    sc_out< sc_logic > outp1_7_V_we0;
    sc_out< sc_lv<12> > outp1_7_V_address1;
    sc_out< sc_logic > outp1_7_V_ce1;
    sc_out< sc_lv<24> > outp1_7_V_d1;
    sc_in< sc_lv<24> > outp1_7_V_q1;
    sc_out< sc_logic > outp1_7_V_we1;
    sc_out< sc_lv<12> > outp1_8_V_address0;
    sc_out< sc_logic > outp1_8_V_ce0;
    sc_out< sc_lv<24> > outp1_8_V_d0;
    sc_in< sc_lv<24> > outp1_8_V_q0;
    sc_out< sc_logic > outp1_8_V_we0;
    sc_out< sc_lv<12> > outp1_8_V_address1;
    sc_out< sc_logic > outp1_8_V_ce1;
    sc_out< sc_lv<24> > outp1_8_V_d1;
    sc_in< sc_lv<24> > outp1_8_V_q1;
    sc_out< sc_logic > outp1_8_V_we1;
    sc_out< sc_lv<12> > outp1_9_V_address0;
    sc_out< sc_logic > outp1_9_V_ce0;
    sc_out< sc_lv<24> > outp1_9_V_d0;
    sc_in< sc_lv<24> > outp1_9_V_q0;
    sc_out< sc_logic > outp1_9_V_we0;
    sc_out< sc_lv<12> > outp1_9_V_address1;
    sc_out< sc_logic > outp1_9_V_ce1;
    sc_out< sc_lv<24> > outp1_9_V_d1;
    sc_in< sc_lv<24> > outp1_9_V_q1;
    sc_out< sc_logic > outp1_9_V_we1;
    sc_out< sc_lv<12> > outp1_10_V_address0;
    sc_out< sc_logic > outp1_10_V_ce0;
    sc_out< sc_lv<24> > outp1_10_V_d0;
    sc_in< sc_lv<24> > outp1_10_V_q0;
    sc_out< sc_logic > outp1_10_V_we0;
    sc_out< sc_lv<12> > outp1_10_V_address1;
    sc_out< sc_logic > outp1_10_V_ce1;
    sc_out< sc_lv<24> > outp1_10_V_d1;
    sc_in< sc_lv<24> > outp1_10_V_q1;
    sc_out< sc_logic > outp1_10_V_we1;
    sc_out< sc_lv<12> > outp1_11_V_address0;
    sc_out< sc_logic > outp1_11_V_ce0;
    sc_out< sc_lv<24> > outp1_11_V_d0;
    sc_in< sc_lv<24> > outp1_11_V_q0;
    sc_out< sc_logic > outp1_11_V_we0;
    sc_out< sc_lv<12> > outp1_11_V_address1;
    sc_out< sc_logic > outp1_11_V_ce1;
    sc_out< sc_lv<24> > outp1_11_V_d1;
    sc_in< sc_lv<24> > outp1_11_V_q1;
    sc_out< sc_logic > outp1_11_V_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<24> > ap_var_for_const0;


    // Module declarations
    Bert_layer_dataflow_parent_loop_proc492(sc_module_name name);
    SC_HAS_PROCESS(Bert_layer_dataflow_parent_loop_proc492);

    ~Bert_layer_dataflow_parent_loop_proc492();

    sc_trace_file* mVcdFile;

    Bert_layer_dataflow_in_loop480* dataflow_in_loop480_U0;
    sc_signal< sc_lv<14> > dataflow_in_loop480_U0_v177_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v177_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v177_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v177_V_we0;
    sc_signal< sc_lv<14> > dataflow_in_loop480_U0_v177_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v177_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v177_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v177_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_1_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_1_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_1_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_1_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_1_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_1_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_1_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_1_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_2_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_2_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_2_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_2_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_2_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_2_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_2_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_2_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_3_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_3_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_3_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_3_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_3_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_3_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_3_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_3_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_4_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_4_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_4_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_4_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_4_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_4_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_4_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_4_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_5_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_5_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_5_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_5_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_5_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_5_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_5_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_5_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_6_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_6_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_6_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_6_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_6_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_6_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_6_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_6_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_7_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_7_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_7_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_7_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_7_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_7_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_7_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_7_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_8_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_8_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_8_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_8_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_8_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_8_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_8_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_8_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_9_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_9_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_9_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_9_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_9_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_9_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_9_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_9_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_10_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_10_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_10_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_10_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_10_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_10_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_10_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_10_V_we1;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_11_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_11_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_11_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_11_V_we0;
    sc_signal< sc_lv<18> > dataflow_in_loop480_U0_v178_11_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_11_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_v178_11_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_v178_11_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_0_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_0_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_0_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_0_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_0_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_0_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_0_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_0_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_1_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_1_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_1_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_1_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_1_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_1_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_1_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_1_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_2_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_2_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_2_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_2_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_2_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_2_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_2_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_2_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_3_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_3_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_3_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_3_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_3_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_3_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_3_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_3_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_4_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_4_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_4_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_4_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_4_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_4_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_4_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_4_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_5_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_5_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_5_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_5_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_5_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_5_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_5_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_5_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_6_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_6_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_6_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_6_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_6_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_6_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_6_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_6_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_7_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_7_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_7_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_7_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_7_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_7_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_7_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_7_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_8_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_8_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_8_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_8_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_8_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_8_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_8_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_8_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_9_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_9_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_9_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_9_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_9_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_9_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_9_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_9_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_10_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_10_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_10_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_10_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_10_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_10_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_10_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_10_V_we1;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_11_V_address0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_11_V_ce0;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_11_V_d0;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_11_V_we0;
    sc_signal< sc_lv<12> > dataflow_in_loop480_U0_outp1_11_V_address1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_11_V_ce1;
    sc_signal< sc_lv<24> > dataflow_in_loop480_U0_outp1_11_V_d1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_outp1_11_V_we1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_ap_start;
    sc_signal< sc_logic > dataflow_in_loop480_U0_ap_done;
    sc_signal< sc_logic > dataflow_in_loop480_U0_ap_ready;
    sc_signal< sc_logic > dataflow_in_loop480_U0_ap_idle;
    sc_signal< sc_logic > dataflow_in_loop480_U0_ap_continue;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<9> > loop_dataflow_input_count;
    sc_signal< sc_lv<9> > loop_dataflow_output_count;
    sc_signal< sc_lv<9> > bound_minus_1;
    sc_signal< sc_logic > dataflow_in_loop480_U0_start_full_n;
    sc_signal< sc_logic > dataflow_in_loop480_U0_start_write;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<24> ap_const_lv24_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bound_minus_1();
    void thread_dataflow_in_loop480_U0_ap_continue();
    void thread_dataflow_in_loop480_U0_ap_start();
    void thread_dataflow_in_loop480_U0_start_full_n();
    void thread_dataflow_in_loop480_U0_start_write();
    void thread_outp1_0_V_address0();
    void thread_outp1_0_V_address1();
    void thread_outp1_0_V_ce0();
    void thread_outp1_0_V_ce1();
    void thread_outp1_0_V_d0();
    void thread_outp1_0_V_d1();
    void thread_outp1_0_V_we0();
    void thread_outp1_0_V_we1();
    void thread_outp1_10_V_address0();
    void thread_outp1_10_V_address1();
    void thread_outp1_10_V_ce0();
    void thread_outp1_10_V_ce1();
    void thread_outp1_10_V_d0();
    void thread_outp1_10_V_d1();
    void thread_outp1_10_V_we0();
    void thread_outp1_10_V_we1();
    void thread_outp1_11_V_address0();
    void thread_outp1_11_V_address1();
    void thread_outp1_11_V_ce0();
    void thread_outp1_11_V_ce1();
    void thread_outp1_11_V_d0();
    void thread_outp1_11_V_d1();
    void thread_outp1_11_V_we0();
    void thread_outp1_11_V_we1();
    void thread_outp1_1_V_address0();
    void thread_outp1_1_V_address1();
    void thread_outp1_1_V_ce0();
    void thread_outp1_1_V_ce1();
    void thread_outp1_1_V_d0();
    void thread_outp1_1_V_d1();
    void thread_outp1_1_V_we0();
    void thread_outp1_1_V_we1();
    void thread_outp1_2_V_address0();
    void thread_outp1_2_V_address1();
    void thread_outp1_2_V_ce0();
    void thread_outp1_2_V_ce1();
    void thread_outp1_2_V_d0();
    void thread_outp1_2_V_d1();
    void thread_outp1_2_V_we0();
    void thread_outp1_2_V_we1();
    void thread_outp1_3_V_address0();
    void thread_outp1_3_V_address1();
    void thread_outp1_3_V_ce0();
    void thread_outp1_3_V_ce1();
    void thread_outp1_3_V_d0();
    void thread_outp1_3_V_d1();
    void thread_outp1_3_V_we0();
    void thread_outp1_3_V_we1();
    void thread_outp1_4_V_address0();
    void thread_outp1_4_V_address1();
    void thread_outp1_4_V_ce0();
    void thread_outp1_4_V_ce1();
    void thread_outp1_4_V_d0();
    void thread_outp1_4_V_d1();
    void thread_outp1_4_V_we0();
    void thread_outp1_4_V_we1();
    void thread_outp1_5_V_address0();
    void thread_outp1_5_V_address1();
    void thread_outp1_5_V_ce0();
    void thread_outp1_5_V_ce1();
    void thread_outp1_5_V_d0();
    void thread_outp1_5_V_d1();
    void thread_outp1_5_V_we0();
    void thread_outp1_5_V_we1();
    void thread_outp1_6_V_address0();
    void thread_outp1_6_V_address1();
    void thread_outp1_6_V_ce0();
    void thread_outp1_6_V_ce1();
    void thread_outp1_6_V_d0();
    void thread_outp1_6_V_d1();
    void thread_outp1_6_V_we0();
    void thread_outp1_6_V_we1();
    void thread_outp1_7_V_address0();
    void thread_outp1_7_V_address1();
    void thread_outp1_7_V_ce0();
    void thread_outp1_7_V_ce1();
    void thread_outp1_7_V_d0();
    void thread_outp1_7_V_d1();
    void thread_outp1_7_V_we0();
    void thread_outp1_7_V_we1();
    void thread_outp1_8_V_address0();
    void thread_outp1_8_V_address1();
    void thread_outp1_8_V_ce0();
    void thread_outp1_8_V_ce1();
    void thread_outp1_8_V_d0();
    void thread_outp1_8_V_d1();
    void thread_outp1_8_V_we0();
    void thread_outp1_8_V_we1();
    void thread_outp1_9_V_address0();
    void thread_outp1_9_V_address1();
    void thread_outp1_9_V_ce0();
    void thread_outp1_9_V_ce1();
    void thread_outp1_9_V_d0();
    void thread_outp1_9_V_d1();
    void thread_outp1_9_V_we0();
    void thread_outp1_9_V_we1();
    void thread_v177_V_address0();
    void thread_v177_V_address1();
    void thread_v177_V_ce0();
    void thread_v177_V_ce1();
    void thread_v177_V_d0();
    void thread_v177_V_d1();
    void thread_v177_V_we0();
    void thread_v177_V_we1();
    void thread_v178_10_V_address0();
    void thread_v178_10_V_address1();
    void thread_v178_10_V_ce0();
    void thread_v178_10_V_ce1();
    void thread_v178_10_V_d0();
    void thread_v178_10_V_d1();
    void thread_v178_10_V_we0();
    void thread_v178_10_V_we1();
    void thread_v178_11_V_address0();
    void thread_v178_11_V_address1();
    void thread_v178_11_V_ce0();
    void thread_v178_11_V_ce1();
    void thread_v178_11_V_d0();
    void thread_v178_11_V_d1();
    void thread_v178_11_V_we0();
    void thread_v178_11_V_we1();
    void thread_v178_1_V_address0();
    void thread_v178_1_V_address1();
    void thread_v178_1_V_ce0();
    void thread_v178_1_V_ce1();
    void thread_v178_1_V_d0();
    void thread_v178_1_V_d1();
    void thread_v178_1_V_we0();
    void thread_v178_1_V_we1();
    void thread_v178_2_V_address0();
    void thread_v178_2_V_address1();
    void thread_v178_2_V_ce0();
    void thread_v178_2_V_ce1();
    void thread_v178_2_V_d0();
    void thread_v178_2_V_d1();
    void thread_v178_2_V_we0();
    void thread_v178_2_V_we1();
    void thread_v178_3_V_address0();
    void thread_v178_3_V_address1();
    void thread_v178_3_V_ce0();
    void thread_v178_3_V_ce1();
    void thread_v178_3_V_d0();
    void thread_v178_3_V_d1();
    void thread_v178_3_V_we0();
    void thread_v178_3_V_we1();
    void thread_v178_4_V_address0();
    void thread_v178_4_V_address1();
    void thread_v178_4_V_ce0();
    void thread_v178_4_V_ce1();
    void thread_v178_4_V_d0();
    void thread_v178_4_V_d1();
    void thread_v178_4_V_we0();
    void thread_v178_4_V_we1();
    void thread_v178_5_V_address0();
    void thread_v178_5_V_address1();
    void thread_v178_5_V_ce0();
    void thread_v178_5_V_ce1();
    void thread_v178_5_V_d0();
    void thread_v178_5_V_d1();
    void thread_v178_5_V_we0();
    void thread_v178_5_V_we1();
    void thread_v178_6_V_address0();
    void thread_v178_6_V_address1();
    void thread_v178_6_V_ce0();
    void thread_v178_6_V_ce1();
    void thread_v178_6_V_d0();
    void thread_v178_6_V_d1();
    void thread_v178_6_V_we0();
    void thread_v178_6_V_we1();
    void thread_v178_7_V_address0();
    void thread_v178_7_V_address1();
    void thread_v178_7_V_ce0();
    void thread_v178_7_V_ce1();
    void thread_v178_7_V_d0();
    void thread_v178_7_V_d1();
    void thread_v178_7_V_we0();
    void thread_v178_7_V_we1();
    void thread_v178_8_V_address0();
    void thread_v178_8_V_address1();
    void thread_v178_8_V_ce0();
    void thread_v178_8_V_ce1();
    void thread_v178_8_V_d0();
    void thread_v178_8_V_d1();
    void thread_v178_8_V_we0();
    void thread_v178_8_V_we1();
    void thread_v178_9_V_address0();
    void thread_v178_9_V_address1();
    void thread_v178_9_V_ce0();
    void thread_v178_9_V_ce1();
    void thread_v178_9_V_d0();
    void thread_v178_9_V_d1();
    void thread_v178_9_V_we0();
    void thread_v178_9_V_we1();
    void thread_v178_V_address0();
    void thread_v178_V_address1();
    void thread_v178_V_ce0();
    void thread_v178_V_ce1();
    void thread_v178_V_d0();
    void thread_v178_V_d1();
    void thread_v178_V_we0();
    void thread_v178_V_we1();
};

}

using namespace ap_rtl;

#endif
