digraph "CFG for '_Z6kernelPiS_S_S_' function" {
	label="CFG for '_Z6kernelPiS_S_S_' function";

	Node0x4cbf4e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = shl nsw i32 %21, 11\l  %23 = add nsw i32 %22, %13\l  %24 = shl nsw i32 %13, 11\l  %25 = add nsw i32 %21, %24\l  %26 = icmp slt i32 %23, 4194304\l  %27 = icmp slt i32 %25, 4194304\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %42\l|{<s0>T|<s1>F}}"];
	Node0x4cbf4e0:s0 -> Node0x4cc3220;
	Node0x4cbf4e0:s1 -> Node0x4cc32b0;
	Node0x4cc3220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = sext i32 %23 to i64\l  %31 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %30\l  %32 = load i32, i32 addrspace(1)* %31, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %33 = shl nsw i32 %32, 1\l  %34 = sext i32 %25 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %34\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %37 = mul nsw i32 %33, %36\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %30\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %40 = sub nsw i32 %37, %39\l  %41 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %30\l  store i32 %40, i32 addrspace(1)* %41, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x4cc3220 -> Node0x4cc32b0;
	Node0x4cc32b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  ret void\l}"];
}
