INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/backend/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/frontend/Brch_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/lib/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/memory/LSU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/frontend/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/control/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/lib/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/memory/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/interfaces/memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/frontend/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/backend/regfile_32x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/misiri_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module misiri_top
WARNING: [VRFC 10-2938] 'mem_rdata' is already implicitly declared on line 175 [C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/misiri_top.v:193]
WARNING: [VRFC 10-3380] identifier 'alu_result' is used before its declaration [C:/Users/Ciudad Maderas/Documents/misiri-core/rtl/CORE/CORE.srcs/sources_1/misiri_top.v:120]
