# fast_adders_on_FPGA
Various fast adders implemented in SystemVerilog.
A modified UART is used to send and receive data to the adders.