# do {testbench_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:17:33 on Nov 27,2022
# vcom -93 -work xil_defaultlib ../../../../kt7.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:17:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:17:33 on Nov 27,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/vlg_cal.v ../../../../../../design/vlg_design.v ../../../../../../design/vlg_echo.v ../../../../../../design/vlg_en.v ../../../../../../design/vlg_trig.v ../../../../../../testbench/testbench_top.v 
# -- Skipping module vlg_cal
# -- Skipping module vlg_design
# -- Skipping module vlg_echo
# -- Skipping module vlg_en
# -- Skipping module vlg_trig
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 23:17:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:17:33 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:17:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
