<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: VDP1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Yaul<span id="projectnumber">&#160;Version 0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__MEMORY__MAP__VDP1__IO__REGISTERS.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle"><div class="title">VDP1<div class="ingroups"><a class="el" href="group__YAUL.html">libyaul</a> &raquo; <a class="el" href="group__MEMORY__MAP.html">Memory map</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:unionvdp1__ioregs"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#unionvdp1__ioregs">vdp1_ioregs</a></td></tr>
<tr class="memdesc:unionvdp1__ioregs"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register map.  <a href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#unionvdp1__ioregs">More...</a><br /></td></tr>
<tr class="separator:unionvdp1__ioregs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structvdp1__ioregs_8____unnamed64____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#structvdp1__ioregs_8____unnamed64____">vdp1_ioregs.__unnamed64__</a></td></tr>
<tr class="separator:structvdp1__ioregs_8____unnamed64____"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga924ec4d177956ebdfecf9a2246e75cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#ga924ec4d177956ebdfecf9a2246e75cf3">TVMR</a>&#160;&#160;&#160;0x0000UL</td></tr>
<tr class="memdesc:ga924ec4d177956ebdfecf9a2246e75cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:ga924ec4d177956ebdfecf9a2246e75cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0fbf1db2cdf23db21383c8364fbcc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#ga3b0fbf1db2cdf23db21383c8364fbcc6">FBCR</a>&#160;&#160;&#160;0x0002UL</td></tr>
<tr class="memdesc:ga3b0fbf1db2cdf23db21383c8364fbcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:ga3b0fbf1db2cdf23db21383c8364fbcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fc1dda0fc1da19d93d1182e69ced49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#gaa5fc1dda0fc1da19d93d1182e69ced49">PTMR</a>&#160;&#160;&#160;0x0004UL</td></tr>
<tr class="memdesc:gaa5fc1dda0fc1da19d93d1182e69ced49"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:gaa5fc1dda0fc1da19d93d1182e69ced49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96b907cc2f0319837e7daeb6ab78ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#ga4f96b907cc2f0319837e7daeb6ab78ca">EWDR</a>&#160;&#160;&#160;0x0006UL</td></tr>
<tr class="memdesc:ga4f96b907cc2f0319837e7daeb6ab78ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:ga4f96b907cc2f0319837e7daeb6ab78ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad910aeec26e932567da26104cec1787b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#gad910aeec26e932567da26104cec1787b">EWLR</a>&#160;&#160;&#160;0x0008UL</td></tr>
<tr class="memdesc:gad910aeec26e932567da26104cec1787b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:gad910aeec26e932567da26104cec1787b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa659db23d798c8ca8948c9339d588dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#gaa659db23d798c8ca8948c9339d588dda">EWRR</a>&#160;&#160;&#160;0x000AUL</td></tr>
<tr class="memdesc:gaa659db23d798c8ca8948c9339d588dda"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:gaa659db23d798c8ca8948c9339d588dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0e8269b91f3e0a87eeeb9cb0f77352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#ga8a0e8269b91f3e0a87eeeb9cb0f77352">ENDR</a>&#160;&#160;&#160;0x000CUL</td></tr>
<tr class="memdesc:ga8a0e8269b91f3e0a87eeeb9cb0f77352"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:ga8a0e8269b91f3e0a87eeeb9cb0f77352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6833558b52bf142723c59ad4800bdc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#ga6833558b52bf142723c59ad4800bdc05">EDSR</a>&#160;&#160;&#160;0x0010UL</td></tr>
<tr class="memdesc:ga6833558b52bf142723c59ad4800bdc05"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:ga6833558b52bf142723c59ad4800bdc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9645d4d22a8b17c4b88d1a7469ecbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#ga1f9645d4d22a8b17c4b88d1a7469ecbd">LOPR</a>&#160;&#160;&#160;0x0012UL</td></tr>
<tr class="memdesc:ga1f9645d4d22a8b17c4b88d1a7469ecbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:ga1f9645d4d22a8b17c4b88d1a7469ecbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ba22e1c097724849f36cf5737404e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#ga74ba22e1c097724849f36cf5737404e5">COPR</a>&#160;&#160;&#160;0x0014UL</td></tr>
<tr class="memdesc:ga74ba22e1c097724849f36cf5737404e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:ga74ba22e1c097724849f36cf5737404e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02278efc03080be05d6381fc146ff3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#ga02278efc03080be05d6381fc146ff3bf">MODR</a>&#160;&#160;&#160;0x0016UL</td></tr>
<tr class="memdesc:ga02278efc03080be05d6381fc146ff3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register.  <br /></td></tr>
<tr class="separator:ga02278efc03080be05d6381fc146ff3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaac5f98d7b4f8e63d3dcd7cd164472b15"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#unionvdp1__ioregs">vdp1_ioregs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#gaac5f98d7b4f8e63d3dcd7cd164472b15">vdp1_ioregs_t</a></td></tr>
<tr class="memdesc:gaac5f98d7b4f8e63d3dcd7cd164472b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDP1 I/O register map.  <br /></td></tr>
<tr class="separator:gaac5f98d7b4f8e63d3dcd7cd164472b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="unionvdp1__ioregs" id="unionvdp1__ioregs"></a>
<h2 class="memtitle"><span class="permalink"><a href="#unionvdp1__ioregs">&#9670;&#160;</a></span>vdp1_ioregs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union vdp1_ioregs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>VDP1 I/O register map. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#gab8584ad5ea42edf5301a4e3562b467e9" title="Base VDP1 address, for use with vdp1_ioregs.">VDP1_IOREG_BASE</a> </dd></dl>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3254baeb60efce2d66a5b066f34d70d2" name="a3254baeb60efce2d66a5b066f34d70d2"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
buffer[12]</td>
<td class="fielddoc">
VDP1 I/O register buffer. </td></tr>
<tr><td class="fieldtype">
<a id="ad88e8f6908f266576b882f622a5b1700" name="ad88e8f6908f266576b882f622a5b1700"></a>struct <a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#structvdp1__ioregs_8____unnamed64____">vdp1_ioregs.__unnamed64__</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structvdp1__ioregs_8____unnamed64____" id="structvdp1__ioregs_8____unnamed64____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structvdp1__ioregs_8____unnamed64____">&#9670;&#160;</a></span>vdp1_ioregs.__unnamed64__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct vdp1_ioregs.__unnamed64__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a59ed35fa8cfec2cf4432ddf343b5bd8c" name="a59ed35fa8cfec2cf4432ddf343b5bd8c"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
tvmr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a6230ff5210c3bbe1b592bc44fafb6512" name="a6230ff5210c3bbe1b592bc44fafb6512"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
fbcr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a80c3ff50fbb1563de3561f6360db73ba" name="a80c3ff50fbb1563de3561f6360db73ba"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ptmr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a9a58941ae79c595e40f2e49c730b2465" name="a9a58941ae79c595e40f2e49c730b2465"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ewdr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a41d4dd5b2d4c1c10b7f2df402b1127fa" name="a41d4dd5b2d4c1c10b7f2df402b1127fa"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ewlr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="adabe3581a92bf032a01b78f9a98e6e67" name="adabe3581a92bf032a01b78f9a98e6e67"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
ewrr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a2fe29fed6c5409aae24b1ff00ee5a089" name="a2fe29fed6c5409aae24b1ff00ee5a089"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
endr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a23fdd4eaec95b262954c2b9cb2c875d2" name="a23fdd4eaec95b262954c2b9cb2c875d2"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
edsr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a0533d7e6bbd502dee095ff54997b8626" name="a0533d7e6bbd502dee095ff54997b8626"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
lopr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="a1b094c7b9c1195a5b390ce4f0ba0398d" name="a1b094c7b9c1195a5b390ce4f0ba0398d"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
copr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
<tr><td class="fieldtype">
<a id="af24a9c67f7cc65238f288a24e3fab6df" name="af24a9c67f7cc65238f288a24e3fab6df"></a><a class="el" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></td>
<td class="fieldname">
modr</td>
<td class="fielddoc">
VDP1 I/O register. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga924ec4d177956ebdfecf9a2246e75cf3" name="ga924ec4d177956ebdfecf9a2246e75cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924ec4d177956ebdfecf9a2246e75cf3">&#9670;&#160;</a></span>TVMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TVMR&#160;&#160;&#160;0x0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga3b0fbf1db2cdf23db21383c8364fbcc6" name="ga3b0fbf1db2cdf23db21383c8364fbcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b0fbf1db2cdf23db21383c8364fbcc6">&#9670;&#160;</a></span>FBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FBCR&#160;&#160;&#160;0x0002UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa5fc1dda0fc1da19d93d1182e69ced49" name="gaa5fc1dda0fc1da19d93d1182e69ced49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5fc1dda0fc1da19d93d1182e69ced49">&#9670;&#160;</a></span>PTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTMR&#160;&#160;&#160;0x0004UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga4f96b907cc2f0319837e7daeb6ab78ca" name="ga4f96b907cc2f0319837e7daeb6ab78ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f96b907cc2f0319837e7daeb6ab78ca">&#9670;&#160;</a></span>EWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EWDR&#160;&#160;&#160;0x0006UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad910aeec26e932567da26104cec1787b" name="gad910aeec26e932567da26104cec1787b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad910aeec26e932567da26104cec1787b">&#9670;&#160;</a></span>EWLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EWLR&#160;&#160;&#160;0x0008UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa659db23d798c8ca8948c9339d588dda" name="gaa659db23d798c8ca8948c9339d588dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa659db23d798c8ca8948c9339d588dda">&#9670;&#160;</a></span>EWRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EWRR&#160;&#160;&#160;0x000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8a0e8269b91f3e0a87eeeb9cb0f77352" name="ga8a0e8269b91f3e0a87eeeb9cb0f77352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a0e8269b91f3e0a87eeeb9cb0f77352">&#9670;&#160;</a></span>ENDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENDR&#160;&#160;&#160;0x000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6833558b52bf142723c59ad4800bdc05" name="ga6833558b52bf142723c59ad4800bdc05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6833558b52bf142723c59ad4800bdc05">&#9670;&#160;</a></span>EDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDSR&#160;&#160;&#160;0x0010UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga1f9645d4d22a8b17c4b88d1a7469ecbd" name="ga1f9645d4d22a8b17c4b88d1a7469ecbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f9645d4d22a8b17c4b88d1a7469ecbd">&#9670;&#160;</a></span>LOPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOPR&#160;&#160;&#160;0x0012UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga74ba22e1c097724849f36cf5737404e5" name="ga74ba22e1c097724849f36cf5737404e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74ba22e1c097724849f36cf5737404e5">&#9670;&#160;</a></span>COPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COPR&#160;&#160;&#160;0x0014UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga02278efc03080be05d6381fc146ff3bf" name="ga02278efc03080be05d6381fc146ff3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02278efc03080be05d6381fc146ff3bf">&#9670;&#160;</a></span>MODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODR&#160;&#160;&#160;0x0016UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4" title="Specify offset x for address space.">VDP1</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gaac5f98d7b4f8e63d3dcd7cd164472b15" name="gaac5f98d7b4f8e63d3dcd7cd164472b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac5f98d7b4f8e63d3dcd7cd164472b15">&#9670;&#160;</a></span>vdp1_ioregs_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#unionvdp1__ioregs">vdp1_ioregs</a> <a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#gaac5f98d7b4f8e63d3dcd7cd164472b15">vdp1_ioregs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDP1 I/O register map. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__AREAS.html#gab8584ad5ea42edf5301a4e3562b467e9" title="Base VDP1 address, for use with vdp1_ioregs.">VDP1_IOREG_BASE</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
