#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb 11 09:02:04 2026
# Process ID: 4516
# Current directory: D:/project/fpga/ai1/02.adder01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5180 D:\project\fpga\ai1\02.adder01\02.adder01.xpr
# Log file: D:/project/fpga/ai1/02.adder01/vivado.log
# Journal file: D:/project/fpga/ai1/02.adder01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/fpga/ai1/02.adder01/02.adder01.xpr
update_compile_order -fileset sources_1
close_project
create_project 02_1.adder4 D:/project/fpga/ai1/02_1.adder4 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir D:/project/fpga/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/new
close [ open D:/project/fpga/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/new/adder4.v w ]
add_files D:/project/fpga/ai1/02_1.adder4/02_1.adder4.srcs/sources_1/new/adder4.v
update_compile_order -fileset sources_1
file mkdir D:/project/fpga/ai1/02_1.adder4/02_1.adder4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project/fpga/ai1/02_1.adder4/02_1.adder4.srcs/sim_1/new/adder4test.v w ]
add_files -fileset sim_1 D:/project/fpga/ai1/02_1.adder4/02_1.adder4.srcs/sim_1/new/adder4test.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder4test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse D:/vivado/class/s_sw_uart_copy1/s_sw_uart_copy1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc
launch_simulation
launch_simulation
launch_simulation
launch_simulation
add_files -norecurse {D:/project/fpga/ai1/02.adder01/02.adder01.srcs/sources_1/new/full_adder.v D:/project/fpga/ai1/02.adder01/02.adder01.srcs/sources_1/new/half_adder.v}
update_compile_order -fileset sources_1
launch_simulation
source adder4test.tcl
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/project/fpga/ai1/02_1.adder4/02_1.adder4.runs/impl_1/adder4.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/fpga/ai1/02_1.adder4/02_1.adder4.runs/impl_1/adder4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/fpga/ai1/02_1.adder4/02_1.adder4.runs/impl_1/adder4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
save_wave_config {D:/project/fpga/ai1/02_1.adder4/adder4test_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/project/fpga/ai1/02_1.adder4/adder4test_behav.wcfg
set_property xsim.view D:/project/fpga/ai1/02_1.adder4/adder4test_behav.wcfg [get_filesets sim_1]
close_sim
close_project
open_project D:/project/fpga/ai1/02.adder01/02.adder01.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_project
create_project 03.add4_sub D:/project/fpga/ai1/03.add4_sub -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files -fileset constrs_1 -norecurse D:/vivado/class/perfect_s_w_uart/perfect_s_w_uart.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc
file mkdir D:/project/fpga/ai1/03.add4_sub/03.add4_sub.srcs/sources_1/new
close [ open D:/project/fpga/ai1/03.add4_sub/03.add4_sub.srcs/sources_1/new/add4_sub4.v w ]
add_files D:/project/fpga/ai1/03.add4_sub/03.add4_sub.srcs/sources_1/new/add4_sub4.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/vivado/class/perfect_s_w_uart/perfect_s_w_uart.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/vivado/class/perfect_s_w_uart/perfect_s_w_uart.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc
add_files -fileset constrs_1 -norecurse D:/vivado/class/perfect_s_w_uart/perfect_s_w_uart.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc
launch_simulation
source add4_sub4.tcl
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/project/fpga/ai1/03.add4_sub/03.add4_sub.runs/impl_1/add4_sub4.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/fpga/ai1/03.add4_sub/03.add4_sub.runs/impl_1/add4_sub4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source add4_sub4.tcl
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/fpga/ai1/03.add4_sub/03.add4_sub.runs/impl_1/add4_sub4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/fpga/ai1/03.add4_sub/03.add4_sub.runs/impl_1/add4_sub4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_sim
close_project
create_project 04.mux_decoder_encoder D:/project/fpga/ai1/04.mux_decoder_encoder -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files -fileset constrs_1 -norecurse D:/vivado/class/perfect_s_w_uart/perfect_s_w_uart.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc
file mkdir D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sources_1/new
close [ open D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sources_1/new/mux.v w ]
add_files D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sources_1/new/mux.v
update_compile_order -fileset sources_1
file mkdir D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new/tb_mux2_1.v w ]
add_files -fileset sim_1 D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new/tb_mux2_1.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_mux2_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_mux2_1.tcl
launch_runs synth_1 -jobs 16
wait_on_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_sim
launch_simulation
source tb_mux2_1.tcl
close_sim
launch_simulation
source tb_mux2_1.tcl
close_sim
launch_simulation
source tb_mux2_1.tcl
reset_run synth_1
close_sim
launch_simulation
source tb_mux2_1.tcl
close [ open D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sources_1/new/decoder.v w ]
add_files D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sources_1/new/decoder.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new/decoder.v w ]
add_files -fileset sim_1 D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new/decoder.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new/decoder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new/decoder.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new/tb_decoder.v w ]
add_files -fileset sim_1 D:/project/fpga/ai1/04.mux_decoder_encoder/04.mux_decoder_encoder.srcs/sim_1/new/tb_decoder.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
