/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  reg [3:0] _06_;
  wire [20:0] _07_;
  reg [3:0] _08_;
  wire [5:0] _09_;
  wire [8:0] _10_;
  wire [3:0] _11_;
  wire [6:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [24:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire [9:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [4:0] celloutsig_0_73z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire [3:0] celloutsig_0_86z;
  wire [14:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [34:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_27z | celloutsig_0_29z);
  assign celloutsig_0_66z = ~(celloutsig_0_18z | celloutsig_0_35z[2]);
  assign celloutsig_0_1z = ~(in_data[47] | celloutsig_0_0z);
  assign celloutsig_0_54z = celloutsig_0_23z | ~(_01_);
  assign celloutsig_0_56z = celloutsig_0_38z | ~(_02_);
  assign celloutsig_0_72z = celloutsig_0_69z[3] | ~(celloutsig_0_64z);
  assign celloutsig_0_13z = celloutsig_0_0z | ~(celloutsig_0_3z[14]);
  assign celloutsig_0_18z = celloutsig_0_0z | ~(celloutsig_0_7z[4]);
  assign celloutsig_0_46z = celloutsig_0_33z ^ celloutsig_0_15z;
  assign celloutsig_1_7z = in_data[165] ^ celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_7z[5] ^ celloutsig_0_9z[3];
  assign celloutsig_0_22z = _03_ ^ celloutsig_0_11z[9];
  assign celloutsig_0_25z = _04_ ^ celloutsig_0_9z[7];
  reg [10:0] _26_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _26_ <= 11'h000;
    else _26_ <= { celloutsig_0_3z[8:0], celloutsig_0_1z, celloutsig_0_0z };
  assign { _07_[16], _01_, _07_[14:6] } = _26_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _06_ <= 4'h0;
    else _06_ <= { _05_[3:2], celloutsig_0_1z, celloutsig_0_16z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 4'h0;
    else _08_ <= celloutsig_0_17z[5:2];
  reg [5:0] _29_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _29_ <= 6'h00;
    else _29_ <= in_data[27:22];
  assign { _09_[5:4], _03_, _04_, _09_[1:0] } = _29_;
  reg [8:0] _30_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _30_ <= 9'h000;
    else _30_ <= celloutsig_0_8z[10:2];
  assign { _10_[8:7], _02_, _10_[5:0] } = _30_;
  reg [3:0] _31_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 4'h0;
    else _31_ <= { _03_, _04_, _09_[1:0] };
  assign { _11_[3:2], _05_[3:2] } = _31_;
  reg [6:0] _32_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _32_ <= 7'h00;
    else _32_ <= celloutsig_0_4z[6:0];
  assign { _00_, _12_[5:0] } = _32_;
  assign celloutsig_0_34z = { celloutsig_0_3z[5:3], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_15z } / { 1'h1, celloutsig_0_17z[4:0] };
  assign celloutsig_0_35z = { _10_[4:3], celloutsig_0_0z } / { 1'h1, celloutsig_0_7z[2], celloutsig_0_10z };
  assign celloutsig_0_36z = { celloutsig_0_9z[9:1], celloutsig_0_18z } / { 1'h1, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_8z[9:4], celloutsig_0_29z, celloutsig_0_25z } / { 1'h1, celloutsig_0_17z };
  assign celloutsig_0_4z = celloutsig_0_3z[13:6] / { 1'h1, in_data[55:54], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z[5:1], celloutsig_0_1z } / { 1'h1, celloutsig_0_4z[4:0] };
  assign celloutsig_0_8z = { in_data[69:58], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, in_data[15:3], in_data[0] };
  assign celloutsig_1_6z = { celloutsig_1_5z[8:3], celloutsig_1_4z } / { 1'h1, in_data[125:121], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_5z[10:3], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z } / { 1'h1, in_data[168:153] };
  assign celloutsig_1_13z = { celloutsig_1_8z[4], celloutsig_1_4z, celloutsig_1_0z } / { 1'h1, celloutsig_1_9z, in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_12z[29:5], celloutsig_1_15z, celloutsig_1_7z } / { 1'h1, celloutsig_1_8z[15:4], celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_8z[13:4] / { 1'h1, _07_[13:6], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_10z } / { 1'h1, celloutsig_0_8z[12:7] };
  assign celloutsig_0_3z = { in_data[54:33], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, in_data[54:31] };
  assign celloutsig_0_41z = celloutsig_0_8z[14:3] >= { in_data[66:56], celloutsig_0_14z };
  assign celloutsig_0_15z = { celloutsig_0_4z[3:2], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_0z } >= { celloutsig_0_9z[3:0], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_3z[5:4], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_12z } >= { in_data[44:37], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[81:77] <= in_data[81:77];
  assign celloutsig_0_59z = { celloutsig_0_20z[2:1], celloutsig_0_41z, _09_[5:4], _03_, _04_, _09_[1:0] } <= { _12_[5:1], celloutsig_0_54z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_37z };
  assign celloutsig_0_85z = { _06_[2:0], celloutsig_0_61z } <= _08_;
  assign celloutsig_1_0z = in_data[149:145] <= in_data[134:130];
  assign celloutsig_1_2z = in_data[155:150] <= { in_data[104:102], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[114:107], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z } <= { celloutsig_1_5z[9:0], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z } <= celloutsig_1_8z[11:8];
  assign celloutsig_1_17z = { celloutsig_1_8z[9], celloutsig_1_11z, celloutsig_1_16z } <= { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_38z = | { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_36z, celloutsig_0_28z };
  assign celloutsig_0_60z = | { _09_[4], _03_, _04_, _09_[1:0], celloutsig_0_25z };
  assign celloutsig_0_61z = | { _07_[10], _10_[8:7], _02_, _10_[5:0], _07_[16], _01_, _07_[14:6] };
  assign celloutsig_0_64z = | { _01_, _07_[14:7] };
  assign celloutsig_0_6z = | { celloutsig_0_3z[19:8], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = | in_data[142:135];
  assign celloutsig_1_14z = | { celloutsig_1_12z[3:2], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_12z = | celloutsig_0_8z[5:3];
  assign celloutsig_0_19z = | { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_23z = | celloutsig_0_3z[15:7];
  assign celloutsig_0_2z = | { in_data[86:81], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_29z = | { celloutsig_0_7z[4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_32z = | { celloutsig_0_3z[21:16], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_0_33z = ~^ celloutsig_0_4z;
  assign celloutsig_1_16z = ~^ { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_3z[21:6], celloutsig_0_17z };
  assign celloutsig_0_42z = ^ { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_32z };
  assign celloutsig_0_47z = ^ celloutsig_0_34z[2:0];
  assign celloutsig_1_1z = ^ { in_data[153:140], celloutsig_1_0z };
  assign celloutsig_1_4z = ^ in_data[101:99];
  assign celloutsig_1_11z = ^ { in_data[104:100], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_15z = ^ celloutsig_1_6z[3:1];
  assign celloutsig_0_10z = ^ celloutsig_0_9z[8:1];
  assign celloutsig_0_28z = ^ { _10_[5:3], _09_[5:4], _03_, _04_, _09_[1:0] };
  assign celloutsig_0_69z = { celloutsig_0_26z[7:3], celloutsig_0_42z, celloutsig_0_59z, celloutsig_0_46z, celloutsig_0_61z, celloutsig_0_47z } <<< { celloutsig_0_26z[7:0], celloutsig_0_27z, celloutsig_0_38z };
  assign celloutsig_0_73z = { celloutsig_0_40z[2:0], celloutsig_0_60z, celloutsig_0_47z } <<< { celloutsig_0_18z, celloutsig_0_66z, celloutsig_0_66z, celloutsig_0_56z, celloutsig_0_13z };
  assign celloutsig_0_9z = { _07_[14:6], celloutsig_0_2z } <<< { _01_, _07_[14:6] };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_17z } <<< celloutsig_1_6z[5:2];
  assign celloutsig_0_26z = celloutsig_0_8z[11:0] <<< { celloutsig_0_9z[9:2], celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_0_86z = celloutsig_0_73z[3:0] ~^ { celloutsig_0_9z[7:6], celloutsig_0_42z, celloutsig_0_72z };
  assign celloutsig_1_5z = in_data[140:129] ~^ { in_data[106:102], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[135:115], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z } ~^ { in_data[124:103], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_17z[3:1], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_15z } ~^ { celloutsig_0_7z[0], celloutsig_0_17z };
  assign _05_[1:0] = { celloutsig_0_1z, celloutsig_0_16z };
  assign { _07_[20], _07_[17], _07_[15], _07_[5:0] } = { celloutsig_0_27z, celloutsig_0_25z, _01_, celloutsig_0_7z };
  assign _09_[3:2] = { _03_, _04_ };
  assign _10_[6] = _02_;
  assign _11_[1:0] = _05_[3:2];
  assign _12_[6] = _00_;
  assign { out_data[131:128], out_data[122:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
