Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 18 09:37:10 2025
| Host         : Gralerfics running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_ddr3_uart_timing_summary_routed.rpt -pb hdmi_ddr3_uart_timing_summary_routed.pb -rpx hdmi_ddr3_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_ddr3_uart
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         2           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  2           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               2           
PDRC-190   Warning           Suboptimally placed synchronized register chain            14          
TIMING-16  Warning           Large setup violation                                      36          
TIMING-18  Warning           Missing input or output delay                              1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                          16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.969     -540.010                    107                19208        0.064        0.000                      0                19172       -0.245       -1.234                       9                  8505  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
clk                                                                                                                                                              {0.000 10.000}       20.000          50.000          
ddr3_clock/inst/clk_in1                                                                                                                                          {0.000 10.000}       20.000          50.000          
  clk_out1_ddr3_clock                                                                                                                                            {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
    mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
      oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 2.500}        5.000           200.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 2.500}        5.000           200.000         
    pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
      clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
  clkfbout_ddr3_clock                                                                                                                                            {0.000 10.000}       20.000          50.000          
hdmi_clock/inst/clk_in1                                                                                                                                          {0.000 10.000}       20.000          50.000          
  clk_out1_clock                                                                                                                                                 {0.000 3.368}        6.737           148.438         
  clk_out2_clock                                                                                                                                                 {0.000 0.674}        1.347           742.188         
  clkfbout_clock                                                                                                                                                 {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   10.809        0.000                      0                 5530        0.078        0.000                      0                 5530        9.146        0.000                       0                  2789  
ddr3_clock/inst/clk_in1                                                                                                                                                                                                                                                                                            7.000        0.000                       0                     1  
  clk_out1_ddr3_clock                                                                                                                                                  2.434        0.000                      0                  126        0.119        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.001        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 8.266        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               8.252        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.412        0.000                      0                    1        0.336        0.000                      0                    1        0.715        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  1.026        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 8.405        0.000                      0                   44        0.088        0.000                      0                   44        2.850        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.029        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               8.857        0.000                      0                   48        0.092        0.000                      0                   48        2.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.189        0.000                      0                    4        0.411        0.000                      0                    4        1.026        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               3.863        0.000                      0                   36        0.090        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    1.203        0.000                      0                    4        0.406        0.000                      0                    4        1.026        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               3.877        0.000                      0                   36        0.084        0.000                      0                   36        0.000        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        2.624        0.000                      0                12561        0.064        0.000                      0                12561        2.850        0.000                       0                  5185  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                     8  
  clkfbout_ddr3_clock                                                                                                                                                                                                                                                                                             18.408        0.000                       0                     3  
hdmi_clock/inst/clk_in1                                                                                                                                                                                                                                                                                            7.000        0.000                       0                     1  
  clk_out1_clock                                                                                                                                                      -0.295       -0.566                      2                  433        0.121        0.000                      0                  433        2.514        0.000                       0                   274  
  clk_out2_clock                                                                                                                                                                                                                                                                                                  -0.245       -1.234                       9                    10  
  clkfbout_clock                                                                                                                                                                                                                                                                                                  20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  clk                                                                                                                                                              8.807        0.000                      0                    7                                                                        
clk_pll_i                                                                                                                                                  clk_out1_ddr3_clock                                                                                                                                             15.020        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        7.817        0.000                      0                    8       38.119        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        6.564        0.000                      0                    8       38.907        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.982        0.000                      0                    1        0.678        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.699        0.000                      0                   12        0.095        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.699        0.000                      0                   13        0.082        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.699        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.699        0.000                      0                   15        0.095        0.000                      0                   15  
clk                                                                                                                                                        clk_pll_i                                                                                                                                                       18.807        0.000                      0                    7                                                                        
clk_out1_ddr3_clock                                                                                                                                        clk_pll_i                                                                                                                                                       17.482        0.000                      0                   12        0.129        0.000                      0                   12  
clk_out1_clock                                                                                                                                             clk_pll_i                                                                                                                                                        5.643        0.000                      0                   10                                                                        
clk_pll_i                                                                                                                                                  clk_out1_clock                                                                                                                                                  -5.969     -175.626                     36                   46        0.122        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_out1_clock          -5.380     -363.818                     69                   69        0.524        0.000                      0                   69  
**async_default**  clk_pll_i          clk_pll_i                4.741        0.000                      0                  122        0.401        0.000                      0                  122  
**default**        clk_pll_i                                   1.699        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_pll_i                                 
(none)               clk_pll_i            clk                  
(none)               clk_pll_i            clk_out1_clock       
(none)                                    clk_out1_ddr3_clock  
(none)               clk_pll_i            clk_out1_ddr3_clock  
(none)                                    clk_pll_i            
(none)               clk                  clk_pll_i            
(none)               clk_out1_clock       clk_pll_i            
(none)               clk_pll_i            clk_pll_i            
(none)               mem_refclk           clk_pll_i            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_out1_ddr3_clock                       
(none)               clk_out2_clock                            
(none)               clk_pll_i                                 
(none)               clkfbout_clock                            
(none)               clkfbout_ddr3_clock                       
(none)               freq_refclk                               
(none)               pll_clkfbout                              
(none)                                    clk                  
(none)                                    clk_pll_i            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.809ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_1_d_multiplier_sint_mul_adder_20_io_r_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 0.484ns (5.498%)  route 8.319ns (94.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 24.407 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.308    13.623    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y174       FDCE                                         r  sdr/reg_1_d_multiplier_sint_mul_adder_20_io_r_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.272    24.407    sdr/clk
    SLICE_X101Y174       FDCE                                         r  sdr/reg_1_d_multiplier_sint_mul_adder_20_io_r_reg[39]/C
                         clock pessimism              0.228    24.635    
                         clock uncertainty           -0.035    24.600    
    SLICE_X101Y174       FDCE (Setup_fdce_C_CE)      -0.168    24.432    sdr/reg_1_d_multiplier_sint_mul_adder_20_io_r_reg[39]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 10.809    

Slack (MET) :             10.809ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_1_d_multiplier_sint_mul_adder_20_io_r_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 0.484ns (5.498%)  route 8.319ns (94.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 24.407 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.308    13.623    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y174       FDCE                                         r  sdr/reg_1_d_multiplier_sint_mul_adder_20_io_r_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.272    24.407    sdr/clk
    SLICE_X101Y174       FDCE                                         r  sdr/reg_1_d_multiplier_sint_mul_adder_20_io_r_reg[40]/C
                         clock pessimism              0.228    24.635    
                         clock uncertainty           -0.035    24.600    
    SLICE_X101Y174       FDCE (Setup_fdce_C_CE)      -0.168    24.432    sdr/reg_1_d_multiplier_sint_mul_adder_20_io_r_reg[40]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 10.809    

Slack (MET) :             10.809ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[33]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 0.484ns (5.498%)  route 8.319ns (94.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 24.407 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.308    13.623    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y174       FDCE                                         r  sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.272    24.407    sdr/clk
    SLICE_X101Y174       FDCE                                         r  sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[33]/C
                         clock pessimism              0.228    24.635    
                         clock uncertainty           -0.035    24.600    
    SLICE_X101Y174       FDCE (Setup_fdce_C_CE)      -0.168    24.432    sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[33]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 10.809    

Slack (MET) :             10.809ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 0.484ns (5.498%)  route 8.319ns (94.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 24.407 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.308    13.623    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y174       FDCE                                         r  sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.272    24.407    sdr/clk
    SLICE_X101Y174       FDCE                                         r  sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[34]/C
                         clock pessimism              0.228    24.635    
                         clock uncertainty           -0.035    24.600    
    SLICE_X101Y174       FDCE (Setup_fdce_C_CE)      -0.168    24.432    sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[34]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 10.809    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_14_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.484ns (5.568%)  route 8.209ns (94.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 24.408 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.198    13.513    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_14_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.273    24.408    sdr/clk
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_14_reg[39]/C
                         clock pessimism              0.228    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.168    24.433    sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_14_reg[39]
  -------------------------------------------------------------------
                         required time                         24.433    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_15_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.484ns (5.568%)  route 8.209ns (94.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 24.408 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.198    13.513    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_15_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.273    24.408    sdr/clk
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_15_reg[40]/C
                         clock pessimism              0.228    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.168    24.433    sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_15_reg[40]
  -------------------------------------------------------------------
                         required time                         24.433    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_24_reg[35]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.484ns (5.568%)  route 8.209ns (94.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 24.408 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.198    13.513    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_24_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.273    24.408    sdr/clk
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_24_reg[35]/C
                         clock pessimism              0.228    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.168    24.433    sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_24_reg[35]
  -------------------------------------------------------------------
                         required time                         24.433    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_24_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.484ns (5.568%)  route 8.209ns (94.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 24.408 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.198    13.513    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_24_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.273    24.408    sdr/clk
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_24_reg[40]/C
                         clock pessimism              0.228    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.168    24.433    sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_24_reg[40]
  -------------------------------------------------------------------
                         required time                         24.433    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_25_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.484ns (5.568%)  route 8.209ns (94.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 24.408 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.198    13.513    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_25_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.273    24.408    sdr/clk
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_25_reg[39]/C
                         clock pessimism              0.228    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.168    24.433    sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_25_reg[39]
  -------------------------------------------------------------------
                         required time                         24.433    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_25_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.484ns (5.568%)  route 8.209ns (94.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 24.408 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.522     4.820    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.379     5.199 f  <hidden>
                         net (fo=4, routed)           1.011     6.210    sdr/wr_rst_busy
    SLICE_X151Y170       LUT2 (Prop_lut2_I1_O)        0.105     6.315 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_1/O
                         net (fo=2648, routed)        7.198    13.513    sdr/reg_25_valid_chain_reg[0]_0
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_25_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    J19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.273    24.408    sdr/clk
    SLICE_X101Y173       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_25_reg[40]/C
                         clock pessimism              0.228    24.636    
                         clock uncertainty           -0.035    24.601    
    SLICE_X101Y173       FDCE (Setup_fdce_C_CE)      -0.168    24.433    sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_25_reg[40]
  -------------------------------------------------------------------
                         required time                         24.433    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 10.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 itime_us_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_8_d_to_sfixed_1_io_o_reg[4]_srl9_sdr_reg_8_d_constant_22_opt_io_o_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.585     1.528    clk_IBUF_BUFG
    SLICE_X121Y164       FDCE                                         r  itime_us_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y164       FDCE (Prop_fdce_C_Q)         0.141     1.669 r  itime_us_reg[12]/Q
                         net (fo=2, routed)           0.067     1.736    sdr/itime_us_reg[4]
    SLICE_X120Y164       SRL16E                                       r  sdr/reg_8_d_to_sfixed_1_io_o_reg[4]_srl9_sdr_reg_8_d_constant_22_opt_io_o_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.855     2.048    sdr/clk
    SLICE_X120Y164       SRL16E                                       r  sdr/reg_8_d_to_sfixed_1_io_o_reg[4]_srl9_sdr_reg_8_d_constant_22_opt_io_o_reg_c/CLK
                         clock pessimism             -0.507     1.541    
    SLICE_X120Y164       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.658    sdr/reg_8_d_to_sfixed_1_io_o_reg[4]_srl9_sdr_reg_8_d_constant_22_opt_io_o_reg_c
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.192%)  route 0.228ns (61.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.609     1.552    <hidden>
    SLICE_X153Y169       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y169       FDRE (Prop_fdre_C_Q)         0.141     1.693 r  <hidden>
                         net (fo=2, routed)           0.228     1.921    <hidden>
    RAMB36_X8Y34         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.915     2.108    <hidden>
    RAMB36_X8Y34         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.484     1.624    
    RAMB36_X8Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.807    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sdr/reg_22_d_constant_21_opt_io_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_23_d_constant_21_opt_io_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.583     1.526    sdr/clk
    SLICE_X131Y168       FDCE                                         r  sdr/reg_22_d_constant_21_opt_io_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y168       FDCE (Prop_fdce_C_Q)         0.141     1.667 r  sdr/reg_22_d_constant_21_opt_io_o_reg[7]/Q
                         net (fo=1, routed)           0.055     1.722    sdr/reg_22_d_constant_20_opt_io_o[7]
    SLICE_X131Y168       FDCE                                         r  sdr/reg_23_d_constant_21_opt_io_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.852     2.045    sdr/clk
    SLICE_X131Y168       FDCE                                         r  sdr/reg_23_d_constant_21_opt_io_o_reg[7]/C
                         clock pessimism             -0.519     1.526    
    SLICE_X131Y168       FDCE (Hold_fdce_C_D)         0.078     1.604    sdr/reg_23_d_constant_21_opt_io_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sdr/reg_0_d_multiplier_3_sint_mul_adder_26_io_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_3_tc_io_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.585     1.528    sdr/clk
    SLICE_X133Y167       FDCE                                         r  sdr/reg_0_d_multiplier_3_sint_mul_adder_26_io_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y167       FDCE (Prop_fdce_C_Q)         0.141     1.669 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_26_io_r_reg[12]/Q
                         net (fo=1, routed)           0.055     1.724    sdr/reg_0_d_multiplier_3_sint_mul_adder_26_io_r_reg_n_0_[12]
    SLICE_X133Y167       FDCE                                         r  sdr/reg_0_d_multiplier_3_tc_io_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.854     2.047    sdr/clk
    SLICE_X133Y167       FDCE                                         r  sdr/reg_0_d_multiplier_3_tc_io_o_reg[0]/C
                         clock pessimism             -0.519     1.528    
    SLICE_X133Y167       FDCE (Hold_fdce_C_D)         0.078     1.606    sdr/reg_0_d_multiplier_3_tc_io_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.610     1.553    <hidden>
    SLICE_X155Y168       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y168       FDRE (Prop_fdre_C_Q)         0.141     1.694 r  <hidden>
                         net (fo=2, routed)           0.055     1.749    <hidden>
    SLICE_X155Y168       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.880     2.073    <hidden>
    SLICE_X155Y168       FDRE                                         r  <hidden>
                         clock pessimism             -0.520     1.553    
    SLICE_X155Y168       FDRE (Hold_fdre_C_D)         0.076     1.629    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.634     1.577    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.141     1.718 r  <hidden>
                         net (fo=1, routed)           0.055     1.773    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.905     2.098    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>
                         clock pessimism             -0.521     1.577    
    SLICE_X157Y170       FDRE (Hold_fdre_C_D)         0.075     1.652    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sdr/reg_0_d_multiplier_3_sint_mul_adder_16_io_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_3_sint_mul_adder_22_io_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.577     1.520    sdr/clk
    SLICE_X119Y173       FDCE                                         r  sdr/reg_0_d_multiplier_3_sint_mul_adder_16_io_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y173       FDCE (Prop_fdce_C_Q)         0.141     1.661 r  sdr/reg_0_d_multiplier_3_sint_mul_adder_16_io_r_reg[11]/Q
                         net (fo=1, routed)           0.055     1.716    sdr/reg_0_d_multiplier_3_sint_mul_adder_16_io_r_reg_n_0_[11]
    SLICE_X119Y173       FDCE                                         r  sdr/reg_0_d_multiplier_3_sint_mul_adder_22_io_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.845     2.038    sdr/clk
    SLICE_X119Y173       FDCE                                         r  sdr/reg_0_d_multiplier_3_sint_mul_adder_22_io_r_reg[11]/C
                         clock pessimism             -0.518     1.520    
    SLICE_X119Y173       FDCE (Hold_fdce_C_D)         0.075     1.595    sdr/reg_0_d_multiplier_3_sint_mul_adder_22_io_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.635     1.578    <hidden>
    SLICE_X157Y169       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y169       FDRE (Prop_fdre_C_Q)         0.141     1.719 r  <hidden>
                         net (fo=1, routed)           0.055     1.774    <hidden>
    SLICE_X157Y169       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.905     2.099    <hidden>
    SLICE_X157Y169       FDRE                                         r  <hidden>
                         clock pessimism             -0.521     1.578    
    SLICE_X157Y169       FDRE (Hold_fdre_C_D)         0.075     1.653    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sdr/reg_0_d_multiplier_1_sint_mul_adder_6_io_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_1_sint_mul_adder_17_io_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.583     1.526    sdr/clk
    SLICE_X109Y164       FDCE                                         r  sdr/reg_0_d_multiplier_1_sint_mul_adder_6_io_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y164       FDCE (Prop_fdce_C_Q)         0.141     1.667 r  sdr/reg_0_d_multiplier_1_sint_mul_adder_6_io_r_reg[24]/Q
                         net (fo=1, routed)           0.055     1.722    sdr/reg_0_d_multiplier_1_sint_mul_adder_6_io_r_reg_n_0_[24]
    SLICE_X109Y164       FDCE                                         r  sdr/reg_0_d_multiplier_1_sint_mul_adder_17_io_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.852     2.046    sdr/clk
    SLICE_X109Y164       FDCE                                         r  sdr/reg_0_d_multiplier_1_sint_mul_adder_17_io_r_reg[24]/C
                         clock pessimism             -0.520     1.526    
    SLICE_X109Y164       FDCE (Hold_fdce_C_D)         0.075     1.601    sdr/reg_0_d_multiplier_1_sint_mul_adder_17_io_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sdr/reg_0_d_multiplier_4_sint_mul_adder_6_io_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdr/reg_0_d_multiplier_4_sint_mul_adder_17_io_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.579     1.522    sdr/clk
    SLICE_X119Y171       FDCE                                         r  sdr/reg_0_d_multiplier_4_sint_mul_adder_6_io_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y171       FDCE (Prop_fdce_C_Q)         0.141     1.663 r  sdr/reg_0_d_multiplier_4_sint_mul_adder_6_io_r_reg[13]/Q
                         net (fo=1, routed)           0.055     1.718    sdr/reg_0_d_multiplier_4_sint_mul_adder_6_io_r_reg_n_0_[13]
    SLICE_X119Y171       FDCE                                         r  sdr/reg_0_d_multiplier_4_sint_mul_adder_17_io_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.848     2.041    sdr/clk
    SLICE_X119Y171       FDCE                                         r  sdr/reg_0_d_multiplier_4_sint_mul_adder_17_io_r_reg[13]/C
                         clock pessimism             -0.519     1.522    
    SLICE_X119Y171       FDCE (Hold_fdce_C_D)         0.075     1.597    sdr/reg_0_d_multiplier_4_sint_mul_adder_17_io_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y34    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y35    <hidden>
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X123Y159  cnt_1us_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X123Y163  cnt_1us_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X123Y162  cnt_1us_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X123Y162  cnt_1us_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X123Y163  cnt_1us_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X123Y164  cnt_1us_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X123Y163  cnt_1us_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X150Y173  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X150Y173  <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X150Y173  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X150Y173  <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X116Y169  sdr/reg_0_d_multiplier_1_sint_mul_adder_8_io_r_reg[27]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X116Y169  sdr/reg_0_d_multiplier_1_sint_mul_adder_8_io_r_reg[27]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X112Y171  sdr/reg_0_d_multiplier_3_sint_mul_adder_23_io_r_reg[18]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X112Y171  sdr/reg_0_d_multiplier_3_sint_mul_adder_23_io_r_reg[18]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X112Y171  sdr/reg_0_d_multiplier_3_sint_mul_adder_23_io_r_reg[19]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X112Y171  sdr/reg_0_d_multiplier_3_sint_mul_adder_23_io_r_reg[19]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X150Y173  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X150Y173  <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X150Y173  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X150Y173  <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X116Y169  sdr/reg_0_d_multiplier_1_sint_mul_adder_8_io_r_reg[27]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X116Y169  sdr/reg_0_d_multiplier_1_sint_mul_adder_8_io_r_reg[27]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X112Y171  sdr/reg_0_d_multiplier_3_sint_mul_adder_23_io_r_reg[18]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X112Y171  sdr/reg_0_d_multiplier_3_sint_mul_adder_23_io_r_reg[18]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X112Y171  sdr/reg_0_d_multiplier_3_sint_mul_adder_23_io_r_reg[19]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X112Y171  sdr/reg_0_d_multiplier_3_sint_mul_adder_23_io_r_reg[19]_srl2_sdr_reg_1_d_constant_22_opt_io_o_reg_c/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clock/inst/clk_in1
  To Clock:  ddr3_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clock/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ddr3_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ddr3_clock
  To Clock:  clk_out1_ddr3_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.630ns (31.129%)  route 1.394ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 6.275 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     3.406    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.273     6.275    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.067     6.342    
                         clock uncertainty           -0.079     6.263    
    SLICE_X42Y175        FDRE (Setup_fdre_C_R)       -0.423     5.840    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.630ns (31.129%)  route 1.394ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 6.275 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     3.406    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.273     6.275    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.067     6.342    
                         clock uncertainty           -0.079     6.263    
    SLICE_X42Y175        FDRE (Setup_fdre_C_R)       -0.423     5.840    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.630ns (31.129%)  route 1.394ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 6.275 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     3.406    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.273     6.275    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.067     6.342    
                         clock uncertainty           -0.079     6.263    
    SLICE_X42Y175        FDRE (Setup_fdre_C_R)       -0.423     5.840    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.630ns (31.129%)  route 1.394ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 6.275 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     3.406    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X43Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.273     6.275    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.067     6.342    
                         clock uncertainty           -0.079     6.263    
    SLICE_X43Y175        FDRE (Setup_fdre_C_R)       -0.352     5.911    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.630ns (31.129%)  route 1.394ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 6.275 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     3.406    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X43Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.273     6.275    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.067     6.342    
                         clock uncertainty           -0.079     6.263    
    SLICE_X43Y175        FDRE (Setup_fdre_C_R)       -0.352     5.911    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.630ns (31.129%)  route 1.394ns (68.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 6.275 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     3.406    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X43Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.273     6.275    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.067     6.342    
                         clock uncertainty           -0.079     6.263    
    SLICE_X43Y175        FDRE (Setup_fdre_C_R)       -0.352     5.911    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.630ns (34.483%)  route 1.197ns (65.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 6.348 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.301     3.209    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.346     6.348    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.067     6.415    
                         clock uncertainty           -0.079     6.336    
    SLICE_X41Y175        FDRE (Setup_fdre_C_R)       -0.352     5.984    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.630ns (34.483%)  route 1.197ns (65.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 6.348 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.301     3.209    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.346     6.348    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.067     6.415    
                         clock uncertainty           -0.079     6.336    
    SLICE_X41Y175        FDRE (Setup_fdre_C_R)       -0.352     5.984    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.630ns (34.483%)  route 1.197ns (65.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 6.348 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.301     3.209    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.346     6.348    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.067     6.415    
                         clock uncertainty           -0.079     6.336    
    SLICE_X41Y175        FDRE (Setup_fdre_C_R)       -0.352     5.984    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_ddr3_clock rise@5.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.630ns (34.483%)  route 1.197ns (65.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 6.348 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.398     1.780 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.896     2.676    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X41Y175        LUT2 (Prop_lut2_I0_O)        0.232     2.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.301     3.209    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.346     6.348    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.067     6.415    
                         clock uncertainty           -0.079     6.336    
    SLICE_X41Y175        FDRE (Setup_fdre_C_R)       -0.352     5.984    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  2.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.841%)  route 0.066ns (26.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     0.603    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y175        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/Q
                         net (fo=2, routed)           0.066     0.810    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
    SLICE_X40Y175        LUT6 (Prop_lut6_I0_O)        0.045     0.855 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X40Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.870     0.871    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X40Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism             -0.256     0.616    
    SLICE_X40Y175        FDRE (Hold_fdre_C_D)         0.120     0.736    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_fdre_C_Q)         0.164     0.737 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.837     0.839    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.267     0.573    
    SLICE_X48Y174        FDRE (Hold_fdre_C_D)         0.060     0.633    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.479%)  route 0.132ns (41.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.132     0.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X42Y175        LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.891    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838     0.840    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism             -0.255     0.586    
    SLICE_X42Y175        FDRE (Hold_fdre_C_D)         0.121     0.707    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.008%)  route 0.145ns (40.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     0.603    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X40Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.164     0.767 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.145     0.912    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X40Y175        LUT4 (Prop_lut4_I2_O)        0.045     0.957 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     0.957    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X40Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.870     0.871    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X40Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.234     0.638    
    SLICE_X40Y175        FDRE (Hold_fdre_C_D)         0.121     0.759    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.725%)  route 0.102ns (44.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     0.603    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X39Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y174        FDRE (Prop_fdre_C_Q)         0.128     0.731 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.102     0.832    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X41Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.870     0.871    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism             -0.256     0.616    
    SLICE_X41Y174        FDRE (Hold_fdre_C_D)         0.013     0.629    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.981%)  route 0.129ns (44.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     0.603    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X40Y174        FDSE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDSE (Prop_fdse_C_Q)         0.164     0.767 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.129     0.896    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X40Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.870     0.871    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X40Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                         clock pessimism             -0.269     0.603    
    SLICE_X40Y174        FDRE (Hold_fdre_C_D)         0.063     0.666    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.187ns (49.382%)  route 0.192ns (50.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/Q
                         net (fo=8, routed)           0.192     0.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
    SLICE_X42Y175        LUT5 (Prop_lut5_I1_O)        0.046     0.951 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/p_0_in__0[4]
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.838     0.840    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism             -0.255     0.586    
    SLICE_X42Y175        FDRE (Hold_fdre_C_D)         0.131     0.717    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589     0.591    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y157       FDPE (Prop_fdpe_C_Q)         0.141     0.732 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/Q
                         net (fo=1, routed)           0.157     0.889    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][10]
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.861    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X113Y157       FDPE (Hold_fdpe_C_D)         0.061     0.652    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589     0.591    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y158       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y158       FDPE (Prop_fdpe_C_Q)         0.141     0.732 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/Q
                         net (fo=1, routed)           0.157     0.889    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][12]
    SLICE_X113Y158       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.861    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y158       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X113Y158       FDPE (Hold_fdpe_C_D)         0.061     0.652    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ddr3_clock rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.706%)  route 0.161ns (53.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.590     0.592    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y154       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y154       FDPE (Prop_fdpe_C_Q)         0.141     0.733 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                         net (fo=1, routed)           0.161     0.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    SLICE_X114Y154       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.862    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y154       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X114Y154       FDPE (Hold_fdpe_C_D)         0.061     0.653    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ddr3_clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr3_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    ddr3_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X48Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y174    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X1Y3        ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.250       0.179      PHASER_REF_X1Y3       ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y3       ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X1Y3        ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y3       ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y3       ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y14   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y14   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y15   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y15   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y176  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y176  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y177  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y177  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y179  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y179  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y180  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y180  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y183  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y183  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.379     4.062    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     4.434 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     4.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.506    13.121    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.379     4.062    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     4.434 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     4.854    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.506    13.121    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.379     4.062    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     4.434 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     4.853    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.506    13.121    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.379     4.062    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     4.434 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     4.853    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.506    13.121    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.308ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     4.060    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     4.432 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     4.853    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    13.161    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                  8.308    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     4.060    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     4.432 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     4.852    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    13.161    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     4.060    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     4.432 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     4.851    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    13.161    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     4.060    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     4.432 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     4.851    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    13.161    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     4.066    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     4.438 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     4.859    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    13.169    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.311ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 13.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.529 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.683 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     4.066    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     4.438 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     4.858    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    11.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.683    
                         clock uncertainty           -0.056    13.627    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.458    13.169    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  8.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.198 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.198    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.127    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.297    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.427 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.627    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.104    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.297    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.427 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.627    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.104    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.297    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.427 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     2.628    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.104    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.297    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.427 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     2.628    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.104    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.295    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.425 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.625    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.094    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.295    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.425 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.625    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.094    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     2.294    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.424 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.624    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     2.294    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.424 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.624    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.050 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.140 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.295    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.425 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     2.626    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.146    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.462 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.462    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.140    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     2.094    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y176  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y177  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y179  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y180  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y183  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y184  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y185  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y186  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y188  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y188  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y189  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y189  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y190  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y190  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y191  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y191  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y195  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y195  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.393     4.067    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     4.439 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     4.860    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.506    13.112    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  8.252    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.393     4.067    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     4.439 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     4.859    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.506    13.112    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                  8.253    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.393     4.067    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     4.439 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     4.858    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.506    13.112    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.393     4.067    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     4.439 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     4.858    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.506    13.112    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.112    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     4.065    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     4.437 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     4.858    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    13.152    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     4.065    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     4.437 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     4.857    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    13.152    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  8.295    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     4.065    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y190        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y190        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     4.437 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     4.858    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    13.154    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     4.071    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     4.443 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     4.864    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    13.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     4.065    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     4.437 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     4.856    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    13.152    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     3.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     3.674 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     4.065    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     4.437 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     4.856    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    11.959    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    13.353 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    13.498 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.498    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.176    13.674    
                         clock uncertainty           -0.056    13.618    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    13.152    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  8.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.192 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.192    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.121    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     2.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.426 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.626    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.098    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     2.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.426 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.626    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.098    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     2.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.426 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     2.627    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.098    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     2.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.426 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     2.627    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.098    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.293    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.423 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.623    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.293    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.423 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.623    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.293    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.423 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     2.624    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[3])
                                                     -0.048     2.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D7[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.297    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y196        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y196        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.427 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.627    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d7[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D7[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D7[0])
                                                     -0.048     2.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D7[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.044 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.297    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y196        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y196        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.427 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.627    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d7[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D7[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.140    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.360 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.456 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.134    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D7[1])
                                                     -0.048     2.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y188  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y189  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y190  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y191  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y195  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y196  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y197  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y198  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 4.479 - 2.500 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     2.113    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     2.735 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.397     3.132    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     4.479    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.134     4.613    
                         clock uncertainty           -0.060     4.554    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     4.545    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          4.545    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     0.853    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.166 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     1.312    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     1.144    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.292     0.853    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     0.976    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y3      ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y3        ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y3        ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y3      ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y3      ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y3      ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y3      ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y14   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y14   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y158  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y151  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y150  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y152  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y153  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y154  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y155  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y156  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y159  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y160  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.596ns (41.693%)  route 0.833ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           0.833     5.761    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.674    
                         clock uncertainty           -0.060    14.615    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.166    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.406ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.596ns (41.723%)  route 0.832ns (58.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           0.832     5.760    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.674    
                         clock uncertainty           -0.060    14.615    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    14.166    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  8.406    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.596ns (41.750%)  route 0.832ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           0.832     5.759    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.674    
                         clock uncertainty           -0.060    14.615    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.166    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.596ns (47.468%)  route 0.660ns (52.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.660     5.587    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.674    
                         clock uncertainty           -0.060    14.615    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.166    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 14.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    14.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.672    
                         clock uncertainty           -0.060    14.613    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.164    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 14.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    14.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.672    
                         clock uncertainty           -0.060    14.613    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.164    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 14.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    14.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.672    
                         clock uncertainty           -0.060    14.613    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.164    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    14.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.673    
                         clock uncertainty           -0.060    14.614    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.165    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[17]
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    14.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.673    
                         clock uncertainty           -0.060    14.614    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.165    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[19]
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    14.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197    14.673    
                         clock uncertainty           -0.060    14.614    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.165    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  8.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     2.889 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     3.037    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.930    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     2.889 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     3.037    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.930    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     2.889 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     3.037    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.930    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     2.889 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     3.038    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.930    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     3.274    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.931    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.950    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     3.274    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.931    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.950    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     3.274    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.931    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.950    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.611%)  route 0.149ns (51.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[0]
                         net (fo=1, routed)           0.149     3.041    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     3.274    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.931    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.950    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y152        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.930    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y152        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.930    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y151   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y150   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y152   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y153   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y154   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y155   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y156   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y159   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y160   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y163  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y169  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y170  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y164  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y165  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y166  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y167  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y168  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y171  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y172  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y170        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y170        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y170        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.367     5.284    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196    14.650    
                         clock uncertainty           -0.060    14.591    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    14.142    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  8.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     2.882 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     3.030    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.260    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.919    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.938    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     2.882 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     3.030    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.260    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.919    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.938    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     2.882 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     3.030    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.260    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.919    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.938    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     2.882 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     3.031    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.260    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.919    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.938    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.261    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.920    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.939    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.261    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.920    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.939    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.261    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.920    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.939    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.611%)  route 0.149ns (51.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[0]
                         net (fo=1, routed)           0.149     3.034    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.261    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.920    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.939    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y164        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.260    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.919    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.938    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y164        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.260    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.919    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.938    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y163   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y169   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y170   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y164   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y165   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y166   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y167   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y168   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y171   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 7.461 - 2.500 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     4.853 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     5.342 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     5.717    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.501 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.125 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336     7.461    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.227     7.689    
                         clock uncertainty           -0.060     7.629    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.723     6.906    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 7.461 - 2.500 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     4.853 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     5.332 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     5.700    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.501 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.125 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336     7.461    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.227     7.689    
                         clock uncertainty           -0.060     7.629    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.707     6.922    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 7.461 - 2.500 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     4.853 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     5.332 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     5.700    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.501 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.125 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336     7.461    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.227     7.689    
                         clock uncertainty           -0.060     7.629    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.707     6.922    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 7.461 - 2.500 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     4.853 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     5.342 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     5.717    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     4.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.501 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.125 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336     7.461    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.227     7.689    
                         clock uncertainty           -0.060     7.629    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.564     7.065    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.065    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  1.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.207 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.553 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     3.701    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.579 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     3.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.371     3.383    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.093     3.290    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.701    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.207 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.553 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     3.702    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.579 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     3.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.371     3.383    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.093     3.290    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.207 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.558 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     3.715    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.579 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     3.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.371     3.383    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.113     3.270    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.207 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.558 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     3.715    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.579 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     3.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.371     3.383    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.113     3.270    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y182  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y182  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y176  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y177  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y178  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y179  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y180  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y183  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y184  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y185  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        3.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.667    
                         clock uncertainty           -0.060     9.608    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.159    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.667    
                         clock uncertainty           -0.060     9.608    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.159    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.667    
                         clock uncertainty           -0.060     9.608    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.159    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 9.471 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y179        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     9.471    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.668    
                         clock uncertainty           -0.060     9.609    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 9.471 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y179        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     9.471    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.668    
                         clock uncertainty           -0.060     9.609    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 9.471 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y179        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     9.471    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.668    
                         clock uncertainty           -0.060     9.609    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 9.471 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y180        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     9.471    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.668    
                         clock uncertainty           -0.060     9.609    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 9.471 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y180        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     9.471    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.668    
                         clock uncertainty           -0.060     9.609    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 9.471 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     5.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y180        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     9.471    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.668    
                         clock uncertainty           -0.060     9.609    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.331ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.331    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     4.927 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     5.295    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.197     9.667    
                         clock uncertainty           -0.060     9.608    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449     9.159    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     2.889 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     3.037    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.928    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     2.889 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     3.037    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.928    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     2.889 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     3.037    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.928    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     2.889 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     3.038    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.928    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.929    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.948    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.929    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.948    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.929    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.948    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.611%)  route 0.149ns (51.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[0]
                         net (fo=1, routed)           0.149     3.041    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.929    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.948    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y176        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.928    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.751 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     2.892 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     3.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y176        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.343     2.928    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y176   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y177   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y178   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y179   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y180   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y183   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y184   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y185   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y186   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 7.465 - 2.500 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     4.842 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     5.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     5.706    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     4.464    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.491 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350     7.465    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.226     7.692    
                         clock uncertainty           -0.060     7.632    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.723     6.909    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 7.465 - 2.500 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     4.842 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     5.321 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     5.689    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     4.464    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.491 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350     7.465    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.226     7.692    
                         clock uncertainty           -0.060     7.632    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.707     6.925    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 7.465 - 2.500 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     4.842 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     5.321 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     5.689    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     4.464    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.491 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350     7.465    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.226     7.692    
                         clock uncertainty           -0.060     7.632    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.707     6.925    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 7.465 - 2.500 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     4.842 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     5.331 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     5.706    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     4.464    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.491 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350     7.465    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.226     7.692    
                         clock uncertainty           -0.060     7.632    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.564     7.068    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  1.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.751ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.200 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.546 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     3.694    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.570 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     3.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.369     3.381    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.093     3.288    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.751ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.200 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.546 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     3.695    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.570 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     3.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.369     3.381    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.093     3.288    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.751ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.200 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.551 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     3.708    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.570 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     3.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.369     3.381    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.113     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.751ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.200 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.551 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     3.708    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.570 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     3.751    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.369     3.381    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.113     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.440    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y194  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y194  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y188  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y189  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y190  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y191  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y192  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y195  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y196  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y197  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.670    
                         clock uncertainty           -0.060     9.611    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.162    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.670    
                         clock uncertainty           -0.060     9.611    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.162    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.670    
                         clock uncertainty           -0.060     9.611    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.162    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 9.475 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y191        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351     9.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.671    
                         clock uncertainty           -0.060     9.612    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.163    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 9.475 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y191        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351     9.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.671    
                         clock uncertainty           -0.060     9.612    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.163    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 9.475 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y191        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351     9.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.671    
                         clock uncertainty           -0.060     9.612    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.163    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 9.475 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y192        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351     9.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.671    
                         clock uncertainty           -0.060     9.612    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.163    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 9.475 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y192        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351     9.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.671    
                         clock uncertainty           -0.060     9.612    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.163    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 9.475 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y192        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351     9.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.671    
                         clock uncertainty           -0.060     9.612    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.163    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.320 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.320    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     4.916 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     5.284    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.196     9.670    
                         clock uncertainty           -0.060     9.611    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449     9.162    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  3.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     2.882 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     3.030    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.927    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.946    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     2.882 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     3.030    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.927    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.946    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     2.882 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     3.030    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.927    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.946    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     2.882 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     3.031    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.927    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.946    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y198        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.269    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.928    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y198        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.269    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.928    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y198        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.269    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.928    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y188        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.927    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.946    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y188        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.927    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.946    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     2.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.744    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     2.885 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     3.033    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y188        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.341     2.927    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.946    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y188   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y189   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y190   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y191   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y192   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y195   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y196   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y197   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y198   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         10.000      8.408      BUFHCE_X1Y36     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.694ns (10.380%)  route 5.992ns (89.620%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          1.115    10.343    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.315    13.286    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.507    
                         clock uncertainty           -0.063    13.444    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476    12.968    <hidden>
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.694ns (10.380%)  route 5.992ns (89.620%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          1.115    10.343    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.315    13.286    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.507    
                         clock uncertainty           -0.063    13.444    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476    12.968    <hidden>
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.694ns (10.441%)  route 5.953ns (89.559%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          1.075    10.304    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.315    13.286    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.507    
                         clock uncertainty           -0.063    13.444    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.476    12.968    <hidden>
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.694ns (10.506%)  route 5.912ns (89.494%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          1.034    10.263    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.315    13.286    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.507    
                         clock uncertainty           -0.063    13.444    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.476    12.968    <hidden>
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.694ns (10.506%)  route 5.912ns (89.494%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          1.034    10.263    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.315    13.286    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.507    
                         clock uncertainty           -0.063    13.444    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.476    12.968    <hidden>
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 0.694ns (10.569%)  route 5.873ns (89.431%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          0.995    10.224    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.315    13.286    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.507    
                         clock uncertainty           -0.063    13.444    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    12.968    <hidden>
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.694ns (10.691%)  route 5.797ns (89.309%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          0.920    10.149    <hidden>
    RAMB36_X3Y36         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.311    13.282    <hidden>
    RAMB36_X3Y36         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.503    
                         clock uncertainty           -0.063    13.440    
    RAMB36_X3Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    12.964    <hidden>
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.694ns (10.724%)  route 5.778ns (89.276%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          0.900    10.129    <hidden>
    RAMB36_X3Y36         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.311    13.282    <hidden>
    RAMB36_X3Y36         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.503    
                         clock uncertainty           -0.063    13.440    
    RAMB36_X3Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476    12.964    <hidden>
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.694ns (10.724%)  route 5.778ns (89.276%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 13.282 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          0.900    10.129    <hidden>
    RAMB36_X3Y36         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.311    13.282    <hidden>
    RAMB36_X3Y36         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.503    
                         clock uncertainty           -0.063    13.440    
    RAMB36_X3Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476    12.964    <hidden>
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 0.694ns (10.718%)  route 5.781ns (89.282%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 13.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.471     3.657    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X155Y194       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.379     4.036 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=26, routed)          1.719     5.755    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1_0
    SLICE_X148Y162       LUT6 (Prop_lut6_I1_O)        0.105     5.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_INST_0/O
                         net (fo=13, routed)          0.553     6.413    ddr3_ctrl/app_rd_data_valid
    SLICE_X146Y162       LUT2 (Prop_lut2_I1_O)        0.105     6.518 r  ddr3_ctrl/ddr3_tx_fifo_i_1/O
                         net (fo=4, routed)           2.606     9.124    <hidden>
    SLICE_X72Y181        LUT2 (Prop_lut2_I0_O)        0.105     9.229 r  <hidden>
                         net (fo=62, routed)          0.903    10.132    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.315    13.286    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.221    13.507    
                         clock uncertainty           -0.063    13.444    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    12.968    <hidden>
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  2.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.641     1.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.141     1.600 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=91, routed)          0.216     1.816    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD2
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.914     2.029    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.531     1.498    
    SLICE_X158Y161       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.752    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.641     1.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.141     1.600 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=91, routed)          0.216     1.816    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD2
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.914     2.029    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism             -0.531     1.498    
    SLICE_X158Y161       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.752    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.641     1.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.141     1.600 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=91, routed)          0.216     1.816    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD2
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.914     2.029    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.531     1.498    
    SLICE_X158Y161       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.752    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.641     1.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.141     1.600 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=91, routed)          0.216     1.816    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD2
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.914     2.029    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB_D1/CLK
                         clock pessimism             -0.531     1.498    
    SLICE_X158Y161       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.752    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.641     1.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.141     1.600 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=91, routed)          0.216     1.816    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD2
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.914     2.029    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMC/CLK
                         clock pessimism             -0.531     1.498    
    SLICE_X158Y161       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.752    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.641     1.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.141     1.600 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=91, routed)          0.216     1.816    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD2
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.914     2.029    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y161       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism             -0.531     1.498    
    SLICE_X158Y161       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.752    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.641     1.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.141     1.600 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=91, routed)          0.216     1.816    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD2
    SLICE_X158Y161       RAMS32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.914     2.029    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y161       RAMS32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMD/CLK
                         clock pessimism             -0.531     1.498    
    SLICE_X158Y161       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.752    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMD
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.641     1.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X161Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.141     1.600 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=91, routed)          0.216     1.816    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/ADDRD2
    SLICE_X158Y161       RAMS32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.914     2.029    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/WCLK
    SLICE_X158Y161       RAMS32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMD_D1/CLK
                         clock pessimism             -0.531     1.498    
    SLICE_X158Y161       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.752    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ddr3_rx_buffer/ddr3_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.339%)  route 0.273ns (56.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.618     1.436    ddr3_rx_buffer/CLK
    SLICE_X154Y151       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y151       FDCE (Prop_fdce_C_Q)         0.164     1.600 r  ddr3_rx_buffer/ddr3_wr_addr_reg[11]/Q
                         net (fo=3, routed)           0.273     1.873    ddr3_ctrl/ddr3_wr_ctrl0/Q[8]
    SLICE_X154Y148       LUT5 (Prop_lut5_I0_O)        0.045     1.918 r  ddr3_ctrl/ddr3_wr_ctrl0/u_mig_ddr3_i_18/O
                         net (fo=1, routed)           0.000     1.918    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[11]
    SLICE_X154Y148       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.896     2.011    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X154Y148       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[11]/C
                         clock pessimism             -0.297     1.714    
    SLICE_X154Y148       FDRE (Hold_fdre_C_D)         0.120     1.834    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.807%)  route 0.126ns (47.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.614     1.432    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X149Y188       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y188       FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]/Q
                         net (fo=3, routed)           0.126     1.699    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11/DIB0
    SLICE_X146Y187       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.883     1.998    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11/WCLK
    SLICE_X146Y187       RAMD32                                       r  ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.531     1.468    
    SLICE_X146Y187       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.614    ddr3_ctrl/u_mig_ddr3/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y14     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y14    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y15     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y15    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y176     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y177     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y179     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y3   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y3  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y3        ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y3        ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y12  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y13  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y14   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y14   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y14  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y15   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y15   ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ddr3_clock
  To Clock:  clkfbout_ddr3_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ddr3_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ddr3_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    ddr3_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  ddr3_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clock/inst/clk_in1
  To Clock:  hdmi_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clock/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hdmi_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            2  Failing Endpoints,  Worst Slack       -0.295ns,  Total Violation       -0.566ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.295ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.610ns (25.726%)  route 4.648ns (74.274%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 8.045 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           1.493     6.448    <hidden>
    SLICE_X56Y181        LUT4 (Prop_lut4_I2_O)        0.105     6.553 r  <hidden>
                         net (fo=30, routed)          0.172     6.725    <hidden>
    SLICE_X56Y181        LUT5 (Prop_lut5_I2_O)        0.105     6.830 r  <hidden>
                         net (fo=2, routed)           0.977     7.807    <hidden>
    RAMB36_X4Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.306     8.045    <hidden>
    RAMB36_X4Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.067     8.112    
                         clock uncertainty           -0.214     7.898    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     7.511    <hidden>
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 -0.295    

Slack (VIOLATED) :        -0.271ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.610ns (25.841%)  route 4.620ns (74.159%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 8.042 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           1.493     6.448    <hidden>
    SLICE_X56Y181        LUT4 (Prop_lut4_I2_O)        0.105     6.553 r  <hidden>
                         net (fo=30, routed)          0.176     6.729    <hidden>
    SLICE_X56Y181        LUT5 (Prop_lut5_I2_O)        0.105     6.834 r  <hidden>
                         net (fo=2, routed)           0.945     7.779    <hidden>
    RAMB36_X4Y36         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.303     8.042    <hidden>
    RAMB36_X4Y36         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.067     8.109    
                         clock uncertainty           -0.214     7.895    
    RAMB36_X4Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     7.508    <hidden>
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.610ns (27.104%)  route 4.330ns (72.896%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 8.057 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           1.493     6.448    <hidden>
    SLICE_X56Y181        LUT4 (Prop_lut4_I2_O)        0.105     6.553 r  <hidden>
                         net (fo=30, routed)          0.172     6.725    <hidden>
    SLICE_X56Y181        LUT5 (Prop_lut5_I2_O)        0.105     6.830 r  <hidden>
                         net (fo=2, routed)           0.659     7.488    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.318     8.057    <hidden>
    RAMB36_X3Y37         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.067     8.124    
                         clock uncertainty           -0.214     7.910    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     7.523    <hidden>
  -------------------------------------------------------------------
                         required time                          7.523    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 1.610ns (27.292%)  route 4.289ns (72.708%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 8.054 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           1.493     6.448    <hidden>
    SLICE_X56Y181        LUT4 (Prop_lut4_I2_O)        0.105     6.553 r  <hidden>
                         net (fo=30, routed)          0.176     6.729    <hidden>
    SLICE_X56Y181        LUT5 (Prop_lut5_I2_O)        0.105     6.834 r  <hidden>
                         net (fo=2, routed)           0.614     7.448    <hidden>
    RAMB36_X3Y36         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.315     8.054    <hidden>
    RAMB36_X3Y36         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.067     8.121    
                         clock uncertainty           -0.214     7.907    
    RAMB36_X3Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     7.520    <hidden>
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.505ns (25.534%)  route 4.389ns (74.466%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 8.018 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           2.057     7.012    <hidden>
    SLICE_X57Y181        LUT6 (Prop_lut6_I2_O)        0.105     7.117 r  <hidden>
                         net (fo=2, routed)           0.325     7.442    <hidden>
    SLICE_X57Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.279     8.018    <hidden>
    SLICE_X57Y181        FDRE                                         r  <hidden>
                         clock pessimism              0.067     8.085    
                         clock uncertainty           -0.214     7.872    
    SLICE_X57Y181        FDRE (Setup_fdre_C_D)       -0.063     7.809    <hidden>
  -------------------------------------------------------------------
                         required time                          7.809    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.505ns (25.552%)  route 4.385ns (74.448%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 8.018 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           2.057     7.012    <hidden>
    SLICE_X57Y181        LUT6 (Prop_lut6_I2_O)        0.105     7.117 r  <hidden>
                         net (fo=2, routed)           0.321     7.438    <hidden>
    SLICE_X57Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.279     8.018    <hidden>
    SLICE_X57Y181        FDRE                                         r  <hidden>
                         clock pessimism              0.067     8.085    
                         clock uncertainty           -0.214     7.872    
    SLICE_X57Y181        FDRE (Setup_fdre_C_D)       -0.063     7.809    <hidden>
  -------------------------------------------------------------------
                         required time                          7.809    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.610ns (27.713%)  route 4.200ns (72.287%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 8.017 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           1.493     6.448    <hidden>
    SLICE_X56Y181        LUT4 (Prop_lut4_I2_O)        0.105     6.553 r  <hidden>
                         net (fo=30, routed)          0.304     6.857    <hidden>
    SLICE_X55Y180        LUT4 (Prop_lut4_I2_O)        0.105     6.962 r  <hidden>
                         net (fo=2, routed)           0.396     7.358    <hidden>
    SLICE_X55Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.278     8.017    <hidden>
    SLICE_X55Y180        FDRE                                         r  <hidden>
                         clock pessimism              0.067     8.084    
                         clock uncertainty           -0.214     7.871    
    SLICE_X55Y180        FDRE (Setup_fdre_C_D)       -0.059     7.812    <hidden>
  -------------------------------------------------------------------
                         required time                          7.812    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.610ns (27.321%)  route 4.283ns (72.679%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.020 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           1.493     6.448    <hidden>
    SLICE_X56Y181        LUT4 (Prop_lut4_I2_O)        0.105     6.553 r  <hidden>
                         net (fo=30, routed)          0.783     7.336    <hidden>
    SLICE_X56Y166        LUT5 (Prop_lut5_I2_O)        0.105     7.441 r  <hidden>
                         net (fo=1, routed)           0.000     7.441    <hidden>
    SLICE_X56Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.281     8.020    <hidden>
    SLICE_X56Y166        FDRE                                         r  <hidden>
                         clock pessimism              0.067     8.087    
                         clock uncertainty           -0.214     7.874    
    SLICE_X56Y166        FDRE (Setup_fdre_C_D)        0.072     7.946    <hidden>
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.505ns (26.608%)  route 4.151ns (73.392%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.016 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           1.551     6.506    <hidden>
    SLICE_X62Y180        LUT3 (Prop_lut3_I1_O)        0.105     6.611 r  <hidden>
                         net (fo=16, routed)          0.593     7.204    <hidden>
    SLICE_X62Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.277     8.016    <hidden>
    SLICE_X62Y185        FDRE                                         r  <hidden>
                         clock pessimism              0.067     8.083    
                         clock uncertainty           -0.214     7.870    
    SLICE_X62Y185        FDRE (Setup_fdre_C_CE)      -0.136     7.734    <hidden>
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.505ns (26.608%)  route 4.151ns (73.392%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 8.016 - 6.737 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.545     1.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDCE (Prop_fdce_C_Q)         0.379     1.927 f  u_hdmi_driver/u_vga_driver/cnt_v_reg[1]/Q
                         net (fo=6, routed)           0.625     2.552    u_hdmi_driver/u_vga_driver/cnt_v_reg[1]
    SLICE_X5Y180         LUT1 (Prop_lut1_I0_O)        0.105     2.657 r  u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.657    u_hdmi_driver/u_vga_driver/v_addr0_carry_i_3_n_0
    SLICE_X5Y180         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     3.110 f  u_hdmi_driver/u_vga_driver/v_addr0_carry/O[2]
                         net (fo=1, routed)           0.660     3.770    u_hdmi_driver/u_vga_driver/v_addr0[3]
    SLICE_X4Y180         LUT6 (Prop_lut6_I0_O)        0.253     4.023 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8/O
                         net (fo=1, routed)           0.460     4.483    u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_8_n_0
    SLICE_X4Y181         LUT6 (Prop_lut6_I1_O)        0.105     4.588 f  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_5/O
                         net (fo=23, routed)          0.262     4.850    u_hdmi_driver/u_vga_driver/vga_de_reg_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I5_O)        0.105     4.955 r  u_hdmi_driver/u_vga_driver/ddr3_tx_fifo_i_2/O
                         net (fo=8, routed)           1.551     6.506    <hidden>
    SLICE_X62Y180        LUT3 (Prop_lut3_I1_O)        0.105     6.611 r  <hidden>
                         net (fo=16, routed)          0.593     7.204    <hidden>
    SLICE_X62Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     8.426    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944     4.482 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180     6.662    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.277     8.016    <hidden>
    SLICE_X62Y185        FDRE                                         r  <hidden>
                         clock pessimism              0.067     8.083    
                         clock uncertainty           -0.214     7.870    
    SLICE_X62Y185        FDRE (Setup_fdre_C_CE)      -0.136     7.734    <hidden>
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  0.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.557     0.559    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  <hidden>
                         net (fo=1, routed)           0.055     0.755    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.824     0.826    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
                         clock pessimism             -0.268     0.559    
    SLICE_X85Y181        FDRE (Hold_fdre_C_D)         0.075     0.634    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.573     0.575    <hidden>
    SLICE_X58Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_fdre_C_Q)         0.141     0.716 r  <hidden>
                         net (fo=1, routed)           0.064     0.780    <hidden>
    SLICE_X58Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.841     0.843    <hidden>
    SLICE_X58Y180        FDRE                                         r  <hidden>
                         clock pessimism             -0.269     0.575    
    SLICE_X58Y180        FDRE (Hold_fdre_C_D)         0.075     0.650    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.554     0.556    <hidden>
    SLICE_X86Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y178        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=1, routed)           0.064     0.761    <hidden>
    SLICE_X86Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.822     0.823    <hidden>
    SLICE_X86Y178        FDRE                                         r  <hidden>
                         clock pessimism             -0.268     0.556    
    SLICE_X86Y178        FDRE (Hold_fdre_C_D)         0.075     0.631    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.557     0.559    <hidden>
    SLICE_X84Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y181        FDRE (Prop_fdre_C_Q)         0.164     0.723 f  <hidden>
                         net (fo=1, routed)           0.048     0.771    <hidden>
    SLICE_X85Y181        LUT3 (Prop_lut3_I0_O)        0.045     0.816 r  <hidden>
                         net (fo=1, routed)           0.000     0.816    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.824     0.826    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.572    
    SLICE_X85Y181        FDRE (Hold_fdre_C_D)         0.092     0.664    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.572     0.574    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y181        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  <hidden>
                         net (fo=1, routed)           0.055     0.793    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.840     0.842    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
                         clock pessimism             -0.269     0.574    
    SLICE_X62Y181        FDRE (Hold_fdre_C_D)         0.064     0.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.573     0.575    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y182        FDRE (Prop_fdre_C_Q)         0.164     0.739 r  <hidden>
                         net (fo=1, routed)           0.055     0.794    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.841     0.843    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
                         clock pessimism             -0.269     0.575    
    SLICE_X62Y182        FDRE (Hold_fdre_C_D)         0.064     0.639    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.573     0.575    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y182        FDRE (Prop_fdre_C_Q)         0.164     0.739 r  <hidden>
                         net (fo=1, routed)           0.055     0.794    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.841     0.843    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
                         clock pessimism             -0.269     0.575    
    SLICE_X62Y182        FDRE (Hold_fdre_C_D)         0.064     0.639    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.572     0.574    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y181        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  <hidden>
                         net (fo=1, routed)           0.055     0.793    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.840     0.842    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
                         clock pessimism             -0.269     0.574    
    SLICE_X62Y181        FDRE (Hold_fdre_C_D)         0.060     0.634    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.577     0.579    <hidden>
    SLICE_X60Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y184        FDRE (Prop_fdre_C_Q)         0.164     0.743 r  <hidden>
                         net (fo=1, routed)           0.055     0.798    <hidden>
    SLICE_X60Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.845     0.847    <hidden>
    SLICE_X60Y184        FDRE                                         r  <hidden>
                         clock pessimism             -0.269     0.579    
    SLICE_X60Y184        FDRE (Hold_fdre_C_D)         0.060     0.639    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.573     0.575    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y182        FDRE (Prop_fdre_C_Q)         0.164     0.739 r  <hidden>
                         net (fo=1, routed)           0.055     0.794    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.841     0.843    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
                         clock pessimism             -0.269     0.575    
    SLICE_X62Y182        FDRE (Hold_fdre_C_D)         0.060     0.635    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { hdmi_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.737       4.567      RAMB36_X3Y36     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.737       4.567      RAMB36_X3Y37     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.737       4.567      RAMB36_X4Y36     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.737       4.567      RAMB36_X4Y37     <hidden>
Min Period        n/a     BUFG/I              n/a            1.592         6.737       5.144      BUFGCTRL_X0Y0    hdmi_clock/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X0Y172    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X0Y171    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X0Y182    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X0Y181    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X0Y178    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X90Y181    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X90Y181    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X67Y180    <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X67Y180    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X90Y181    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.368       2.514      SLICE_X90Y181    <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X69Y184    <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X67Y180    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X67Y180    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation       -1.234ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { hdmi_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.245     BUFGCTRL_X0Y2    hdmi_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y172    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y171    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y182    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y181    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y178    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y177    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_SLAVE/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y192    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X0Y191    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y4    hdmi_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.807ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.986ns  (logic 0.348ns (35.278%)  route 0.638ns (64.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171                                    0.000     0.000 r  <hidden>
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.638     0.986    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X156Y172       FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.805ns  (logic 0.348ns (43.226%)  route 0.457ns (56.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171                                    0.000     0.000 r  <hidden>
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.457     0.805    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X156Y172       FDRE (Setup_fdre_C_D)       -0.208     9.792    <hidden>
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.766ns  (logic 0.379ns (49.457%)  route 0.387ns (50.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171                                    0.000     0.000 r  <hidden>
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.387     0.766    <hidden>
    SLICE_X156Y169       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X156Y169       FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.252%)  route 0.375ns (49.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171                                    0.000     0.000 r  <hidden>
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.375     0.754    <hidden>
    SLICE_X156Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X156Y170       FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.527%)  route 0.357ns (48.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171                                    0.000     0.000 r  <hidden>
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.357     0.736    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X156Y172       FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.198ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.727ns  (logic 0.379ns (52.142%)  route 0.348ns (47.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171                                    0.000     0.000 r  <hidden>
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.348     0.727    <hidden>
    SLICE_X157Y169       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X157Y169       FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  9.198    

Slack (MET) :             9.206ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.582ns  (logic 0.348ns (59.816%)  route 0.234ns (40.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171                                    0.000     0.000 r  <hidden>
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.234     0.582    <hidden>
    SLICE_X156Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X156Y170       FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  9.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_ddr3_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.020ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.020ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_ddr3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.947ns  (logic 0.379ns (7.661%)  route 4.568ns (92.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151                                    0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          4.568     4.947    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y174        FDRE (Setup_fdre_C_D)       -0.033    19.967    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 15.020    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 3.411ns (59.341%)  route 2.337ns (40.659%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 4.955 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.337     6.421    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     8.720 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.720    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     9.399 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.399    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    15.718    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.112 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    17.455    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y186        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.562    
                         clock uncertainty           -0.213    17.349    
    ILOGIC_X1Y186        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.217    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.989ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 3.411ns (61.171%)  route 2.165ns (38.829%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 4.955 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.165     6.249    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    J1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     8.548 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.548    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     9.227 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.227    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    15.718    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.112 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    17.455    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y185        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.562    
                         clock uncertainty           -0.213    17.349    
    ILOGIC_X1Y185        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.217    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  7.989    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 3.411ns (61.988%)  route 2.092ns (38.012%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 4.955 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.092     6.176    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     8.475 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     9.154 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.154    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    15.718    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.112 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    17.455    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y184        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.562    
                         clock uncertainty           -0.213    17.349    
    ILOGIC_X1Y184        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.217    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 3.411ns (63.876%)  route 1.929ns (36.124%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.704ns = ( 4.954 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.929     6.013    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    G2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     8.312 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.312    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.991    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    15.718    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.112 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.342    17.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y183        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.561    
                         clock uncertainty           -0.213    17.348    
    ILOGIC_X1Y183        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.216    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.694ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 3.411ns (70.059%)  route 1.458ns (29.941%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 4.952 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.458     5.542    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    J5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.841 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.841    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.520 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.520    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    15.718    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.112 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    17.452    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y180        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.559    
                         clock uncertainty           -0.213    17.346    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.214    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  8.694    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 3.411ns (71.827%)  route 1.338ns (28.173%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 4.952 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.338     5.422    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.721 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.721    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.400 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.400    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    15.718    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.112 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    17.452    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y179        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.559    
                         clock uncertainty           -0.213    17.346    
    ILOGIC_X1Y179        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.214    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.951ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 3.411ns (73.966%)  route 1.201ns (26.034%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 4.952 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.201     5.285    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    G3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.584 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.584    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y177        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.263 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.263    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y177        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    15.718    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.112 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    17.452    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y177        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.559    
                         clock uncertainty           -0.213    17.346    
    ILOGIC_X1Y177        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.214    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.214    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  8.951    

Slack (MET) :             9.072ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 3.411ns (75.941%)  route 1.081ns (24.059%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 4.953 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.081     5.165    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    H4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.464 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.464    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.143 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.143    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y176        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    15.718    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.112 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.341    17.453    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y176        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.560    
                         clock uncertainty           -0.213    17.347    
    ILOGIC_X1Y176        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.215    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.215    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  9.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.119ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.730ns  (logic 1.091ns (63.076%)  route 0.639ns (36.924%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.639    52.233    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    H4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.917 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.917    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.160 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y176        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    13.647    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.866 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.044    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y176        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.772    
                         clock uncertainty            0.213    14.985    
    ILOGIC_X1Y176        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.041    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.041    
                         arrival time                          53.160    
  -------------------------------------------------------------------
                         slack                                 38.119    

Slack (MET) :             38.182ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.793ns  (logic 1.091ns (60.863%)  route 0.702ns (39.137%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.702    52.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    G3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.980 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.980    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y177        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.223 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.223    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y177        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    13.647    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.866 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.044    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y177        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.772    
                         clock uncertainty            0.213    14.985    
    ILOGIC_X1Y177        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.041    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.041    
                         arrival time                          53.223    
  -------------------------------------------------------------------
                         slack                                 38.182    

Slack (MET) :             38.259ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.869ns  (logic 1.091ns (58.375%)  route 0.778ns (41.625%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.778    52.373    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.057 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.057    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.300 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.300    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    13.647    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.866 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    15.043    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y179        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.771    
                         clock uncertainty            0.213    14.984    
    ILOGIC_X1Y179        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.040    
                         arrival time                          53.300    
  -------------------------------------------------------------------
                         slack                                 38.259    

Slack (MET) :             38.322ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.932ns  (logic 1.091ns (56.476%)  route 0.841ns (43.524%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.841    52.435    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    J5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.119 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.119    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.362 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.362    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    13.647    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.866 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    15.043    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y180        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.771    
                         clock uncertainty            0.213    14.984    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.040    
                         arrival time                          53.362    
  -------------------------------------------------------------------
                         slack                                 38.322    

Slack (MET) :             38.566ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.178ns  (logic 1.091ns (50.090%)  route 1.087ns (49.910%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.087    52.682    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    G2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.366 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.366    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.609 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.609    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    13.647    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.866 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    15.045    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y183        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.773    
                         clock uncertainty            0.213    14.986    
    ILOGIC_X1Y183        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.042    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.042    
                         arrival time                          53.609    
  -------------------------------------------------------------------
                         slack                                 38.566    

Slack (MET) :             38.644ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.257ns  (logic 1.091ns (48.346%)  route 1.166ns (51.654%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.166    52.760    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.444    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.687 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.687    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    13.647    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.866 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    15.046    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y184        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.774    
                         clock uncertainty            0.213    14.987    
    ILOGIC_X1Y184        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.043    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.043    
                         arrival time                          53.687    
  -------------------------------------------------------------------
                         slack                                 38.644    

Slack (MET) :             38.673ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.285ns  (logic 1.091ns (47.742%)  route 1.194ns (52.258%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.194    52.789    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    J1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.473 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.473    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.716 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.716    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    13.647    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.866 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    15.046    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y185        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.774    
                         clock uncertainty            0.213    14.987    
    ILOGIC_X1Y185        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.043    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.043    
                         arrival time                          53.716    
  -------------------------------------------------------------------
                         slack                                 38.673    

Slack (MET) :             38.778ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.390ns  (logic 1.091ns (45.645%)  route 1.299ns (54.355%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.299    52.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.578 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.578    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.821 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.821    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    13.647    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.866 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    15.046    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y186        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.774    
                         clock uncertainty            0.213    14.987    
    ILOGIC_X1Y186        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.043    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.043    
                         arrival time                          53.821    
  -------------------------------------------------------------------
                         slack                                 38.778    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 3.411ns (48.679%)  route 3.596ns (51.321%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 4.961 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.596     7.680    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    B1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.979 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.979    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.658    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    15.709    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.103 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    17.461    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y198        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.568    
                         clock uncertainty           -0.213    17.355    
    ILOGIC_X1Y198        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.223    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 3.411ns (49.904%)  route 3.424ns (50.096%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 4.961 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.424     7.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    A1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.807 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.807    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.486 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.486    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    15.709    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.103 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    17.461    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y197        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.568    
                         clock uncertainty           -0.213    17.355    
    ILOGIC_X1Y197        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.223    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 3.411ns (50.446%)  route 3.351ns (49.554%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 4.961 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.351     7.435    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.734 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.734    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.413 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.413    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    15.709    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.103 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    17.461    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y196        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.568    
                         clock uncertainty           -0.213    17.355    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.223    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  6.810    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 3.411ns (51.689%)  route 3.188ns (48.311%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 4.960 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.188     7.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    B2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.571 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.571    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.250 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.250    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    15.709    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.103 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.357    17.460    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y195        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.567    
                         clock uncertainty           -0.213    17.354    
    ILOGIC_X1Y195        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.222    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.411ns (54.499%)  route 2.848ns (45.501%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 4.958 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.848     6.932    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.231 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.231    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     9.910 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.910    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    15.709    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.103 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    17.458    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y191        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.565    
                         clock uncertainty           -0.213    17.352    
    ILOGIC_X1Y191        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.220    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 3.411ns (55.061%)  route 2.784ns (44.939%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 4.958 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.784     6.868    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    G1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.167 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.167    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y190        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     9.846 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y190        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    15.709    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.103 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    17.458    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y190        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.565    
                         clock uncertainty           -0.213    17.352    
    ILOGIC_X1Y190        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.220    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 3.411ns (56.724%)  route 2.602ns (43.276%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 4.958 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.602     6.687    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    F1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     8.986 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.986    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y189        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     9.665 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.665    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y189        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    15.709    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.103 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    17.458    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y189        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.565    
                         clock uncertainty           -0.213    17.352    
    ILOGIC_X1Y189        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.220    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 3.411ns (57.242%)  route 2.548ns (42.758%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 4.959 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.465     3.651    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.433     4.084 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.548     6.632    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     8.931 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.931    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     9.610 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.610    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y188        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.750 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    15.167    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    12.188 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    13.675    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.752 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    15.155    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.228 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    15.709    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.103 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.356    17.459    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y188        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.107    17.566    
                         clock uncertainty           -0.213    17.353    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    17.221    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.221    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  7.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.907ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.517ns  (logic 1.091ns (43.348%)  route 1.426ns (56.652%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.426    53.021    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.705 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.705    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.948 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.948    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y188        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    13.641    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.043    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y188        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.771    
                         clock uncertainty            0.213    14.984    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.040    
                         arrival time                          53.948    
  -------------------------------------------------------------------
                         slack                                 38.907    

Slack (MET) :             38.928ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.537ns  (logic 1.091ns (42.999%)  route 1.446ns (57.001%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.446    53.041    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    F1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.725 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.725    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y189        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.968 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.968    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y189        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    13.641    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.043    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y189        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.771    
                         clock uncertainty            0.213    14.984    
    ILOGIC_X1Y189        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.040    
                         arrival time                          53.968    
  -------------------------------------------------------------------
                         slack                                 38.928    

Slack (MET) :             39.014ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.624ns  (logic 1.091ns (41.578%)  route 1.533ns (58.422%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.533    53.128    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    G1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.812 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.812    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y190        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.055 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.055    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y190        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    13.641    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.043    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y190        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.771    
                         clock uncertainty            0.213    14.984    
    ILOGIC_X1Y190        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.040    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.040    
                         arrival time                          54.055    
  -------------------------------------------------------------------
                         slack                                 39.014    

Slack (MET) :             39.062ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.671ns  (logic 1.091ns (40.849%)  route 1.580ns (59.151%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.580    53.175    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    53.859 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    53.859    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.102 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.102    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    13.641    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    15.042    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y191        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.770    
                         clock uncertainty            0.213    14.983    
    ILOGIC_X1Y191        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.039    
                         arrival time                          54.102    
  -------------------------------------------------------------------
                         slack                                 39.062    

Slack (MET) :             39.254ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.865ns  (logic 1.091ns (38.080%)  route 1.774ns (61.920%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.774    53.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    B2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.053 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.053    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.296 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.296    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    13.641    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    15.044    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y195        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.772    
                         clock uncertainty            0.213    14.985    
    ILOGIC_X1Y195        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.041    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.041    
                         arrival time                          54.296    
  -------------------------------------------------------------------
                         slack                                 39.254    

Slack (MET) :             39.332ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.944ns  (logic 1.091ns (37.063%)  route 1.853ns (62.937%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.853    53.447    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.131 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.131    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.374 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.374    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    13.641    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.045    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y196        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.773    
                         clock uncertainty            0.213    14.986    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.042    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.042    
                         arrival time                          54.374    
  -------------------------------------------------------------------
                         slack                                 39.332    

Slack (MET) :             39.361ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.972ns  (logic 1.091ns (36.707%)  route 1.881ns (63.293%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.881    53.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    A1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.160 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.160    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.403 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.403    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    13.641    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.045    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y197        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.773    
                         clock uncertainty            0.213    14.986    
    ILOGIC_X1Y197        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.042    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.042    
                         arrival time                          54.403    
  -------------------------------------------------------------------
                         slack                                 39.361    

Slack (MET) :             39.465ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        3.077ns  (logic 1.091ns (35.455%)  route 1.986ns (64.545%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612    50.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    49.431 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    49.976    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    50.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606    50.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    51.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    51.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    51.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    50.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    50.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.613    51.431    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X150Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.164    51.595 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.986    53.581    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    B1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.265 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.265    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.508 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881    13.381    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    11.878 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    12.473    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    12.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875    13.377    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.430 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    13.641    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    14.860 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.045    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y198        ISERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    14.773    
                         clock uncertainty            0.213    14.986    
    ILOGIC_X1Y198        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.042    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.042    
                         arrival time                          54.508    
  -------------------------------------------------------------------
                         slack                                 39.465    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@2.500ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 4.479 - 2.500 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 2.679 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     2.614    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -0.543 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     1.016    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.097 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     2.602    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.679 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.528     3.207    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     3.917    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     0.938 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     2.425    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.502 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     3.905    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.978 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     4.479    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.107     4.586    
                         clock uncertainty           -0.215     4.371    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     4.189    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          4.189    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  0.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.478ns = ( 2.572 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.094 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     2.511    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -0.469 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     1.019    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.096 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     2.499    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.572 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.501     3.073    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     2.113    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.107     2.006    
                         clock uncertainty            0.215     2.221    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     2.395    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.678    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 14.134 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     7.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     9.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     5.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     7.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     9.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     9.607    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.690 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    11.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.991    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    14.134    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.189    14.323    
                         clock uncertainty           -0.060    14.264    
    OUT_FIFO_X1Y12       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    13.691    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.547ns  (logic 0.466ns (18.293%)  route 2.081ns (81.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.081    11.738    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.666    
                         clock uncertainty           -0.060    14.607    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.091    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.547ns  (logic 0.466ns (18.293%)  route 2.081ns (81.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.081    11.738    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y151        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y151        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.666    
                         clock uncertainty           -0.060    14.607    
    OLOGIC_X1Y151        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.091    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.417ns  (logic 0.466ns (19.278%)  route 1.951ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.951    11.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.666    
                         clock uncertainty           -0.060    14.607    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.091    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.417ns  (logic 0.466ns (19.278%)  route 1.951ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.951    11.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.666    
                         clock uncertainty           -0.060    14.607    
    OLOGIC_X1Y153        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.091    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.466ns (20.457%)  route 1.812ns (79.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.812    11.468    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    14.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.665    
                         clock uncertainty           -0.060    14.606    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.090    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.466ns (20.457%)  route 1.812ns (79.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.812    11.468    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.666    
                         clock uncertainty           -0.060    14.607    
    OLOGIC_X1Y154        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.091    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.139ns  (logic 0.466ns (21.790%)  route 1.673ns (78.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.673    11.329    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    14.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.665    
                         clock uncertainty           -0.060    14.606    
    OLOGIC_X1Y156        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.090    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.092ns  (logic 0.466ns (22.270%)  route 1.626ns (77.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.626    11.283    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    14.477    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.666    
                         clock uncertainty           -0.060    14.607    
    OLOGIC_X1Y162        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.091    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.008ns  (logic 0.466ns (23.203%)  route 1.542ns (76.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 14.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 11.690 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.542    11.199    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    14.475    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189    14.664    
                         clock uncertainty           -0.060    14.605    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.089    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  2.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     2.840 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     2.840    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     3.094    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.338     2.756    
    OUT_FIFO_X1Y12       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     2.745    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.272ns (27.225%)  route 0.727ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.727     3.667    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y161        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     3.274    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y161        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.936    
    OLOGIC_X1Y161        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.495    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.062%)  route 0.733ns (72.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.733     3.673    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.935    
    OLOGIC_X1Y160        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.494    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.272ns (25.457%)  route 0.796ns (74.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.796     3.737    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     3.274    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.936    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.495    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.272ns (25.484%)  route 0.795ns (74.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.795     3.735    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     3.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.934    
    OLOGIC_X1Y159        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.493    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.272ns (23.826%)  route 0.870ns (76.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.870     3.810    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     3.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.934    
    OLOGIC_X1Y156        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.493    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.272ns (22.425%)  route 0.941ns (77.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.941     3.881    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     3.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.934    
    OLOGIC_X1Y155        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.493    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.881    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.272ns (22.314%)  route 0.947ns (77.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.947     3.887    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.935    
    OLOGIC_X1Y154        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.494    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.272ns (21.081%)  route 1.018ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.018     3.958    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.935    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.494    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.272ns (20.983%)  route 1.024ns (79.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.024     3.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.935    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.494    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.124ns = ( 14.124 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     7.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     9.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     5.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     7.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     9.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     9.596    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.679 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    11.980 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.980    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    14.124    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.188    14.312    
                         clock uncertainty           -0.060    14.253    
    OUT_FIFO_X1Y13       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    13.680    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.173ns  (logic 0.466ns (21.450%)  route 1.707ns (78.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.707    11.352    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y163        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    14.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y163        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.644    
                         clock uncertainty           -0.060    14.585    
    OLOGIC_X1Y163        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.069    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.051ns  (logic 0.466ns (22.716%)  route 1.585ns (77.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.585    11.231    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y164        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    14.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.644    
                         clock uncertainty           -0.060    14.585    
    OLOGIC_X1Y164        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.069    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.051ns  (logic 0.466ns (22.716%)  route 1.585ns (77.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.585    11.231    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    14.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.644    
                         clock uncertainty           -0.060    14.585    
    OLOGIC_X1Y165        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.069    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.912ns  (logic 0.466ns (24.371%)  route 1.446ns (75.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 14.455 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.446    11.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.331    14.455    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.643    
                         clock uncertainty           -0.060    14.584    
    OLOGIC_X1Y167        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.068    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.912ns  (logic 0.466ns (24.371%)  route 1.446ns (75.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.446    11.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    14.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.644    
                         clock uncertainty           -0.060    14.585    
    OLOGIC_X1Y166        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.069    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.466ns (24.465%)  route 1.439ns (75.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.439    11.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    14.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.644    
                         clock uncertainty           -0.060    14.585    
    OLOGIC_X1Y172        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.069    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.877ns  (logic 0.466ns (24.823%)  route 1.411ns (75.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.411    11.057    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.642    
                         clock uncertainty           -0.060    14.583    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.067    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.864ns  (logic 0.466ns (24.996%)  route 1.398ns (75.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.398    11.044    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    14.456    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.644    
                         clock uncertainty           -0.060    14.585    
    OLOGIC_X1Y174        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.069    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.773ns  (logic 0.466ns (26.287%)  route 1.307ns (73.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 11.679 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.307    10.952    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    14.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188    14.642    
                         clock uncertainty           -0.060    14.583    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.067    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                  3.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.272ns (30.134%)  route 0.631ns (69.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.631     3.564    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.259    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.923    
    OLOGIC_X1Y170        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.482    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     2.833 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     2.833    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.085    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.336     2.749    
    OUT_FIFO_X1Y13       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     2.738    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.272ns (28.367%)  route 0.687ns (71.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.687     3.620    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.261    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.925    
    OLOGIC_X1Y173        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.484    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.272ns (28.165%)  route 0.694ns (71.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.694     3.627    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.259    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.923    
    OLOGIC_X1Y169        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.482    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.272ns (27.990%)  route 0.700ns (72.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.700     3.633    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.259    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.923    
    OLOGIC_X1Y168        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.482    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.272ns (26.977%)  route 0.736ns (73.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.736     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.259    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.923    
    OLOGIC_X1Y171        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.482    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.272ns (26.897%)  route 0.739ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.739     3.672    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.261    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.925    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.484    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.272ns (26.884%)  route 0.740ns (73.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.740     3.673    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.260    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.924    
    OLOGIC_X1Y172        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.483    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.272ns (26.077%)  route 0.771ns (73.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.771     3.704    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.259    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.923    
    OLOGIC_X1Y167        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.482    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.272ns (25.927%)  route 0.777ns (74.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.777     3.710    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.260    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.924    
    OLOGIC_X1Y166        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.483    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 9.134 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.607    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.690 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     6.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     6.991    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.134    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.189     9.323    
                         clock uncertainty           -0.060     9.264    
    OUT_FIFO_X1Y14       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573     8.691    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.607    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.690 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     6.930 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     7.306    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.189     9.659    
                         clock uncertainty           -0.060     9.600    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337     9.263    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.607    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.690 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     6.930 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     7.306    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.189     9.659    
                         clock uncertainty           -0.060     9.600    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337     9.263    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.607    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.690 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     6.930 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     7.306    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.189     9.659    
                         clock uncertainty           -0.060     9.600    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337     9.263    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.607    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.690 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     6.930 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     7.306    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.189     9.659    
                         clock uncertainty           -0.060     9.600    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337     9.263    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.466ns (20.207%)  route 1.840ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 9.472 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.840     6.497    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338     9.472    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189     9.661    
                         clock uncertainty           -0.060     9.602    
    OLOGIC_X1Y186        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.466ns (20.848%)  route 1.769ns (79.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.769     6.426    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.189     9.659    
                         clock uncertainty           -0.060     9.600    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.466ns (21.204%)  route 1.732ns (78.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 9.472 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.732     6.388    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y185        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338     9.472    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y185        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189     9.661    
                         clock uncertainty           -0.060     9.602    
    OLOGIC_X1Y185        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.466ns (21.241%)  route 1.728ns (78.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.470 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.728     6.384    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336     9.470    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189     9.659    
                         clock uncertainty           -0.060     9.600    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.466ns (21.910%)  route 1.661ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 9.471 - 5.000 ) 
    Source Clock Delay      (SCD):    4.190ns = ( 6.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     2.107    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.190 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.656 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.661     6.317    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y180        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.001 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.134 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337     9.471    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.189     9.660    
                         clock uncertainty           -0.060     9.601    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.085    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                  2.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     2.840 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     2.840    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.094    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.338     2.756    
    OUT_FIFO_X1Y14       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     2.745    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.272ns (29.319%)  route 0.656ns (70.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.656     3.596    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y178        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y178        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.933    
    OLOGIC_X1Y178        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.272ns (28.950%)  route 0.668ns (71.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.668     3.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.933    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     2.805 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     2.962    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.270    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.338     2.932    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     2.844    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     2.805 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     2.962    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.270    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.338     2.932    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     2.844    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     2.805 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     2.962    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.270    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.338     2.932    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     2.844    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     2.805 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     2.962    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.270    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.338     2.932    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     2.844    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.272ns (28.770%)  route 0.673ns (71.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.673     3.614    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y176        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.933    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.272ns (25.266%)  route 0.805ns (74.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.805     3.745    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y179        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.270    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.932    
    OLOGIC_X1Y179        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.491    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.272ns (24.319%)  route 0.846ns (75.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.338ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.668 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.940 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.846     3.787    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y184        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.147    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.006 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.094 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.271    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.338     2.933    
    OLOGIC_X1Y184        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.294    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.124ns = ( 9.124 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.596    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.679 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     6.980 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     6.980    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.124    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.188     9.312    
                         clock uncertainty           -0.060     9.253    
    OUT_FIFO_X1Y15       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573     8.680    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.596    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.679 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     6.919 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     7.295    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.188     9.662    
                         clock uncertainty           -0.060     9.603    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337     9.266    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.596    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.679 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     6.919 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     7.295    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.188     9.662    
                         clock uncertainty           -0.060     9.603    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337     9.266    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.596    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.679 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     6.919 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     7.295    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.188     9.662    
                         clock uncertainty           -0.060     9.603    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337     9.266    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.596    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     6.679 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     6.919 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     7.295    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.188     9.662    
                         clock uncertainty           -0.060     9.603    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337     9.266    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.466ns (17.855%)  route 2.144ns (82.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 9.476 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.144     6.789    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y198        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352     9.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188     9.664    
                         clock uncertainty           -0.060     9.605    
    OLOGIC_X1Y198        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.089    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.466ns (18.629%)  route 2.035ns (81.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 9.476 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.035     6.681    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y197        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352     9.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y197        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188     9.664    
                         clock uncertainty           -0.060     9.605    
    OLOGIC_X1Y197        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.089    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.466ns (19.546%)  route 1.918ns (80.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 9.476 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.918     6.564    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y196        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352     9.476    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y196        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188     9.664    
                         clock uncertainty           -0.060     9.605    
    OLOGIC_X1Y196        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.089    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.466ns (20.557%)  route 1.801ns (79.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.801     6.446    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.188     9.662    
                         clock uncertainty           -0.060     9.603    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.087    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.466ns (22.857%)  route 1.573ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 9.474 - 5.000 ) 
    Source Clock Delay      (SCD):    4.179ns = ( 6.679 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     2.096    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.179 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     4.645 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.573     6.218    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     6.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     3.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     6.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.964    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.991 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.124 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350     9.474    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.188     9.662    
                         clock uncertainty           -0.060     9.603    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.087    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  2.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     2.833 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     2.833    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.085    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.336     2.749    
    OUT_FIFO_X1Y15       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     2.738    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.272ns (29.312%)  route 0.656ns (70.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.656     3.589    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y190        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y190        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.932    
    OLOGIC_X1Y190        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.491    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     2.798 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     2.955    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.267    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.336     2.931    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     2.843    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     2.798 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     2.955    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.267    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.336     2.931    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     2.843    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     2.798 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     2.955    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.267    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.336     2.931    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     2.843    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     2.798 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     2.955    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.267    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.336     2.931    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     2.843    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.272ns (27.496%)  route 0.717ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.717     3.650    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y191        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.267    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.931    
    OLOGIC_X1Y191        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.490    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.272ns (25.991%)  route 0.775ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.775     3.708    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.932    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.491    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.272ns (25.880%)  route 0.779ns (74.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.779     3.712    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y188        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.268    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.932    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.491    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.272ns (25.892%)  route 0.778ns (74.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.336ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.661 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.933 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.778     3.712    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y192        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.138    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     2.997 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.085 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.267    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.336     2.931    
    OLOGIC_X1Y192        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.490    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       18.807ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.807ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.118ns  (logic 0.379ns (33.897%)  route 0.739ns (66.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y172                                    0.000     0.000 r  <hidden>
    SLICE_X156Y172       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.739     1.118    <hidden>
    SLICE_X157Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X157Y172       FDRE (Setup_fdre_C_D)       -0.075    19.925    <hidden>
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 18.807    

Slack (MET) :             19.074ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.716ns  (logic 0.348ns (48.577%)  route 0.368ns (51.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y172                                    0.000     0.000 r  <hidden>
    SLICE_X156Y172       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.368     0.716    <hidden>
    SLICE_X157Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X157Y172       FDRE (Setup_fdre_C_D)       -0.210    19.790    <hidden>
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 19.074    

Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.883ns  (logic 0.379ns (42.922%)  route 0.504ns (57.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173                                    0.000     0.000 r  <hidden>
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.504     0.883    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X162Y173       FDRE (Setup_fdre_C_D)       -0.029    19.971    <hidden>
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 19.088    

Slack (MET) :             19.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.766ns  (logic 0.379ns (49.478%)  route 0.387ns (50.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173                                    0.000     0.000 r  <hidden>
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.387     0.766    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X162Y173       FDRE (Setup_fdre_C_D)       -0.031    19.969    <hidden>
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                 19.203    

Slack (MET) :             19.206ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.582ns  (logic 0.348ns (59.816%)  route 0.234ns (40.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173                                    0.000     0.000 r  <hidden>
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.234     0.582    <hidden>
    SLICE_X160Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X160Y172       FDRE (Setup_fdre_C_D)       -0.212    19.788    <hidden>
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 19.206    

Slack (MET) :             19.247ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.588ns  (logic 0.348ns (59.209%)  route 0.240ns (40.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173                                    0.000     0.000 r  <hidden>
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.240     0.588    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X162Y173       FDRE (Setup_fdre_C_D)       -0.165    19.835    <hidden>
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 19.247    

Slack (MET) :             19.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.621ns  (logic 0.379ns (61.030%)  route 0.242ns (38.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173                                    0.000     0.000 r  <hidden>
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.242     0.621    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X162Y173       FDRE (Setup_fdre_C_D)       -0.033    19.967    <hidden>
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 19.346    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ddr3_clock
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.482ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.042ns  (logic 0.379ns (9.376%)  route 3.663ns (90.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.451     1.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.379     1.833 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.663     5.496    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X52Y176        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.272    23.243    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X52Y176        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.001    23.244    
                         clock uncertainty           -0.262    22.982    
    SLICE_X52Y176        FDRE (Setup_fdre_C_D)       -0.004    22.978    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         22.978    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 17.482    

Slack (MET) :             17.611ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.956ns  (logic 0.433ns (10.944%)  route 3.523ns (89.056%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_fdre_C_Q)         0.433     1.815 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.523     5.339    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X53Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.272    23.243    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X53Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.001    23.244    
                         clock uncertainty           -0.262    22.982    
    SLICE_X53Y173        FDRE (Setup_fdre_C_D)       -0.032    22.950    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         22.950    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 17.611    

Slack (MET) :             17.661ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.906ns  (logic 0.433ns (11.084%)  route 3.473ns (88.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_fdre_C_Q)         0.433     1.815 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.473     5.289    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X50Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.272    23.243    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X50Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.001    23.244    
                         clock uncertainty           -0.262    22.982    
    SLICE_X50Y173        FDRE (Setup_fdre_C_D)       -0.032    22.950    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         22.950    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 17.661    

Slack (MET) :             17.719ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.776ns  (logic 0.379ns (10.037%)  route 3.397ns (89.963%))
  Logic Levels:           0  
  Clock Path Skew:        1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.451     1.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.379     1.833 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.397     5.230    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X53Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.271    23.242    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X53Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.001    23.243    
                         clock uncertainty           -0.262    22.981    
    SLICE_X53Y175        FDRE (Setup_fdre_C_D)       -0.032    22.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                 17.719    

Slack (MET) :             17.848ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.647ns  (logic 0.379ns (10.393%)  route 3.268ns (89.607%))
  Logic Levels:           0  
  Clock Path Skew:        1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.451     1.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.379     1.833 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           3.268     5.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X51Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.271    23.242    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X51Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.001    23.243    
                         clock uncertainty           -0.262    22.981    
    SLICE_X51Y175        FDRE (Setup_fdre_C_D)       -0.032    22.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                 17.848    

Slack (MET) :             17.850ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.717ns  (logic 0.379ns (10.197%)  route 3.338ns (89.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.338     5.099    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X54Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.271    23.242    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X54Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.001    23.243    
                         clock uncertainty           -0.262    22.981    
    SLICE_X54Y173        FDRE (Setup_fdre_C_D)       -0.032    22.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 17.850    

Slack (MET) :             17.895ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.672ns  (logic 0.379ns (10.321%)  route 3.293ns (89.679%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           3.293     5.054    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X55Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.271    23.242    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X55Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.001    23.243    
                         clock uncertainty           -0.262    22.981    
    SLICE_X55Y173        FDRE (Setup_fdre_C_D)       -0.032    22.949    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 17.895    

Slack (MET) :             17.936ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.662ns  (logic 0.433ns (11.825%)  route 3.229ns (88.175%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_fdre_C_Q)         0.433     1.815 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.229     5.044    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X52Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.274    23.245    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X52Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.001    23.246    
                         clock uncertainty           -0.262    22.984    
    SLICE_X52Y171        FDRE (Setup_fdre_C_D)       -0.004    22.980    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         22.980    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 17.936    

Slack (MET) :             17.978ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.592ns  (logic 0.379ns (10.550%)  route 3.213ns (89.450%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.379     1.761 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           3.213     4.975    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X53Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.274    23.245    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X53Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.001    23.246    
                         clock uncertainty           -0.262    22.984    
    SLICE_X53Y171        FDRE (Setup_fdre_C_D)       -0.032    22.952    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         22.952    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 17.978    

Slack (MET) :             18.081ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.488ns  (logic 0.433ns (12.413%)  route 3.055ns (87.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.379     1.382    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_fdre_C_Q)         0.433     1.815 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           3.055     4.871    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X50Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    21.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    18.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    19.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    21.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    22.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    22.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    23.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    20.441 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    21.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.274    23.245    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X50Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.001    23.246    
                         clock uncertainty           -0.262    22.984    
    SLICE_X50Y171        FDRE (Setup_fdre_C_D)       -0.032    22.952    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         22.952    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                 18.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.141ns (7.643%)  route 1.704ns (92.357%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.704     2.418    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X51Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X51Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.262     2.213    
    SLICE_X51Y173        FDRE (Hold_fdre_C_D)         0.075     2.288    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.141ns (7.769%)  route 1.674ns (92.231%))
  Logic Levels:           0  
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     0.603    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.674     2.418    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X52Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X52Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.262     2.212    
    SLICE_X52Y174        FDRE (Hold_fdre_C_D)         0.060     2.272    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.164ns (8.792%)  route 1.701ns (91.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_fdre_C_Q)         0.164     0.737 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.701     2.438    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X50Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.840     1.954    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X50Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.262     2.216    
    SLICE_X50Y171        FDRE (Hold_fdre_C_D)         0.075     2.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.164ns (8.717%)  route 1.717ns (91.283%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_fdre_C_Q)         0.164     0.737 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.717     2.454    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X50Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X50Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.262     2.213    
    SLICE_X50Y173        FDRE (Hold_fdre_C_D)         0.075     2.288    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.141ns (7.444%)  route 1.753ns (92.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.753     2.467    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X53Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.840     1.954    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X53Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.262     2.216    
    SLICE_X53Y171        FDRE (Hold_fdre_C_D)         0.075     2.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.141ns (7.573%)  route 1.721ns (92.427%))
  Logic Levels:           0  
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     0.603    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.721     2.465    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X51Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X51Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.262     2.212    
    SLICE_X51Y175        FDRE (Hold_fdre_C_D)         0.075     2.287    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.141ns (7.453%)  route 1.751ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     0.603    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X41Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.751     2.495    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X53Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X53Y175        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.262     2.212    
    SLICE_X53Y175        FDRE (Hold_fdre_C_D)         0.075     2.287    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.164ns (8.424%)  route 1.783ns (91.576%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_fdre_C_Q)         0.164     0.737 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.783     2.520    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X52Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.840     1.954    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X52Y171        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.262     2.216    
    SLICE_X52Y171        FDRE (Hold_fdre_C_D)         0.060     2.276    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.141ns (7.195%)  route 1.819ns (92.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.819     2.532    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X54Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X54Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.262     2.213    
    SLICE_X54Y173        FDRE (Hold_fdre_C_D)         0.075     2.288    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_ddr3_clock rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.141ns (7.193%)  route 1.819ns (92.807%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571     0.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.819     2.533    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X55Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X55Y173        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.262     2.213    
    SLICE_X55Y173        FDRE (Hold_fdre_C_D)         0.075     2.288    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        5.643ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.894ns  (logic 0.398ns (44.528%)  route 0.496ns (55.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y181                                     0.000     0.000 r  <hidden>
    SLICE_X66Y181        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.496     0.894    <hidden>
    SLICE_X67Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X67Y181        FDRE (Setup_fdre_C_D)       -0.200     6.537    <hidden>
  -------------------------------------------------------------------
                         required time                          6.537    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.763%)  route 0.466ns (57.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184                                     0.000     0.000 r  <hidden>
    SLICE_X69Y184        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.466     0.814    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X68Y184        FDRE (Setup_fdre_C_D)       -0.166     6.571    <hidden>
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.905%)  route 0.378ns (52.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180                                     0.000     0.000 r  <hidden>
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.378     0.726    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X68Y180        FDRE (Setup_fdre_C_D)       -0.168     6.569    <hidden>
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.108%)  route 0.367ns (45.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y181                                     0.000     0.000 r  <hidden>
    SLICE_X66Y181        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.367     0.800    <hidden>
    SLICE_X67Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X67Y181        FDRE (Setup_fdre_C_D)       -0.075     6.662    <hidden>
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.784ns  (logic 0.433ns (55.200%)  route 0.351ns (44.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y181                                     0.000     0.000 r  <hidden>
    SLICE_X66Y181        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.351     0.784    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X68Y180        FDRE (Setup_fdre_C_D)       -0.031     6.706    <hidden>
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.638ns  (logic 0.398ns (62.389%)  route 0.240ns (37.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y181                                     0.000     0.000 r  <hidden>
    SLICE_X66Y181        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.240     0.638    <hidden>
    SLICE_X68Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X68Y181        FDRE (Setup_fdre_C_D)       -0.163     6.574    <hidden>
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.753ns  (logic 0.379ns (50.323%)  route 0.374ns (49.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180                                     0.000     0.000 r  <hidden>
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.374     0.753    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X68Y180        FDRE (Setup_fdre_C_D)       -0.033     6.704    <hidden>
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.382%)  route 0.373ns (49.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184                                     0.000     0.000 r  <hidden>
    SLICE_X69Y184        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.373     0.752    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X68Y184        FDRE (Setup_fdre_C_D)       -0.031     6.706    <hidden>
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.648ns  (logic 0.379ns (58.479%)  route 0.269ns (41.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184                                     0.000     0.000 r  <hidden>
    SLICE_X69Y184        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.269     0.648    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X68Y184        FDRE (Setup_fdre_C_D)       -0.033     6.704    <hidden>
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (MaxDelay Path 6.737ns)
  Data Path Delay:        0.614ns  (logic 0.379ns (61.770%)  route 0.235ns (38.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.737ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180                                     0.000     0.000 r  <hidden>
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.235     0.614    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.737     6.737    
    SLICE_X68Y180        FDRE (Setup_fdre_C_D)       -0.029     6.708    <hidden>
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  6.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_clock

Setup :           36  Failing Endpoints,  Worst Slack       -5.969ns,  Total Violation     -175.626ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.969ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.364ns  (logic 0.538ns (22.762%)  route 1.826ns (77.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 331.526 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 f  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.997   336.093    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE_0
    OLOGIC_X0Y171        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.419   331.526    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/clk_out1
    OLOGIC_X0Y171        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE/CLKDIV
                         clock pessimism              0.000   331.526    
                         clock uncertainty           -0.887   330.640    
    OLOGIC_X0Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516   330.124    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE
  -------------------------------------------------------------------
                         required time                        330.124    
                         arrival time                        -336.093    
  -------------------------------------------------------------------
                         slack                                 -5.969    

Slack (VIOLATED) :        -5.919ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.318ns  (logic 0.484ns (20.876%)  route 1.834ns (79.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 331.536 - 330.105 ) 
    Source Clock Delay      (SCD):    3.734ns = ( 333.734 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.548   333.734    ddr3_tx_buffer/CLK
    SLICE_X7Y191         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDCE (Prop_fdce_C_Q)         0.379   334.113 f  ddr3_tx_buffer/hdmi_rst_n_reg_replica/Q
                         net (fo=1, routed)           0.878   334.992    ddr3_tx_buffer/hdmi_rst_n_repN
    SLICE_X5Y191         LUT1 (Prop_lut1_I0_O)        0.105   335.097 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1_replica/O
                         net (fo=2, routed)           0.956   336.053    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/hdmi_rst_n_reg_0_repN_alias
    OLOGIC_X0Y192        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.429   331.536    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/clk_out1
    OLOGIC_X0Y192        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLKDIV
                         clock pessimism              0.000   331.536    
                         clock uncertainty           -0.887   330.650    
    OLOGIC_X0Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516   330.134    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER
  -------------------------------------------------------------------
                         required time                        330.134    
                         arrival time                        -336.053    
  -------------------------------------------------------------------
                         slack                                 -5.919    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.316ns  (logic 0.484ns (20.894%)  route 1.832ns (79.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 331.536 - 330.105 ) 
    Source Clock Delay      (SCD):    3.734ns = ( 333.734 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.548   333.734    ddr3_tx_buffer/CLK
    SLICE_X7Y191         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDCE (Prop_fdce_C_Q)         0.379   334.113 f  ddr3_tx_buffer/hdmi_rst_n_reg_replica/Q
                         net (fo=1, routed)           0.878   334.992    ddr3_tx_buffer/hdmi_rst_n_repN
    SLICE_X5Y191         LUT1 (Prop_lut1_I0_O)        0.105   335.097 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1_replica/O
                         net (fo=2, routed)           0.954   336.051    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/hdmi_rst_n_reg_0_repN_alias
    OLOGIC_X0Y191        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.429   331.536    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/clk_out1
    OLOGIC_X0Y191        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/CLKDIV
                         clock pessimism              0.000   331.536    
                         clock uncertainty           -0.887   330.650    
    OLOGIC_X0Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516   330.134    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE
  -------------------------------------------------------------------
                         required time                        330.134    
                         arrival time                        -336.051    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.916ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.310ns  (logic 0.538ns (23.286%)  route 1.772ns (76.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 331.526 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 f  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.943   336.040    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER_0
    OLOGIC_X0Y178        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.419   331.526    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/clk_out1
    OLOGIC_X0Y178        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLKDIV
                         clock pessimism              0.000   331.526    
                         clock uncertainty           -0.887   330.640    
    OLOGIC_X0Y178        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516   330.124    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER
  -------------------------------------------------------------------
                         required time                        330.124    
                         arrival time                        -336.040    
  -------------------------------------------------------------------
                         slack                                 -5.916    

Slack (VIOLATED) :        -5.903ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.297ns  (logic 0.538ns (23.422%)  route 1.759ns (76.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 331.526 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 f  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.930   336.026    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_SLAVE_0
    OLOGIC_X0Y172        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.419   331.526    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/clk_out1
    OLOGIC_X0Y172        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLKDIV
                         clock pessimism              0.000   331.526    
                         clock uncertainty           -0.887   330.640    
    OLOGIC_X0Y172        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516   330.124    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER
  -------------------------------------------------------------------
                         required time                        330.124    
                         arrival time                        -336.026    
  -------------------------------------------------------------------
                         slack                                 -5.903    

Slack (VIOLATED) :        -5.849ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_SLAVE/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.243ns  (logic 0.538ns (23.986%)  route 1.705ns (76.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 331.526 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 f  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.876   335.972    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER_0
    OLOGIC_X0Y177        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_SLAVE/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.419   331.526    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/clk_out1
    OLOGIC_X0Y177        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_SLAVE/CLKDIV
                         clock pessimism              0.000   331.526    
                         clock uncertainty           -0.887   330.640    
    OLOGIC_X0Y177        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516   330.124    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_SLAVE
  -------------------------------------------------------------------
                         required time                        330.124    
                         arrival time                        -335.972    
  -------------------------------------------------------------------
                         slack                                 -5.849    

Slack (VIOLATED) :        -5.789ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.186ns  (logic 0.538ns (24.607%)  route 1.648ns (75.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 331.529 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 f  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.819   335.916    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE_0
    OLOGIC_X0Y182        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.422   331.529    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/clk_out1
    OLOGIC_X0Y182        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLKDIV
                         clock pessimism              0.000   331.529    
                         clock uncertainty           -0.887   330.643    
    OLOGIC_X0Y182        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516   330.127    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER
  -------------------------------------------------------------------
                         required time                        330.127    
                         arrival time                        -335.916    
  -------------------------------------------------------------------
                         slack                                 -5.789    

Slack (VIOLATED) :        -5.755ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.152ns  (logic 0.538ns (24.997%)  route 1.614ns (75.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 331.529 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 f  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.785   335.882    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE_0
    OLOGIC_X0Y181        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.422   331.529    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/clk_out1
    OLOGIC_X0Y181        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/CLKDIV
                         clock pessimism              0.000   331.529    
                         clock uncertainty           -0.887   330.643    
    OLOGIC_X0Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516   330.127    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE
  -------------------------------------------------------------------
                         required time                        330.127    
                         arrival time                        -335.882    
  -------------------------------------------------------------------
                         slack                                 -5.755    

Slack (VIOLATED) :        -5.048ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        2.010ns  (logic 0.643ns (31.995%)  route 1.367ns (68.005%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 331.545 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.514   334.676    u_hdmi_driver/u_vga_driver/hdmi_rst_n
    SLICE_X7Y185         LUT5 (Prop_lut5_I0_O)        0.105   334.781 r  u_hdmi_driver/u_vga_driver/din_q[7]_i_1/O
                         net (fo=4, routed)           0.853   335.634    u_hdmi_driver/u_vga_driver/hdmi_data[3]
    SLICE_X4Y184         LUT5 (Prop_lut5_I3_O)        0.105   335.739 r  u_hdmi_driver/u_vga_driver/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000   335.739    u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d_reg[3]_0[2]
    SLICE_X4Y184         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.438   331.545    u_hdmi_driver/u_hdmi_trans/encode_inst_b/clk_out1
    SLICE_X4Y184         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d_reg[2]/C
                         clock pessimism              0.000   331.545    
                         clock uncertainty           -0.887   330.659    
    SLICE_X4Y184         FDRE (Setup_fdre_C_D)        0.032   330.691    u_hdmi_driver/u_hdmi_trans/encode_inst_b/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                        330.691    
                         arrival time                        -335.739    
  -------------------------------------------------------------------
                         slack                                 -5.048    

Slack (VIOLATED) :        -4.937ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.941ns  (logic 0.643ns (33.128%)  route 1.298ns (66.872%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 331.545 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.462   334.624    u_hdmi_driver/u_vga_driver/hdmi_rst_n
    SLICE_X7Y184         LUT5 (Prop_lut5_I0_O)        0.105   334.729 r  u_hdmi_driver/u_vga_driver/din_q[0]_i_1__1/O
                         net (fo=3, routed)           0.836   335.565    u_hdmi_driver/u_vga_driver/hdmi_data[6]
    SLICE_X6Y184         LUT6 (Prop_lut6_I1_O)        0.105   335.670 r  u_hdmi_driver/u_vga_driver/n1d[2]_i_1__1/O
                         net (fo=1, routed)           0.000   335.670    u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[3]_0[2]
    SLICE_X6Y184         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.438   331.545    u_hdmi_driver/u_hdmi_trans/encode_inst_r/clk_out1
    SLICE_X6Y184         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[2]/C
                         clock pessimism              0.000   331.545    
                         clock uncertainty           -0.887   330.659    
    SLICE_X6Y184         FDRE (Setup_fdre_C_D)        0.074   330.733    u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                        330.733    
                         arrival time                        -335.670    
  -------------------------------------------------------------------
                         slack                                 -4.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.485%)  route 0.811ns (79.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.430     2.484    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE_0
    OLOGIC_X0Y181        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.915     0.916    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/clk_out1
    OLOGIC_X0Y181        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE/CLKDIV
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.887     1.803    
    OLOGIC_X0Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.362    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.121%)  route 0.840ns (81.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.649     1.467    ddr3_tx_buffer/CLK
    SLICE_X7Y191         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ddr3_tx_buffer/hdmi_rst_n_reg_replica/Q
                         net (fo=1, routed)           0.371     1.979    ddr3_tx_buffer/hdmi_rst_n_repN
    SLICE_X5Y191         LUT1 (Prop_lut1_I0_O)        0.045     2.024 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1_replica/O
                         net (fo=2, routed)           0.469     2.493    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/hdmi_rst_n_reg_0_repN_alias
    OLOGIC_X0Y191        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/clk_out1
    OLOGIC_X0Y191        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE/CLKDIV
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    OLOGIC_X0Y191        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.366    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_SLAVE
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.103%)  route 0.841ns (81.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.649     1.467    ddr3_tx_buffer/CLK
    SLICE_X7Y191         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ddr3_tx_buffer/hdmi_rst_n_reg_replica/Q
                         net (fo=1, routed)           0.371     1.979    ddr3_tx_buffer/hdmi_rst_n_repN
    SLICE_X5Y191         LUT1 (Prop_lut1_I0_O)        0.045     2.024 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1_replica/O
                         net (fo=2, routed)           0.470     2.494    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/hdmi_rst_n_reg_0_repN_alias
    OLOGIC_X0Y192        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/clk_out1
    OLOGIC_X0Y192        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLKDIV
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    OLOGIC_X0Y192        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.366    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_b/din_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.202%)  route 0.338ns (61.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.152     1.780    u_hdmi_driver/u_vga_driver/hdmi_rst_n
    SLICE_X7Y184         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  u_hdmi_driver/u_vga_driver/din_q[2]_i_1/O
                         net (fo=4, routed)           0.186     2.011    u_hdmi_driver/u_hdmi_trans/encode_inst_b/D[2]
    SLICE_X5Y185         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_b/din_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.920     0.922    u_hdmi_driver/u_hdmi_trans/encode_inst_b/clk_out1
    SLICE_X5Y185         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_b/din_q_reg[2]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.887     1.809    
    SLICE_X5Y185         FDRE (Hold_fdre_C_D)         0.066     1.875    u_hdmi_driver/u_hdmi_trans/encode_inst_b/din_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.097%)  route 0.404ns (65.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.404     2.032    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X6Y184         LUT4 (Prop_lut4_I1_O)        0.045     2.077 r  ddr3_tx_buffer/n1d[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.077    u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[3]_0[0]
    SLICE_X6Y184         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.920     0.921    u_hdmi_driver/u_hdmi_trans/encode_inst_r/clk_out1
    SLICE_X6Y184         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[0]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.887     1.808    
    SLICE_X6Y184         FDRE (Hold_fdre_C_D)         0.120     1.928    u_hdmi_driver/u_hdmi_trans/encode_inst_r/n1d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.518%)  route 0.379ns (64.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.379     2.007    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X7Y185         LUT6 (Prop_lut6_I4_O)        0.045     2.052 r  ddr3_tx_buffer/n1d[2]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     2.052    u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[3]_0[2]
    SLICE_X7Y185         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.920     0.922    u_hdmi_driver/u_hdmi_trans/encode_inst_g/clk_out1
    SLICE_X7Y185         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[2]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.887     1.809    
    SLICE_X7Y185         FDRE (Hold_fdre_C_D)         0.092     1.901    u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.209ns (19.821%)  route 0.845ns (80.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 r  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.464     2.518    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_SLAVE_0
    OLOGIC_X0Y182        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.915     0.916    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/clk_out1
    OLOGIC_X0Y182        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLKDIV
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.887     1.803    
    OLOGIC_X0Y182        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.362    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.842%)  route 0.391ns (65.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.391     2.019    u_hdmi_driver/u_vga_driver/hdmi_rst_n
    SLICE_X3Y185         LUT6 (Prop_lut6_I4_O)        0.045     2.064 r  u_hdmi_driver/u_vga_driver/n1d[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     2.064    u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[3]_0[1]
    SLICE_X3Y185         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.921     0.923    u_hdmi_driver/u_hdmi_trans/encode_inst_g/clk_out1
    SLICE_X3Y185         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[1]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.887     1.810    
    SLICE_X3Y185         FDRE (Hold_fdre_C_D)         0.092     1.902    u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_g/din_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.784%)  route 0.392ns (65.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.392     2.020    u_hdmi_driver/u_vga_driver/hdmi_rst_n
    SLICE_X3Y185         LUT5 (Prop_lut5_I0_O)        0.045     2.065 r  u_hdmi_driver/u_vga_driver/din_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.065    u_hdmi_driver/u_hdmi_trans/encode_inst_g/D[2]
    SLICE_X3Y185         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/din_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.921     0.923    u_hdmi_driver/u_hdmi_trans/encode_inst_g/clk_out1
    SLICE_X3Y185         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/din_q_reg[4]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.887     1.810    
    SLICE_X3Y185         FDRE (Hold_fdre_C_D)         0.092     1.902    u_hdmi_driver/u_hdmi_trans/encode_inst_g/din_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.209ns (34.565%)  route 0.396ns (65.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.396     2.023    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y186         LUT4 (Prop_lut4_I2_O)        0.045     2.068 r  ddr3_tx_buffer/n1d[0]_i_1/O
                         net (fo=1, routed)           0.000     2.068    u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[3]_0[0]
    SLICE_X5Y186         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.920     0.922    u_hdmi_driver/u_hdmi_trans/encode_inst_g/clk_out1
    SLICE_X5Y186         FDRE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[0]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.887     1.809    
    SLICE_X5Y186         FDRE (Hold_fdre_C_D)         0.091     1.900    u_hdmi_driver/u_hdmi_trans/encode_inst_g/n1d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_out1_clock

Setup :           69  Failing Endpoints,  Worst Slack       -5.380ns,  Total Violation     -363.818ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.380ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_vga_driver/cnt_v_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.982ns  (logic 0.538ns (27.144%)  route 1.444ns (72.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 331.548 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.615   335.711    u_hdmi_driver/u_vga_driver/vga_de_reg_6
    SLICE_X1Y183         FDCE                                         f  u_hdmi_driver/u_vga_driver/cnt_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.441   331.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y183         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[4]/C
                         clock pessimism              0.000   331.548    
                         clock uncertainty           -0.887   330.662    
    SLICE_X1Y183         FDCE (Recov_fdce_C_CLR)     -0.331   330.331    u_hdmi_driver/u_vga_driver/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                        330.331    
                         arrival time                        -335.711    
  -------------------------------------------------------------------
                         slack                                 -5.380    

Slack (VIOLATED) :        -5.380ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_vga_driver/cnt_v_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.982ns  (logic 0.538ns (27.144%)  route 1.444ns (72.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 331.548 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.615   335.711    u_hdmi_driver/u_vga_driver/vga_de_reg_6
    SLICE_X1Y183         FDCE                                         f  u_hdmi_driver/u_vga_driver/cnt_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.441   331.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y183         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[5]/C
                         clock pessimism              0.000   331.548    
                         clock uncertainty           -0.887   330.662    
    SLICE_X1Y183         FDCE (Recov_fdce_C_CLR)     -0.331   330.331    u_hdmi_driver/u_vga_driver/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                        330.331    
                         arrival time                        -335.711    
  -------------------------------------------------------------------
                         slack                                 -5.380    

Slack (VIOLATED) :        -5.380ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_vga_driver/cnt_v_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.982ns  (logic 0.538ns (27.144%)  route 1.444ns (72.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 331.548 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.615   335.711    u_hdmi_driver/u_vga_driver/vga_de_reg_6
    SLICE_X1Y183         FDCE                                         f  u_hdmi_driver/u_vga_driver/cnt_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.441   331.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y183         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[6]/C
                         clock pessimism              0.000   331.548    
                         clock uncertainty           -0.887   330.662    
    SLICE_X1Y183         FDCE (Recov_fdce_C_CLR)     -0.331   330.331    u_hdmi_driver/u_vga_driver/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                        330.331    
                         arrival time                        -335.711    
  -------------------------------------------------------------------
                         slack                                 -5.380    

Slack (VIOLATED) :        -5.380ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_vga_driver/cnt_v_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.982ns  (logic 0.538ns (27.144%)  route 1.444ns (72.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 331.548 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.615   335.711    u_hdmi_driver/u_vga_driver/vga_de_reg_6
    SLICE_X1Y183         FDCE                                         f  u_hdmi_driver/u_vga_driver/cnt_v_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.441   331.548    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X1Y183         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_v_reg[7]/C
                         clock pessimism              0.000   331.548    
                         clock uncertainty           -0.887   330.662    
    SLICE_X1Y183         FDCE (Recov_fdce_C_CLR)     -0.331   330.331    u_hdmi_driver/u_vga_driver/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                        330.331    
                         arrival time                        -335.711    
  -------------------------------------------------------------------
                         slack                                 -5.380    

Slack (VIOLATED) :        -5.378ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.979ns  (logic 0.538ns (27.188%)  route 1.441ns (72.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 331.547 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.612   335.708    u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[1]_0
    SLICE_X3Y182         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.440   331.547    u_hdmi_driver/u_hdmi_trans/encode_inst_b/clk_out1
    SLICE_X3Y182         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[4]/C
                         clock pessimism              0.000   331.547    
                         clock uncertainty           -0.887   330.661    
    SLICE_X3Y182         FDCE (Recov_fdce_C_CLR)     -0.331   330.330    u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -335.708    
  -------------------------------------------------------------------
                         slack                                 -5.378    

Slack (VIOLATED) :        -5.378ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.979ns  (logic 0.538ns (27.188%)  route 1.441ns (72.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 331.547 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.612   335.708    u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]_0
    SLICE_X3Y182         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.440   331.547    u_hdmi_driver/u_hdmi_trans/encode_inst_r/clk_out1
    SLICE_X3Y182         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]/C
                         clock pessimism              0.000   331.547    
                         clock uncertainty           -0.887   330.661    
    SLICE_X3Y182         FDCE (Recov_fdce_C_CLR)     -0.331   330.330    u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -335.708    
  -------------------------------------------------------------------
                         slack                                 -5.378    

Slack (VIOLATED) :        -5.378ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.979ns  (logic 0.538ns (27.188%)  route 1.441ns (72.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 331.547 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.612   335.708    u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]_0
    SLICE_X3Y182         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.440   331.547    u_hdmi_driver/u_hdmi_trans/encode_inst_r/clk_out1
    SLICE_X3Y182         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[4]/C
                         clock pessimism              0.000   331.547    
                         clock uncertainty           -0.887   330.661    
    SLICE_X3Y182         FDCE (Recov_fdce_C_CLR)     -0.331   330.330    u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -335.708    
  -------------------------------------------------------------------
                         slack                                 -5.378    

Slack (VIOLATED) :        -5.378ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_vga_driver/cnt_h_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.979ns  (logic 0.538ns (27.188%)  route 1.441ns (72.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 331.547 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.612   335.708    u_hdmi_driver/u_vga_driver/vga_de_reg_6
    SLICE_X3Y182         FDCE                                         f  u_hdmi_driver/u_vga_driver/cnt_h_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.440   331.547    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X3Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_h_reg[5]/C
                         clock pessimism              0.000   331.547    
                         clock uncertainty           -0.887   330.661    
    SLICE_X3Y182         FDCE (Recov_fdce_C_CLR)     -0.331   330.330    u_hdmi_driver/u_vga_driver/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -335.708    
  -------------------------------------------------------------------
                         slack                                 -5.378    

Slack (VIOLATED) :        -5.378ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_vga_driver/cnt_h_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.979ns  (logic 0.538ns (27.188%)  route 1.441ns (72.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 331.547 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.612   335.708    u_hdmi_driver/u_vga_driver/vga_de_reg_6
    SLICE_X3Y182         FDCE                                         f  u_hdmi_driver/u_vga_driver/cnt_h_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.440   331.547    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X3Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_h_reg[7]/C
                         clock pessimism              0.000   331.547    
                         clock uncertainty           -0.887   330.661    
    SLICE_X3Y182         FDCE (Recov_fdce_C_CLR)     -0.331   330.330    u_hdmi_driver/u_vga_driver/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -335.708    
  -------------------------------------------------------------------
                         slack                                 -5.378    

Slack (VIOLATED) :        -5.364ns  (required time - arrival time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_vga_driver/cnt_h_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.105ns  (clk_out1_clock rise@330.105ns - clk_pll_i rise@330.000ns)
  Data Path Delay:        1.965ns  (logic 0.538ns (27.384%)  route 1.427ns (72.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 331.547 - 330.105 ) 
    Source Clock Delay      (SCD):    3.729ns = ( 333.729 - 330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    330.000   330.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520   331.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156   328.363 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   329.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081   330.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505   331.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077   331.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165   332.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106   332.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813   333.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088   330.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524   332.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   332.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.543   333.729    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.433   334.162 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.829   334.991    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.105   335.096 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.598   335.694    u_hdmi_driver/u_vga_driver/vga_de_reg_6
    SLICE_X0Y182         FDCE                                         f  u_hdmi_driver/u_vga_driver/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                    330.105   330.105 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   330.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689   331.794    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944   327.850 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180   330.030    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   330.107 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.440   331.547    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X0Y182         FDCE                                         r  u_hdmi_driver/u_vga_driver/cnt_h_reg[1]/C
                         clock pessimism              0.000   331.547    
                         clock uncertainty           -0.887   330.661    
    SLICE_X0Y182         FDCE (Recov_fdce_C_CLR)     -0.331   330.330    u_hdmi_driver/u_vga_driver/cnt_h_reg[1]
  -------------------------------------------------------------------
                         required time                        330.330    
                         arrival time                        -335.694    
  -------------------------------------------------------------------
                         slack                                 -5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.953%)  route 0.566ns (73.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.185     2.239    u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[1]_0
    SLICE_X5Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_g/clk_out1
    SLICE_X5Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[3]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X5Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.953%)  route 0.566ns (73.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.185     2.239    u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[1]_0
    SLICE_X5Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_g/clk_out1
    SLICE_X5Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[3]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X5Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.953%)  route 0.566ns (73.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.185     2.239    u_hdmi_driver/u_hdmi_trans/encode_inst_g/cnt_reg[1]_0
    SLICE_X5Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_g/clk_out1
    SLICE_X5Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[5]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X5Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_g/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.953%)  route 0.566ns (73.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.185     2.239    u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]_0
    SLICE_X5Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_r/clk_out1
    SLICE_X5Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[2]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X5Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.953%)  route 0.566ns (73.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.185     2.239    u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]_0
    SLICE_X5Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_r/clk_out1
    SLICE_X5Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[6]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X5Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.953%)  route 0.566ns (73.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.185     2.239    u_hdmi_driver/u_hdmi_trans/encode_inst_r/cnt_reg[1]_0
    SLICE_X5Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_r/clk_out1
    SLICE_X5Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[8]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X5Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_vga_driver/vga_vs_reg/PRE
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.953%)  route 0.566ns (73.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.185     2.239    u_hdmi_driver/u_vga_driver/vga_de_reg_6
    SLICE_X5Y183         FDPE                                         f  u_hdmi_driver/u_vga_driver/vga_vs_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_vga_driver/clk_out1
    SLICE_X5Y183         FDPE                                         r  u_hdmi_driver/u_vga_driver/vga_vs_reg/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X5Y183         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    u_hdmi_driver/u_vga_driver/vga_vs_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.824%)  route 0.570ns (73.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.189     2.243    u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[1]_0
    SLICE_X4Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_b/clk_out1
    SLICE_X4Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[3]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X4Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.824%)  route 0.570ns (73.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.189     2.243    u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[1]_0
    SLICE_X4Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_b/clk_out1
    SLICE_X4Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[5]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X4Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ddr3_tx_buffer/hdmi_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.824%)  route 0.570ns (73.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.646     1.464    ddr3_tx_buffer/CLK
    SLICE_X6Y185         FDCE                                         r  ddr3_tx_buffer/hdmi_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  ddr3_tx_buffer/hdmi_rst_n_reg/Q
                         net (fo=32, routed)          0.381     2.009    ddr3_tx_buffer/hdmi_rst_n
    SLICE_X5Y183         LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  ddr3_tx_buffer/OSERDESE2_inst_MASTER_i_1/O
                         net (fo=75, routed)          0.189     2.243    u_hdmi_driver/u_hdmi_trans/encode_inst_b/cnt_reg[1]_0
    SLICE_X4Y183         FDCE                                         f  u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.919     0.920    u_hdmi_driver/u_hdmi_trans/encode_inst_b/clk_out1
    SLICE_X4Y183         FDCE                                         r  u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[6]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.887     1.807    
    SLICE_X4Y183         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    u_hdmi_driver/u_hdmi_trans/encode_inst_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        4.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.484ns (9.934%)  route 4.388ns (90.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.947     8.469    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X148Y149       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.380    13.351    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X148Y149       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[2]/C
                         clock pessimism              0.215    13.566    
                         clock uncertainty           -0.063    13.503    
    SLICE_X148Y149       FDCE (Recov_fdce_C_CLR)     -0.292    13.211    ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.484ns (9.999%)  route 4.357ns (90.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 13.349 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.915     8.438    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X146Y149       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378    13.349    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X146Y149       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[4]/C
                         clock pessimism              0.215    13.564    
                         clock uncertainty           -0.063    13.501    
    SLICE_X146Y149       FDCE (Recov_fdce_C_CLR)     -0.292    13.209    ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.209    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.484ns (9.934%)  route 4.388ns (90.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 13.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.947     8.469    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X148Y149       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.380    13.351    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X148Y149       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[1]/C
                         clock pessimism              0.215    13.566    
                         clock uncertainty           -0.063    13.503    
    SLICE_X148Y149       FDCE (Recov_fdce_C_CLR)     -0.258    13.245    ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.484ns (10.009%)  route 4.352ns (89.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 13.331 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.910     8.433    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X145Y153       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.360    13.331    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X145Y153       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[0]/C
                         clock pessimism              0.280    13.611    
                         clock uncertainty           -0.063    13.548    
    SLICE_X145Y153       FDCE (Recov_fdce_C_CLR)     -0.331    13.217    ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.217    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.484ns (10.009%)  route 4.352ns (89.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 13.331 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.910     8.433    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X145Y153       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.360    13.331    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X145Y153       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[1]/C
                         clock pessimism              0.280    13.611    
                         clock uncertainty           -0.063    13.548    
    SLICE_X145Y153       FDCE (Recov_fdce_C_CLR)     -0.331    13.217    ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.217    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.484ns (10.009%)  route 4.352ns (89.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 13.331 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.910     8.433    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X145Y153       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.360    13.331    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X145Y153       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[6]/C
                         clock pessimism              0.280    13.611    
                         clock uncertainty           -0.063    13.548    
    SLICE_X145Y153       FDCE (Recov_fdce_C_CLR)     -0.331    13.217    ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.217    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.484ns (9.999%)  route 4.357ns (90.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 13.349 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.915     8.438    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X146Y149       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378    13.349    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X146Y149       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[3]/C
                         clock pessimism              0.215    13.564    
                         clock uncertainty           -0.063    13.501    
    SLICE_X146Y149       FDCE (Recov_fdce_C_CLR)     -0.258    13.243    ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.484ns (9.999%)  route 4.357ns (90.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 13.349 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.915     8.438    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X146Y149       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378    13.349    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X146Y149       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[5]/C
                         clock pessimism              0.215    13.564    
                         clock uncertainty           -0.063    13.501    
    SLICE_X146Y149       FDCE (Recov_fdce_C_CLR)     -0.258    13.243    ddr3_ctrl/ddr3_rd_ctrl/cmd_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.484ns (10.009%)  route 4.352ns (89.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 13.331 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.910     8.433    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X144Y153       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.360    13.331    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X144Y153       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[3]/C
                         clock pessimism              0.280    13.611    
                         clock uncertainty           -0.063    13.548    
    SLICE_X144Y153       FDCE (Recov_fdce_C_CLR)     -0.292    13.256    ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.484ns (10.009%)  route 4.352ns (89.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 13.331 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 f  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.910     8.433    ddr3_ctrl/ddr3_rd_ctrl/AR[0]
    SLICE_X144Y153       FDCE                                         f  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417    11.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979     8.438 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.925    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    10.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403    11.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029    12.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    12.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777    13.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912    10.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452    11.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.360    13.331    ddr3_ctrl/ddr3_rd_ctrl/CLK
    SLICE_X144Y153       FDCE                                         r  ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[2]/C
                         clock pessimism              0.280    13.611    
                         clock uncertainty           -0.063    13.548    
    SLICE_X144Y153       FDCE (Recov_fdce_C_CLR)     -0.258    13.290    ddr3_ctrl/ddr3_rd_ctrl/rd_data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  4.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.164ns (28.575%)  route 0.410ns (71.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.622     1.440    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X142Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y149       FDPE (Prop_fdpe_C_Q)         0.164     1.604 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/Q
                         net (fo=3, routed)           0.410     2.014    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_0[0]
    SLICE_X151Y158       FDCE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.887     2.002    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X151Y158       FDCE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.297     1.704    
    SLICE_X151Y158       FDCE (Remov_fdce_C_CLR)     -0.092     1.612    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.011%)  route 0.381ns (72.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.611     1.429    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y163       FDPE (Prop_fdpe_C_Q)         0.141     1.570 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/Q
                         net (fo=48, routed)          0.381     1.951    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SS[0]
    SLICE_X149Y156       FDCE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.887     2.003    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X149Y156       FDCE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.531     1.472    
    SLICE_X149Y156       FDCE (Remov_fdce_C_CLR)     -0.092     1.380    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_rx_buffer/ddr3_wr_addr_reg[19]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.572%)  route 0.484ns (77.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 f  <hidden>
                         net (fo=192, routed)         0.484     2.047    ddr3_rx_buffer/rd_rst_busy
    SLICE_X154Y156       FDCE                                         f  ddr3_rx_buffer/ddr3_wr_addr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.889     2.003    ddr3_rx_buffer/CLK
    SLICE_X154Y156       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[19]/C
                         clock pessimism             -0.531     1.473    
    SLICE_X154Y156       FDCE (Remov_fdce_C_CLR)     -0.067     1.406    ddr3_rx_buffer/ddr3_wr_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_rx_buffer/ddr3_wr_addr_reg[22]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.572%)  route 0.484ns (77.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 f  <hidden>
                         net (fo=192, routed)         0.484     2.047    ddr3_rx_buffer/rd_rst_busy
    SLICE_X154Y156       FDCE                                         f  ddr3_rx_buffer/ddr3_wr_addr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.889     2.003    ddr3_rx_buffer/CLK
    SLICE_X154Y156       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[22]/C
                         clock pessimism             -0.531     1.473    
    SLICE_X154Y156       FDCE (Remov_fdce_C_CLR)     -0.067     1.406    ddr3_rx_buffer/ddr3_wr_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_rx_buffer/ddr3_wr_addr_reg[27]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.572%)  route 0.484ns (77.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 f  <hidden>
                         net (fo=192, routed)         0.484     2.047    ddr3_rx_buffer/rd_rst_busy
    SLICE_X154Y156       FDCE                                         f  ddr3_rx_buffer/ddr3_wr_addr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.889     2.003    ddr3_rx_buffer/CLK
    SLICE_X154Y156       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[27]/C
                         clock pessimism             -0.531     1.473    
    SLICE_X154Y156       FDCE (Remov_fdce_C_CLR)     -0.067     1.406    ddr3_rx_buffer/ddr3_wr_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_rx_buffer/ddr3_wr_addr_reg[28]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.572%)  route 0.484ns (77.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 f  <hidden>
                         net (fo=192, routed)         0.484     2.047    ddr3_rx_buffer/rd_rst_busy
    SLICE_X154Y156       FDCE                                         f  ddr3_rx_buffer/ddr3_wr_addr_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.889     2.003    ddr3_rx_buffer/CLK
    SLICE_X154Y156       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[28]/C
                         clock pessimism             -0.531     1.473    
    SLICE_X154Y156       FDCE (Remov_fdce_C_CLR)     -0.067     1.406    ddr3_rx_buffer/ddr3_wr_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_rx_buffer/ddr3_wr_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.771%)  route 0.753ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 f  <hidden>
                         net (fo=192, routed)         0.753     2.317    ddr3_rx_buffer/rd_rst_busy
    SLICE_X154Y149       FDCE                                         f  ddr3_rx_buffer/ddr3_wr_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.896     2.011    ddr3_rx_buffer/CLK
    SLICE_X154Y149       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[10]/C
                         clock pessimism             -0.297     1.714    
    SLICE_X154Y149       FDCE (Remov_fdce_C_CLR)     -0.067     1.647    ddr3_rx_buffer/ddr3_wr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_rx_buffer/ddr3_wr_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.771%)  route 0.753ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 f  <hidden>
                         net (fo=192, routed)         0.753     2.317    ddr3_rx_buffer/rd_rst_busy
    SLICE_X154Y149       FDCE                                         f  ddr3_rx_buffer/ddr3_wr_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.896     2.011    ddr3_rx_buffer/CLK
    SLICE_X154Y149       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[3]/C
                         clock pessimism             -0.297     1.714    
    SLICE_X154Y149       FDCE (Remov_fdce_C_CLR)     -0.067     1.647    ddr3_rx_buffer/ddr3_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_rx_buffer/ddr3_wr_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.771%)  route 0.753ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 f  <hidden>
                         net (fo=192, routed)         0.753     2.317    ddr3_rx_buffer/rd_rst_busy
    SLICE_X154Y149       FDCE                                         f  ddr3_rx_buffer/ddr3_wr_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.896     2.011    ddr3_rx_buffer/CLK
    SLICE_X154Y149       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[4]/C
                         clock pessimism             -0.297     1.714    
    SLICE_X154Y149       FDCE (Remov_fdce_C_CLR)     -0.067     1.647    ddr3_rx_buffer/ddr3_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_rx_buffer/ddr3_wr_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.771%)  route 0.753ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 f  <hidden>
                         net (fo=192, routed)         0.753     2.317    ddr3_rx_buffer/rd_rst_busy
    SLICE_X154Y149       FDCE                                         f  ddr3_rx_buffer/ddr3_wr_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.896     2.011    ddr3_rx_buffer/CLK
    SLICE_X154Y149       FDCE                                         r  ddr3_rx_buffer/ddr3_wr_addr_reg[5]/C
                         clock pessimism             -0.297     1.714    
    SLICE_X154Y149       FDCE (Remov_fdce_C_CLR)     -0.067     1.647    ddr3_rx_buffer/ddr3_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.301ns  (logic 0.379ns (11.480%)  route 2.922ns (88.520%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151                                    0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.922     3.301    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y3     PHY_CONTROL                  0.000     5.000    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.699    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 0.141ns (7.933%)  route 1.636ns (92.067%))
  Logic Levels:           0  
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.590     1.408    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.141     1.549 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          1.636     3.185    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  clk

Max Delay             2 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 0.484ns (12.857%)  route 3.281ns (87.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 r  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          0.839     7.362    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     4.552    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.379ns (36.267%)  route 0.666ns (63.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.453     3.639    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.379     4.018 r  <hidden>
                         net (fo=192, routed)         0.666     4.684    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.416     4.551    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.633     1.451    <hidden>
    SLICE_X156Y171       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.128     1.579 r  <hidden>
                         net (fo=1, routed)           0.112     1.690    <hidden>
    SLICE_X156Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.905     2.098    <hidden>
    SLICE_X156Y170       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.099%)  route 0.165ns (53.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.633     1.451    <hidden>
    SLICE_X156Y171       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.141     1.592 r  <hidden>
                         net (fo=1, routed)           0.165     1.757    <hidden>
    SLICE_X157Y169       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.905     2.099    <hidden>
    SLICE_X157Y169       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.164%)  route 0.171ns (54.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.633     1.451    <hidden>
    SLICE_X156Y171       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.141     1.592 r  <hidden>
                         net (fo=1, routed)           0.171     1.763    <hidden>
    SLICE_X156Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.905     2.098    <hidden>
    SLICE_X156Y170       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.971%)  route 0.173ns (55.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.633     1.451    <hidden>
    SLICE_X156Y171       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.141     1.592 r  <hidden>
                         net (fo=1, routed)           0.173     1.764    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.903     2.096    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.434%)  route 0.176ns (55.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.633     1.451    <hidden>
    SLICE_X156Y171       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.141     1.592 r  <hidden>
                         net (fo=1, routed)           0.176     1.768    <hidden>
    SLICE_X156Y169       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.905     2.099    <hidden>
    SLICE_X156Y169       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.780%)  route 0.202ns (61.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.633     1.451    <hidden>
    SLICE_X156Y171       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.128     1.579 r  <hidden>
                         net (fo=1, routed)           0.202     1.781    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.903     2.096    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.225%)  route 0.379ns (74.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.633     1.451    <hidden>
    SLICE_X156Y171       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y171       FDRE (Prop_fdre_C_Q)         0.128     1.579 r  <hidden>
                         net (fo=1, routed)           0.379     1.958    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.903     2.096    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.870%)  route 0.404ns (74.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.605     1.423    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y173       FDRE (Prop_fdre_C_Q)         0.141     1.564 r  <hidden>
                         net (fo=192, routed)         0.404     1.968    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.905     2.098    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.227ns (22.925%)  route 0.763ns (77.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.642     1.460    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X160Y160       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDRE (Prop_fdre_C_Q)         0.128     1.588 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=4, routed)           0.353     1.941    ddr3_ctrl/ddr3_rd_ctrl/init_calib_complete
    SLICE_X160Y158       LUT2 (Prop_lut2_I1_O)        0.099     2.040 r  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          0.410     2.450    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.905     2.099    <hidden>
    SLICE_X160Y170       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  clk_out1_clock

Max Delay             2 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.797ns  (logic 0.484ns (8.349%)  route 5.313ns (91.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 r  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          2.872     9.395    <hidden>
    SLICE_X86Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     1.689    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.252     1.254    <hidden>
    SLICE_X86Y178        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.928ns  (logic 0.379ns (40.855%)  route 0.549ns (59.145%))
  Logic Levels:           0  
  Clock Path Skew:        -2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    3.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.355     3.541    <hidden>
    SLICE_X86Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y177        FDRE (Prop_fdre_C_Q)         0.379     3.920 r  <hidden>
                         net (fo=45, routed)          0.549     4.469    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.689     1.689    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.256     1.258    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.148ns (57.603%)  route 0.109ns (42.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.569     1.387    <hidden>
    SLICE_X62Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y180        FDRE (Prop_fdre_C_Q)         0.148     1.535 r  <hidden>
                         net (fo=1, routed)           0.109     1.644    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.840     0.842    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.274%)  route 0.114ns (44.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.571     1.389    <hidden>
    SLICE_X63Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  <hidden>
                         net (fo=1, routed)           0.114     1.644    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.841     0.843    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.833%)  route 0.112ns (43.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.569     1.387    <hidden>
    SLICE_X62Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y180        FDRE (Prop_fdre_C_Q)         0.148     1.535 r  <hidden>
                         net (fo=1, routed)           0.112     1.647    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.840     0.842    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.040%)  route 0.165ns (53.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.571     1.389    <hidden>
    SLICE_X63Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  <hidden>
                         net (fo=1, routed)           0.165     1.695    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.841     0.843    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.847%)  route 0.179ns (52.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.569     1.387    <hidden>
    SLICE_X62Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y180        FDRE (Prop_fdre_C_Q)         0.164     1.551 r  <hidden>
                         net (fo=1, routed)           0.179     1.729    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.840     0.842    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.385%)  route 0.224ns (63.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.571     1.389    <hidden>
    SLICE_X63Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDRE (Prop_fdre_C_Q)         0.128     1.517 r  <hidden>
                         net (fo=1, routed)           0.224     1.740    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.841     0.843    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.801%)  route 0.251ns (66.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.571     1.389    <hidden>
    SLICE_X63Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDRE (Prop_fdre_C_Q)         0.128     1.517 r  <hidden>
                         net (fo=1, routed)           0.251     1.767    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.841     0.843    <hidden>
    SLICE_X62Y182        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.005%)  route 0.231ns (60.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.573     1.391    <hidden>
    SLICE_X62Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y184        FDRE (Prop_fdre_C_Q)         0.148     1.539 r  <hidden>
                         net (fo=1, routed)           0.231     1.770    <hidden>
    SLICE_X60Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.845     0.847    <hidden>
    SLICE_X60Y184        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.756%)  route 0.265ns (65.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.552     1.370    <hidden>
    SLICE_X86Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y177        FDRE (Prop_fdre_C_Q)         0.141     1.511 r  <hidden>
                         net (fo=45, routed)          0.265     1.775    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.824     0.826    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.318%)  route 0.233ns (58.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.573     1.391    <hidden>
    SLICE_X62Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y184        FDRE (Prop_fdre_C_Q)         0.164     1.555 r  <hidden>
                         net (fo=1, routed)           0.233     1.788    <hidden>
    SLICE_X60Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.024     1.024    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.845     0.847    <hidden>
    SLICE_X60Y184        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_ddr3_clock

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 0.105ns (1.616%)  route 6.392ns (98.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.023     6.497    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y158       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.300     1.302    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y158       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 0.105ns (1.616%)  route 6.392ns (98.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.023     6.497    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y158       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.300     1.302    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y158       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 0.105ns (1.616%)  route 6.392ns (98.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.023     6.497    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y158       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.300     1.302    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y158       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.379ns  (logic 0.105ns (1.646%)  route 6.274ns (98.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.906     6.379    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y157       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.301     1.303    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.379ns  (logic 0.105ns (1.646%)  route 6.274ns (98.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.906     6.379    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y157       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.301     1.303    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.379ns  (logic 0.105ns (1.646%)  route 6.274ns (98.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.906     6.379    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y157       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.301     1.303    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.379ns  (logic 0.105ns (1.646%)  route 6.274ns (98.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.906     6.379    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y157       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.301     1.303    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.284ns  (logic 0.105ns (1.671%)  route 6.179ns (98.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.811     6.284    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y157       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.301     1.303    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.105ns (1.707%)  route 6.045ns (98.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.677     6.150    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y153       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.301     1.303    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y153       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE
                            (recovery check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.105ns (1.707%)  route 6.045ns (98.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           5.369     5.369    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.105     5.474 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.677     6.150    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y153       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.301     1.303    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y153       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.344ns  (logic 0.045ns (1.346%)  route 3.299ns (98.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.260     3.344    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y154       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.862    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y154       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.344ns  (logic 0.045ns (1.346%)  route 3.299ns (98.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.260     3.344    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y154       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.862    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y154       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.344ns  (logic 0.045ns (1.346%)  route 3.299ns (98.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.260     3.344    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y154       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.862    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y154       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.344ns  (logic 0.045ns (1.346%)  route 3.299ns (98.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.260     3.344    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y154       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.862    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y154       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.397ns  (logic 0.045ns (1.325%)  route 3.352ns (98.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.314     3.397    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y153       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.862    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y153       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.397ns  (logic 0.045ns (1.325%)  route 3.352ns (98.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.314     3.397    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y153       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.862    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y153       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.397ns  (logic 0.045ns (1.325%)  route 3.352ns (98.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.314     3.397    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y153       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.862    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y153       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.473ns  (logic 0.045ns (1.296%)  route 3.428ns (98.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.390     3.473    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X114Y157       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.861    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X114Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.502ns  (logic 0.045ns (1.285%)  route 3.457ns (98.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.419     3.502    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y157       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.861    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE
                            (removal check against rising-edge clock clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.502ns  (logic 0.045ns (1.285%)  route 3.457ns (98.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.039     3.039    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X120Y155       LUT1 (Prop_lut1_I0_O)        0.045     3.084 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.419     3.502    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/AS[0]
    SLICE_X113Y157       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.860     0.861    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    SLICE_X113Y157       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  clk_out1_ddr3_clock

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ddr3_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.507ns  (logic 0.141ns (5.624%)  route 2.366ns (94.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.201ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.590     1.408    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.141     1.549 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.366     3.915    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.837     0.839    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X48Y174        FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pll_i

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.573ns  (logic 0.105ns (1.097%)  route 9.468ns (98.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     9.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.573ns  (logic 0.105ns (1.097%)  route 9.468ns (98.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     9.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.573ns  (logic 0.105ns (1.097%)  route 9.468ns (98.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     9.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.573ns  (logic 0.105ns (1.097%)  route 9.468ns (98.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     9.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.573ns  (logic 0.105ns (1.097%)  route 9.468ns (98.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     9.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.573ns  (logic 0.105ns (1.097%)  route 9.468ns (98.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     9.573    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 0.105ns (1.116%)  route 9.303ns (98.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.457     9.408    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X145Y148       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378     3.349    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X145Y148       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 0.105ns (1.116%)  route 9.303ns (98.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.457     9.408    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X145Y148       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378     3.349    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X145Y148       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 0.105ns (1.116%)  route 9.303ns (98.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.457     9.408    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X145Y148       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378     3.349    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X145Y148       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.309ns  (logic 0.105ns (1.128%)  route 9.204ns (98.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           6.846     6.846    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.105     6.951 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.358     9.309    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X123Y151       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.302     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.425ns  (logic 0.045ns (1.017%)  route 4.380ns (98.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.533     4.425    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X143Y163       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.425ns  (logic 0.045ns (1.017%)  route 4.380ns (98.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.533     4.425    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X143Y163       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.425ns  (logic 0.045ns (1.017%)  route 4.380ns (98.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.533     4.425    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X143Y163       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.425ns  (logic 0.045ns (1.017%)  route 4.380ns (98.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.533     4.425    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X143Y163       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.705ns  (logic 0.045ns (0.956%)  route 4.660ns (99.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.813     4.705    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X132Y161       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.860     1.975    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X132Y161       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.772ns  (logic 0.045ns (0.943%)  route 4.727ns (99.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.880     4.772    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X131Y160       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.859     1.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X131Y160       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.772ns  (logic 0.045ns (0.943%)  route 4.727ns (99.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.880     4.772    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X131Y160       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.859     1.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X131Y160       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.812ns  (logic 0.045ns (0.935%)  route 4.767ns (99.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.920     4.812    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X141Y152       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.887     2.002    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X141Y152       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.045ns (0.911%)  route 4.896ns (99.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          1.049     4.941    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X142Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.894     2.009    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X142Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C

Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.045ns (0.911%)  route 4.896ns (99.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  ddr3_clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.847     3.847    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X163Y166       LUT4 (Prop_lut4_I2_O)        0.045     3.892 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          1.049     4.941    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X142Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.894     2.009    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X142Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk_pll_i

Max Delay             1 Endpoint
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.249ns  (logic 0.379ns (30.336%)  route 0.870ns (69.664%))
  Logic Levels:           0  
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.217    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.298 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.521     4.819    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.379     5.198 r  <hidden>
                         net (fo=35, routed)          0.870     6.068    <hidden>
    SLICE_X151Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.348     3.319    <hidden>
    SLICE_X151Y173       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.232%)  route 0.104ns (44.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.632     1.575    <hidden>
    SLICE_X160Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.128     1.703 r  <hidden>
                         net (fo=1, routed)           0.104     1.806    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.901     2.016    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.632     1.575    <hidden>
    SLICE_X160Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.128     1.703 r  <hidden>
                         net (fo=1, routed)           0.112     1.815    <hidden>
    SLICE_X160Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.904     2.019    <hidden>
    SLICE_X160Y172       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.549%)  route 0.104ns (42.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.632     1.575    <hidden>
    SLICE_X160Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.141     1.716 r  <hidden>
                         net (fo=1, routed)           0.104     1.820    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.901     2.016    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.628%)  route 0.165ns (56.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.633     1.576    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y172       FDRE (Prop_fdre_C_Q)         0.128     1.704 r  <hidden>
                         net (fo=1, routed)           0.165     1.869    <hidden>
    SLICE_X157Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.903     2.017    <hidden>
    SLICE_X157Y172       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.158%)  route 0.158ns (52.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.632     1.575    <hidden>
    SLICE_X160Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.141     1.716 r  <hidden>
                         net (fo=1, routed)           0.158     1.874    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.901     2.016    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.404%)  route 0.308ns (68.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.632     1.575    <hidden>
    SLICE_X160Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDRE (Prop_fdre_C_Q)         0.141     1.716 r  <hidden>
                         net (fo=1, routed)           0.308     2.024    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.901     2.016    <hidden>
    SLICE_X162Y173       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.908%)  route 0.425ns (75.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.633     1.576    <hidden>
    SLICE_X156Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y172       FDRE (Prop_fdre_C_Q)         0.141     1.717 r  <hidden>
                         net (fo=1, routed)           0.425     2.142    <hidden>
    SLICE_X157Y172       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.903     2.017    <hidden>
    SLICE_X157Y172       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.140%)  route 0.468ns (76.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.917    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.943 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.634     1.577    <hidden>
    SLICE_X157Y170       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.141     1.718 r  <hidden>
                         net (fo=35, routed)          0.468     2.186    <hidden>
    SLICE_X151Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.872     1.987    <hidden>
    SLICE_X151Y173       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock
  To Clock:  clk_pll_i

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.379ns (42.715%)  route 0.508ns (57.285%))
  Logic Levels:           0  
  Clock Path Skew:        1.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         1.363     1.366    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDRE (Prop_fdre_C_Q)         0.379     1.745 r  <hidden>
                         net (fo=55, routed)          0.508     2.254    <hidden>
    SLICE_X86Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.250     3.221    <hidden>
    SLICE_X86Y177        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.856%)  route 0.099ns (41.144%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.568     0.570    <hidden>
    SLICE_X67Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.141     0.711 r  <hidden>
                         net (fo=1, routed)           0.099     0.809    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.835     1.950    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.148ns (59.217%)  route 0.102ns (40.783%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.569     0.571    <hidden>
    SLICE_X66Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y181        FDRE (Prop_fdre_C_Q)         0.148     0.719 r  <hidden>
                         net (fo=1, routed)           0.102     0.821    <hidden>
    SLICE_X68Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    <hidden>
    SLICE_X68Y181        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.274%)  route 0.114ns (44.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.572     0.574    <hidden>
    SLICE_X69Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDRE (Prop_fdre_C_Q)         0.141     0.715 r  <hidden>
                         net (fo=1, routed)           0.114     0.829    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.839     1.954    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.531%)  route 0.159ns (55.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.568     0.570    <hidden>
    SLICE_X67Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.128     0.698 r  <hidden>
                         net (fo=1, routed)           0.159     0.857    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.835     1.950    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.040%)  route 0.165ns (53.960%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.572     0.574    <hidden>
    SLICE_X69Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDRE (Prop_fdre_C_Q)         0.141     0.715 r  <hidden>
                         net (fo=1, routed)           0.165     0.880    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.839     1.954    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.326%)  route 0.149ns (47.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.569     0.571    <hidden>
    SLICE_X66Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y181        FDRE (Prop_fdre_C_Q)         0.164     0.735 r  <hidden>
                         net (fo=1, routed)           0.149     0.884    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.835     1.950    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.568     0.570    <hidden>
    SLICE_X67Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.141     0.711 r  <hidden>
                         net (fo=1, routed)           0.176     0.887    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.835     1.950    <hidden>
    SLICE_X68Y180        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.268%)  route 0.162ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.569     0.571    <hidden>
    SLICE_X66Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y181        FDRE (Prop_fdre_C_Q)         0.164     0.735 r  <hidden>
                         net (fo=1, routed)           0.162     0.897    <hidden>
    SLICE_X67Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.836     1.951    <hidden>
    SLICE_X67Y181        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.385%)  route 0.224ns (63.615%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.572     0.574    <hidden>
    SLICE_X69Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDRE (Prop_fdre_C_Q)         0.128     0.702 r  <hidden>
                         net (fo=1, routed)           0.224     0.925    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.839     1.954    <hidden>
    SLICE_X68Y184        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.036%)  route 0.250ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.887ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.526ns
    Phase Error              (PE):    0.621ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout1_buf/O
                         net (fo=272, routed)         0.557     0.559    <hidden>
    SLICE_X85Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  <hidden>
                         net (fo=55, routed)          0.250     0.950    <hidden>
    SLICE_X86Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.818     1.934    <hidden>
    SLICE_X86Y177        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 0.484ns (8.195%)  route 5.422ns (91.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 r  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          2.981     9.503    <hidden>
    SLICE_X87Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.250     3.221    <hidden>
    SLICE_X87Y177        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.053ns  (logic 0.484ns (11.941%)  route 3.569ns (88.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.411     3.597    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y151       FDPE (Prop_fdpe_C_Q)         0.379     3.976 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=49, routed)          2.442     6.418    ddr3_ctrl/ddr3_rd_ctrl/ui_clk_sync_rst
    SLICE_X160Y158       LUT2 (Prop_lut2_I0_O)        0.105     6.523 r  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.128     7.651    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.348     3.319    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.227ns (19.187%)  route 0.956ns (80.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.642     1.460    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X160Y160       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDRE (Prop_fdre_C_Q)         0.128     1.588 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=4, routed)           0.353     1.941    ddr3_ctrl/ddr3_rd_ctrl/init_calib_complete
    SLICE_X160Y158       LUT2 (Prop_lut2_I1_O)        0.099     2.040 r  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          0.603     2.643    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.874     1.989    <hidden>
    SLICE_X153Y173       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.270ns  (logic 0.227ns (10.001%)  route 2.043ns (89.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.642     1.460    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X160Y160       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDRE (Prop_fdre_C_Q)         0.128     1.588 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=4, routed)           0.353     1.941    ddr3_ctrl/ddr3_rd_ctrl/init_calib_complete
    SLICE_X160Y158       LUT2 (Prop_lut2_I1_O)        0.099     2.040 r  ddr3_ctrl/ddr3_rd_ctrl/ddr3_rx_fifo_i_1/O
                         net (fo=64, routed)          1.690     3.730    <hidden>
    SLICE_X87Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.818     1.934    <hidden>
    SLICE_X87Y177        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mem_refclk
  To Clock:  clk_pll_i

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
                            (rising edge-triggered cell PHASER_IN_PHY clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.190ns  (logic 0.365ns (16.670%)  route 1.825ns (83.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.166ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.516     2.101    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY                                r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_MEMREFCLK_DQSFOUND)
                                                      0.365     2.466 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND
                         net (fo=1, routed)           1.825     4.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes[0]
    SLICE_X146Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.357     3.328    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/CLK
    SLICE_X146Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
                            (rising edge-triggered cell PHASER_IN_PHY clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.889ns  (logic 0.365ns (19.325%)  route 1.524ns (80.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.166ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.507     2.092    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY                                r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_MEMREFCLK_DQSFOUND)
                                                      0.365     2.457 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND
                         net (fo=1, routed)           1.524     3.981    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes[1]
    SLICE_X145Y163       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.356     3.327    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/CLK
    SLICE_X145Y163       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
                            (rising edge-triggered cell PHASER_IN_PHY clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.204ns (19.907%)  route 0.821ns (80.093%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.166ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.191     0.849    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY                                r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_MEMREFCLK_DQSFOUND)
                                                      0.204     1.053 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND
                         net (fo=1, routed)           0.821     1.873    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes[1]
    SLICE_X145Y163       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/CLK
    SLICE_X145Y163       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3]/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
                            (rising edge-triggered cell PHASER_IN_PHY clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.204ns (17.918%)  route 0.935ns (82.082%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.166ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY                                r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_MEMREFCLK_DQSFOUND)
                                                      0.204     1.059 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND
                         net (fo=1, routed)           0.935     1.993    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes[0]
    SLICE_X146Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.883     1.998    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/CLK
    SLICE_X146Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ddr3_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_ddr3_clock'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.922ns  (logic 0.081ns (2.772%)  route 2.841ns (97.228%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.282     3.785    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    IDELAYCTRL_X1Y3      IDELAYCTRL                                   f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_ddr3_clock'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 0.026ns (2.331%)  route 1.090ns (97.669%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.545     0.547    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/CLK
    IDELAYCTRL_X1Y3      IDELAYCTRL                                   r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clock
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_b_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.033ns  (logic 2.032ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.563     1.566    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/clk_out2
    OLOGIC_X0Y182        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.984 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     1.985    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/dout
    K21                  OBUFDS (Prop_obufds_I_OB)    1.614     3.600 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OBUFDS_inst/OB
                         net (fo=0)                   0.000     3.600    hdmi_tx_chn_b_n
    K22                                                               r  hdmi_tx_chn_b_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_b_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.032ns  (logic 2.031ns (99.951%)  route 0.001ns (0.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.563     1.566    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/clk_out2
    OLOGIC_X0Y182        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.984 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     1.985    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/dout
    K21                  OBUFDS (Prop_obufds_I_O)     1.613     3.599 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OBUFDS_inst/O
                         net (fo=0)                   0.000     3.599    hdmi_tx_chn_b_p
    K21                                                               r  hdmi_tx_chn_b_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_g_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.019ns  (logic 2.018ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.559     1.562    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/clk_out2
    OLOGIC_X0Y178        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y178        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.980 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     1.981    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/dout
    J20                  OBUFDS (Prop_obufds_I_OB)    1.600     3.581 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OBUFDS_inst/OB
                         net (fo=0)                   0.000     3.581    hdmi_tx_chn_g_n
    J21                                                               r  hdmi_tx_chn_g_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_g_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.018ns  (logic 2.017ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.559     1.562    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/clk_out2
    OLOGIC_X0Y178        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y178        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.980 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     1.981    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/dout
    J20                  OBUFDS (Prop_obufds_I_O)     1.599     3.580 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OBUFDS_inst/O
                         net (fo=0)                   0.000     3.580    hdmi_tx_chn_g_p
    J20                                                               r  hdmi_tx_chn_g_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.016ns  (logic 2.015ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.559     1.562    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/clk_out2
    OLOGIC_X0Y172        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.980 r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     1.981    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/dout
    L19                  OBUFDS (Prop_obufds_I_OB)    1.597     3.579 r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OBUFDS_inst/OB
                         net (fo=0)                   0.000     3.579    hdmi_tx_clk_n
    L20                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 2.014ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.559     1.562    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/clk_out2
    OLOGIC_X0Y172        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.980 r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     1.981    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/dout
    L19                  OBUFDS (Prop_obufds_I_O)     1.596     3.578 r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OBUFDS_inst/O
                         net (fo=0)                   0.000     3.578    hdmi_tx_clk_p
    L19                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_r_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.002ns  (logic 2.001ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.571     1.574    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/clk_out2
    OLOGIC_X0Y192        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.992 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     1.993    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/dout
    G17                  OBUFDS (Prop_obufds_I_OB)    1.583     3.576 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OBUFDS_inst/OB
                         net (fo=0)                   0.000     3.576    hdmi_tx_chn_r_n
    G18                                                               r  hdmi_tx_chn_r_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_r_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.001ns  (logic 2.000ns (99.950%)  route 0.001ns (0.050%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807     1.807    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.175    -2.368 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -0.078    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.003 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           1.571     1.574    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/clk_out2
    OLOGIC_X0Y192        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.418     1.992 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     1.993    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/dout
    G17                  OBUFDS (Prop_obufds_I_O)     1.582     3.575 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OBUFDS_inst/O
                         net (fo=0)                   0.000     3.575    hdmi_tx_chn_r_p
    G17                                                               r  hdmi_tx_chn_r_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_r_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.961ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.644     0.646    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/clk_out2
    OLOGIC_X0Y192        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.823 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     0.824    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/dout
    G17                  OBUFDS (Prop_obufds_I_O)     0.784     1.608 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OBUFDS_inst/O
                         net (fo=0)                   0.000     1.608    hdmi_tx_chn_r_p
    G17                                                               r  hdmi_tx_chn_r_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_r_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.644     0.646    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/clk_out2
    OLOGIC_X0Y192        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.823 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     0.824    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/dout
    G17                  OBUFDS (Prop_obufds_I_OB)    0.785     1.609 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_r/OBUFDS_inst/OB
                         net (fo=0)                   0.000     1.609    hdmi_tx_chn_r_n
    G18                                                               r  hdmi_tx_chn_r_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.976ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.638     0.640    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/clk_out2
    OLOGIC_X0Y172        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.817 r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     0.818    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/dout
    L19                  OBUFDS (Prop_obufds_I_O)     0.799     1.617 r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OBUFDS_inst/O
                         net (fo=0)                   0.000     1.617    hdmi_tx_clk_p
    L19                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.977ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.638     0.640    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/clk_out2
    OLOGIC_X0Y172        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y172        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.817 r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     0.818    u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/dout
    L19                  OBUFDS (Prop_obufds_I_OB)    0.800     1.618 r  u_hdmi_driver/u_hdmi_trans/inst_parallel_to_serial_clk/OBUFDS_inst/OB
                         net (fo=0)                   0.000     1.618    hdmi_tx_clk_n
    L20                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_g_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.979ns  (logic 0.978ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.638     0.640    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/clk_out2
    OLOGIC_X0Y178        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y178        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.817 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     0.818    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/dout
    J20                  OBUFDS (Prop_obufds_I_O)     0.801     1.619 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OBUFDS_inst/O
                         net (fo=0)                   0.000     1.619    hdmi_tx_chn_g_p
    J20                                                               r  hdmi_tx_chn_g_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_g_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.980ns  (logic 0.979ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.638     0.640    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/clk_out2
    OLOGIC_X0Y178        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y178        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.817 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     0.818    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/dout
    J20                  OBUFDS (Prop_obufds_I_OB)    0.802     1.620 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_g/OBUFDS_inst/OB
                         net (fo=0)                   0.000     1.620    hdmi_tx_chn_g_n
    J21                                                               r  hdmi_tx_chn_g_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_b_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.641     0.643    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/clk_out2
    OLOGIC_X0Y182        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.820 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     0.821    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/dout
    K21                  OBUFDS (Prop_obufds_I_O)     0.816     1.636 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OBUFDS_inst/O
                         net (fo=0)                   0.000     1.636    hdmi_tx_chn_b_p
    K21                                                               r  hdmi_tx_chn_b_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clock  {rise@0.000ns fall@0.674ns period=1.347ns})
  Destination:            hdmi_tx_chn_b_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkout2_buf/O
                         net (fo=8, routed)           0.641     0.643    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/clk_out2
    OLOGIC_X0Y182        OSERDESE2                                    r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.820 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OSERDESE2_inst_MASTER/OQ
                         net (fo=1, routed)           0.001     0.821    u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/dout
    K21                  OBUFDS (Prop_obufds_I_OB)    0.817     1.637 r  u_hdmi_driver/u_hdmi_trans/parallel_to_serial_chn_b/OBUFDS_inst/OB
                         net (fo=0)                   0.000     1.637    hdmi_tx_chn_b_n
    K22                                                               r  hdmi_tx_chn_b_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 2.013ns (37.920%)  route 3.295ns (62.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     1.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.637 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -0.078    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.003 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     1.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.585 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     2.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.856 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     3.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     0.581 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     2.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.186 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.468     3.654    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X149Y156       FDCE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDCE (Prop_fdce_C_Q)         0.379     4.033 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/Q
                         net (fo=1, routed)           0.792     4.825    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n
    SLICE_X153Y162       LUT2 (Prop_lut2_I1_O)        0.105     4.930 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_reset_obuf.u_reset_obuf_i_1/O
                         net (fo=1, routed)           2.503     7.433    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mux_reset_n
    F4                   OBUF (Prop_obuf_I_O)         1.529     8.962 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_reset_obuf.u_reset_obuf/O
                         net (fo=0)                   0.000     8.962    ddr3_reset_n
    F4                                                                r  ddr3_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                            (clock source 'clk_pll_i'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.088ns  (logic 0.081ns (2.623%)  route 3.007ns (97.377%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     6.520    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     3.363 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.922    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.003 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     6.508    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.585 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.165     7.750    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     7.856 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.813     8.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.088     5.581 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.524     7.105    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.186 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.483     8.669    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    MMCME2_ADV_X1Y3      MMCME2_ADV                                   f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                            (clock source 'clk_pll_i'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.156ns  (logic 0.026ns (2.250%)  route 1.130ns (97.750%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.599     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    MMCME2_ADV_X1Y3      MMCME2_ADV                                   r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 0.901ns (43.755%)  route 1.158ns (56.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426     1.084    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     1.104 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156     0.261 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531     0.792    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.818 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.614     1.432    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X153Y162       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y162       FDRE (Prop_fdre_C_Q)         0.128     1.560 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__3/Q
                         net (fo=47, routed)          0.250     1.810    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1_reg[22]
    SLICE_X153Y162       LUT2 (Prop_lut2_I0_O)        0.098     1.908 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_reset_obuf.u_reset_obuf_i_1/O
                         net (fo=1, routed)           0.908     2.816    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mux_reset_n
    F4                   OBUF (Prop_obuf_I_O)         0.675     3.491 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_reset_obuf.u_reset_obuf/O
                         net (fo=0)                   0.000     3.491    ddr3_reset_n
    F4                                                                r  ddr3_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.175ns  (logic 0.081ns (1.940%)  route 4.094ns (98.060%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock fall edge)
                                                     40.000    40.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.807    41.807    hdmi_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.175    37.632 f  hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.290    39.922    hdmi_clock/inst/clkfbout_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    40.003 f  hdmi_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.804    41.807    hdmi_clock/inst/clkfbout_buf_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.747     0.747    hdmi_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.936 r  hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.024    hdmi_clock/inst/clkfbout_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  hdmi_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.747    hdmi_clock/inst/clkfbout_buf_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ddr3_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ddr3_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ddr3_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.156ns  (logic 0.081ns (2.566%)  route 3.075ns (97.434%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ddr3_clock fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520    11.520    ddr3_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.156     8.363 f  ddr3_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.559     9.922    ddr3_clock/inst/clkfbout_ddr3_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.003 f  ddr3_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.517    11.520    ddr3_clock/inst/clkfbout_buf_ddr3_clock
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  ddr3_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ddr3_clock'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ddr3_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ddr3_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clkfbout_ddr3_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     0.612    ddr3_clock/inst/clkfbout_buf_ddr3_clock
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ddr3_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  freq_refclk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.550ns  (logic 0.000ns (0.000%)  route 0.550ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      0.625     0.625 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.625 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     2.145    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.012 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     0.547    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.628 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     2.133    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.210 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.550     2.760    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/freq_refclk
    PHASER_REF_X1Y3      PHASER_REF                                   f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      0.625     0.625 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.625 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     2.145    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.012 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     0.547    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.628 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     2.133    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.210 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.537     2.747    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY                               f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      0.625     0.625 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.625 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     2.145    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.012 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     0.547    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.628 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     2.133    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.210 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.537     2.747    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY                               f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.522ns  (logic 0.000ns (0.000%)  route 0.522ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      0.625     0.625 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.625 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     2.145    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.012 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     0.547    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.628 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     2.133    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.210 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.522     2.732    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY                               f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.511ns  (logic 0.000ns (0.000%)  route 0.511ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      0.625     0.625 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.625 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     2.145    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156    -1.012 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     0.547    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.628 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     2.133    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.210 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.511     2.721    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY                               f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.000ns (0.000%)  route 0.190ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.190     0.848    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY                               r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.000ns (0.000%)  route 0.197ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.855    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY                               r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.000ns (0.000%)  route 0.208ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.208     0.866    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY                               r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.000ns (0.000%)  route 0.208ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.208     0.866    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY                               r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.000ns (0.000%)  route 0.211ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     0.869    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/freq_refclk
    PHASER_REF_X1Y3      PHASER_REF                                   r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
                            (clock source 'pll_clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfbout fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.520     4.020    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.156     0.863 f  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     2.422    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.503 f  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.505     4.008    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     4.085 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
                         net (fo=1, routed)           0.012     4.097    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clkfbout
    PLLE2_ADV_X1Y3       PLLE2_ADV                                    f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
                            (clock source 'pll_clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfbout rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.612     0.612    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.569 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.024    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.606     0.608    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.658 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
                         net (fo=1, routed)           0.005     0.663    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clkfbout
    PLLE2_ADV_X1Y3       PLLE2_ADV                                    r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2454 Endpoints
Min Delay          2454 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.407ns  (logic 1.496ns (13.117%)  route 9.911ns (86.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.225    11.407    sdr/rst
    SLICE_X130Y162       FDCE                                         f  sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X130Y162       FDCE                                         r  sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.407ns  (logic 1.496ns (13.117%)  route 9.911ns (86.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.225    11.407    sdr/rst
    SLICE_X130Y162       FDCE                                         f  sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X130Y162       FDCE                                         r  sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.407ns  (logic 1.496ns (13.117%)  route 9.911ns (86.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.225    11.407    sdr/rst
    SLICE_X130Y162       FDCE                                         f  sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X130Y162       FDCE                                         r  sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.407ns  (logic 1.496ns (13.117%)  route 9.911ns (86.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.225    11.407    sdr/rst
    SLICE_X130Y162       FDCE                                         f  sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X130Y162       FDCE                                         r  sdr/reg_0_d_multiplier_2_sint_mul_adder_4_io_r_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_11_d_constant_22_opt_io_o_reg_c/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.407ns  (logic 1.496ns (13.117%)  route 9.911ns (86.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.225    11.407    sdr/rst
    SLICE_X130Y162       FDCE                                         f  sdr/reg_11_d_constant_22_opt_io_o_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X130Y162       FDCE                                         r  sdr/reg_11_d_constant_22_opt_io_o_reg_c/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.403ns  (logic 1.496ns (13.121%)  route 9.907ns (86.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.221    11.403    sdr/rst
    SLICE_X131Y162       FDCE                                         f  sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X131Y162       FDCE                                         r  sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.403ns  (logic 1.496ns (13.121%)  route 9.907ns (86.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.221    11.403    sdr/rst
    SLICE_X131Y162       FDCE                                         f  sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X131Y162       FDCE                                         r  sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.403ns  (logic 1.496ns (13.121%)  route 9.907ns (86.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.221    11.403    sdr/rst
    SLICE_X131Y162       FDCE                                         f  sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X131Y162       FDCE                                         r  sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.403ns  (logic 1.496ns (13.121%)  route 9.907ns (86.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.221    11.403    sdr/rst
    SLICE_X131Y162       FDCE                                         f  sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.301     4.436    sdr/clk
    SLICE_X131Y162       FDCE                                         r  sdr/reg_0_d_multiplier_2_sint_mul_adder_5_io_r_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_concatenator_io_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.398ns  (logic 1.496ns (13.127%)  route 9.902ns (86.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         1.391     1.391 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.686     5.077    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.105     5.182 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        6.216    11.398    sdr/rst
    SLICE_X137Y177       FDCE                                         f  sdr/reg_0_d_concatenator_io_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.058    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.293     4.428    sdr/clk
    SLICE_X137Y177       FDCE                                         r  sdr/reg_0_d_concatenator_io_o_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.273ns (10.948%)  route 2.223ns (89.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.153     2.496    sdr/rst
    SLICE_X103Y162       FDCE                                         f  sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.848     2.041    sdr/clk
    SLICE_X103Y162       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.273ns (10.948%)  route 2.223ns (89.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.153     2.496    sdr/rst
    SLICE_X103Y162       FDCE                                         f  sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.848     2.041    sdr/clk
    SLICE_X103Y162       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.273ns (10.948%)  route 2.223ns (89.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.153     2.496    sdr/rst
    SLICE_X102Y162       FDCE                                         f  sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.848     2.041    sdr/clk
    SLICE_X102Y162       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.273ns (10.948%)  route 2.223ns (89.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.153     2.496    sdr/rst
    SLICE_X102Y162       FDCE                                         f  sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.848     2.041    sdr/clk
    SLICE_X102Y162       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_adder_16_io_r_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_12_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.273ns (10.948%)  route 2.223ns (89.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.153     2.496    sdr/rst
    SLICE_X102Y162       FDCE                                         f  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_12_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.848     2.041    sdr/clk
    SLICE_X102Y162       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_gen_addends_io_addend_12_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_1_d_multiplier_sint_mul_adder_16_io_r_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.273ns (10.948%)  route 2.223ns (89.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.153     2.496    sdr/rst
    SLICE_X103Y162       FDCE                                         f  sdr/reg_1_d_multiplier_sint_mul_adder_16_io_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.848     2.041    sdr/clk
    SLICE_X103Y162       FDCE                                         r  sdr/reg_1_d_multiplier_sint_mul_adder_16_io_r_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.273ns (10.948%)  route 2.223ns (89.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.153     2.496    sdr/rst
    SLICE_X102Y162       FDCE                                         f  sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.848     2.041    sdr/clk
    SLICE_X102Y162       FDCE                                         r  sdr/reg_2_d_multiplier_sint_mul_adder_16_io_r_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_sint_mul_adder_17_io_r_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.549ns  (logic 0.273ns (10.721%)  route 2.276ns (89.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.206     2.549    sdr/rst
    SLICE_X103Y161       FDCE                                         f  sdr/reg_0_d_multiplier_sint_mul_adder_17_io_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.850     2.043    sdr/clk
    SLICE_X103Y161       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_adder_17_io_r_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_0_d_multiplier_sint_mul_adder_6_io_r_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.549ns  (logic 0.273ns (10.721%)  route 2.276ns (89.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.206     2.549    sdr/rst
    SLICE_X103Y161       FDCE                                         f  sdr/reg_0_d_multiplier_sint_mul_adder_6_io_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.850     2.043    sdr/clk
    SLICE_X103Y161       FDCE                                         r  sdr/reg_0_d_multiplier_sint_mul_adder_6_io_r_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            sdr/reg_1_d_multiplier_sint_mul_adder_16_io_r_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.549ns  (logic 0.273ns (10.721%)  route 2.276ns (89.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    L18                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.070     2.298    sdr/resetn
    SLICE_X102Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.343 f  sdr/reg_0_d_multiplier_3_sint_mul_adder_0_io_r[36]_i_3/O
                         net (fo=2454, routed)        0.206     2.549    sdr/rst
    SLICE_X102Y161       FDCE                                         f  sdr/reg_1_d_multiplier_sint_mul_adder_16_io_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.164    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.850     2.043    sdr/clk
    SLICE_X102Y161       FDCE                                         r  sdr/reg_1_d_multiplier_sint_mul_adder_16_io_r_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pll_i

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 0.105ns (2.651%)  route 3.856ns (97.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     3.961    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 0.105ns (2.651%)  route 3.856ns (97.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     3.961    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 0.105ns (2.651%)  route 3.856ns (97.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     3.961    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 0.105ns (2.651%)  route 3.856ns (97.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     3.961    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 0.105ns (2.651%)  route 3.856ns (97.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     3.961    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 0.105ns (2.651%)  route 3.856ns (97.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.622     3.961    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X122Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.320     3.291    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 0.105ns (2.766%)  route 3.691ns (97.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.457     3.796    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X145Y148       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378     3.349    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X145Y148       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 0.105ns (2.766%)  route 3.691ns (97.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.457     3.796    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X145Y148       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378     3.349    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X145Y148       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 0.105ns (2.766%)  route 3.691ns (97.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.457     3.796    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X145Y148       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.378     3.349    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X145Y148       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 0.105ns (2.840%)  route 3.592ns (97.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y3      MMCME2_ADV                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           1.234     1.234    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X163Y166       LUT4 (Prop_lut4_I0_O)        0.105     1.339 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          2.358     3.697    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X123Y151       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        1.417     1.417    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.979    -1.562 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -0.075    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          1.403     1.405    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.478 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.029     2.507    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069     2.576 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.777     3.353    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.912     0.442 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.452     1.894    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.971 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        1.302     3.273    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X123Y151       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.045ns (4.204%)  route 1.025ns (95.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.533     1.070    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X143Y163       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.045ns (4.204%)  route 1.025ns (95.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.533     1.070    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X143Y163       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.045ns (4.204%)  route 1.025ns (95.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.533     1.070    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X143Y163       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.045ns (4.204%)  route 1.025ns (95.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.533     1.070    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X143Y163       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.882     1.997    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X143Y163       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/PHASELOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.045ns (3.508%)  route 1.238ns (96.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY                0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/PHASELOCKED
                         net (fo=1, routed)           0.257     0.257    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_n_6
    SLICE_X163Y176       LUT2 (Prop_lut2_I0_O)        0.045     0.302 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_phase_locked_all_inferred_i_1/O
                         net (fo=1, routed)           0.981     1.283    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg_0
    SLICE_X125Y158       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.860     1.975    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X125Y158       FDRE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.045ns (3.333%)  route 1.305ns (96.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.813     1.350    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X132Y161       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.860     1.975    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X132Y161       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.045ns (3.175%)  route 1.372ns (96.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.880     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X131Y160       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.859     1.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X131Y160       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.045ns (3.175%)  route 1.372ns (96.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.880     1.417    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X131Y160       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.859     1.974    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X131Y160       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.045ns (3.088%)  route 1.412ns (96.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          0.920     1.457    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X141Y152       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.887     2.002    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X141Y152       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/C

Slack:                    inf
  Source:                 ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                            (internal pin)
  Destination:            ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.045ns (2.837%)  route 1.541ns (97.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_REF_X1Y3      PHASER_REF                   0.000     0.000 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/LOCKED
                         net (fo=2, routed)           0.492     0.492    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/ref_dll_lock
    SLICE_X163Y166       LUT4 (Prop_lut4_I3_O)        0.045     0.537 f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=34, routed)          1.049     1.586    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rst_tmp
    SLICE_X142Y149       FDPE                                         f  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2790, routed)        0.881     0.881    ddr3_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.622 r  ddr3_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.027    ddr3_clock/inst/clk_out1_ddr3_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ddr3_clock/inst/clkout1_buf/O
                         net (fo=63, routed)          0.875     0.876    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.929 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472     1.401    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.444 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     1.983    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475     0.507 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579     1.086    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5183, routed)        0.894     2.009    ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X142Y149       FDPE                                         r  ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C





