
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000463                       # Number of seconds simulated (Second)
simTicks                                    463199500                       # Number of ticks simulated (Tick)
finalTick                                   463199500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     37.28                       # Real time elapsed on the host (Second)
hostTickRate                                 12423330                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1174132                       # Number of bytes of host memory used (Byte)
simInsts                                       253766                       # Number of instructions simulated (Count)
simOps                                         375006                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                     6806                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      10058                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          919331                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              6.540023                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.152905                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                         320824                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1698                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                        524561                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   298                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined               79131                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           130414                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                729                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples             610231                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.859611                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.717221                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   458929     75.21%     75.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                    25684      4.21%     79.41% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                    20229      3.31%     82.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    18924      3.10%     85.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                    59844      9.81%     95.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                     9409      1.54%     97.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                     8115      1.33%     98.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                     6240      1.02%     99.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                     2857      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total               610231                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   3280      6.32%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    86      0.17%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     3      0.01%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 47497     91.55%     98.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  792      1.53%     99.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              134      0.26%     99.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              90      0.17%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         4300      0.82%      0.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       197110     37.58%     38.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          209      0.04%     38.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv           66      0.01%     38.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         1143      0.22%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           32      0.01%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     38.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu          910      0.17%     38.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     38.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          322      0.06%     38.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1543      0.29%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt           22      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            8      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            9      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     39.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       297944     56.80%     96.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite        18375      3.50%     99.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         1029      0.20%     99.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1539      0.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total        524561                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.570590                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              51882                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.098906                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                 1696691                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                 392924                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses         277379                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    14842                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                    8844                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses            7007                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                     564580                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                        7563                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                     3534                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           3181                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         309100                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                        7069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads         83848                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores        22151                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads         6049                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores         3391                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         3717     10.87%     10.87% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         3114      9.10%     19.97% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          785      2.29%     22.27% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond        24498     71.62%     93.89% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         1332      3.89%     97.78% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     97.78% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond          759      2.22%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total         34205                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return         1239     10.99%     10.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect         1161     10.30%     21.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          255      2.26%     23.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond         7697     68.29%     91.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond          531      4.71%     96.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     96.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          388      3.44%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        11271                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return           14      0.54%      0.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          619     23.97%     24.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          171      6.62%     31.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond         1332     51.59%     82.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          263     10.19%     92.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     92.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          183      7.09%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total         2582                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return         2478     10.81%     10.81% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect         1953      8.52%     19.32% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          530      2.31%     21.63% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond        16799     73.26%     94.89% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond          800      3.49%     98.38% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.38% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          371      1.62%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total        22931                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          418     20.97%     20.97% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          166      8.33%     29.30% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond         1093     54.84%     84.14% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          144      7.23%     91.37% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.37% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          172      8.63%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total         1993                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        17238     50.40%     50.40% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB        12553     36.70%     87.10% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         3717     10.87%     97.96% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          697      2.04%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total        34205                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         2251     87.93%     87.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return          216      8.44%     96.37% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect           14      0.55%     96.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           79      3.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total         2560                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted            24498                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken        10386                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect             2582                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          1046                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         2391                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted          191                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups               34205                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                2023                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                  16451                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.480953                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1489                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           1544                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               697                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             847                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         3717     10.87%     10.87% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         3114      9.10%     19.97% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          785      2.29%     22.27% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond        24498     71.62%     93.89% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         1332      3.89%     97.78% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     97.78% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond          759      2.22%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total        34205                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         3711     20.90%     20.90% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          927      5.22%     26.12% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          785      4.42%     30.55% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        11208     63.13%     93.67% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          364      2.05%     95.72% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     95.72% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond          759      4.28%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        17754                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          619     30.60%     30.60% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     30.60% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         1141     56.40%     87.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          263     13.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         2023                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          619     30.60%     30.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     30.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         1141     56.40%     87.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          263     13.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         2023                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         1544                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          697                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          847                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          354                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1898                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                5138                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  5133                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes              2655                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                  2478                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct               2478                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts          76718                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            969                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             1769                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples       598832                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.406425                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.467862                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0         535423     89.41%     89.41% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1          16739      2.80%     92.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2           8811      1.47%     93.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3          12078      2.02%     95.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4           5173      0.86%     96.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5           2412      0.40%     96.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           1948      0.33%     97.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7           1639      0.27%     97.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          14609      2.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total       598832                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        646                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                 2483                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         3123      1.28%      1.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       160738     66.04%     67.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          193      0.08%     67.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv           49      0.02%     67.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         1076      0.44%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           32      0.01%     67.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          816      0.34%     68.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     68.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          314      0.13%     68.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         1497      0.62%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt           20      0.01%     68.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            8      0.00%     68.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            8      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     68.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead        57510     23.63%     92.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        16022      6.58%     99.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead          705      0.29%     99.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite         1269      0.52%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total       243380                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        14609                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts              140570                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                243380                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP        140570                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP          243380                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 6.540023                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.152905                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs             75506                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              6426                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           236073                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           58215                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          17291                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         3123      1.28%      1.28% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       160738     66.04%     67.33% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult          193      0.08%     67.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           49      0.02%     67.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd         1076      0.44%     67.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     67.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     67.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     67.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     67.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.87% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           32      0.01%     67.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          816      0.34%     68.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     68.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          314      0.13%     68.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1497      0.62%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt           20      0.01%     68.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            8      0.00%     68.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            8      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     68.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        57510     23.63%     92.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        16022      6.58%     99.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead          705      0.29%     99.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite         1269      0.52%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       243380                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        22931                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        19552                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         3379                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        16799                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         6132                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall         2483                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn         2478                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                   92523                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles               461565                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                    45578                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                 8116                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  2449                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved               12550                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  912                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts                343095                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 4485                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts             521027                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches           27046                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts         298336                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         19499                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.566746                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads        114516                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites        74705                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads          7681                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         5247                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads       534159                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       209824                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           317835                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       373097                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches             16967                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                       458065                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   6684                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 199                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          500                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles        36818                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                    33220                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 1340                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples            610231                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.627515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.996934                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                  546093     89.49%     89.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                    3016      0.49%     89.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                    6463      1.06%     91.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                    5867      0.96%     92.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                    4622      0.76%     92.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                    3509      0.58%     93.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                    3554      0.58%     93.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                    4827      0.79%     94.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                   32280      5.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total              610231                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts               230268                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.250473                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             34205                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.037206                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles       111307                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     2449                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                     16983                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  251889                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                322522                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 257                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                   83848                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                  22151                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  572                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      202                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  251918                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           150                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           316                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         1767                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                2083                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                  300737                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                 284386                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   172018                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                   263543                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.309340                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.652713                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                       5050                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  25633                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  41                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                150                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                  4859                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  27                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 23547                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples             58215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           230.938693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          232.043892                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                 26024     44.70%     44.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  20      0.03%     44.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                   9      0.02%     44.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                   4      0.01%     44.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                   1      0.00%     44.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                   6      0.01%     44.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                   4      0.01%     44.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                   9      0.02%     44.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  13      0.02%     44.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                 1      0.00%     44.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                 4      0.01%     44.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                21      0.04%     44.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                 2      0.00%     44.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                 6      0.01%     44.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                 5      0.01%     44.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                55      0.09%     44.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               208      0.36%     45.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               262      0.45%     45.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               462      0.79%     46.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               481      0.83%     47.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               507      0.87%     48.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               690      1.19%     49.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               729      1.25%     50.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               750      1.29%     52.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               784      1.35%     53.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               807      1.39%     54.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               779      1.34%     56.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               696      1.20%     57.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           24876     42.73%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total               58215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                  79922                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  19504                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    16134                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       55                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  33305                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      285                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      1767750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 1854387.533662                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       456500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value      3079000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    459664000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED      3535500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  2449                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                   96607                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 276029                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1522                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                    49303                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles               184321                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                333671                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  165                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                  3044                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                159298                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                 21823                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands             489364                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                    1038718                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                  356649                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                     8293                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps               358759                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  130588                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     48                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 49                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                    50578                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                          896651                       # The number of ROB reads (Count)
system.cpu0.rob.writes                         651682                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                  140570                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                    243380                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   72                       # Number of system calls (Count)
system.cpu1.numCycles                          596826                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                             15.807029                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.063263                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                          68608                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     344                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                        283207                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    38                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               25017                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            57431                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                233                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples             438170                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.646340                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.410719                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   349779     79.83%     79.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                    15862      3.62%     83.45% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                    10009      2.28%     85.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                     8309      1.90%     87.63% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                    51241     11.69%     99.32% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                     1237      0.28%     99.60% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                      942      0.21%     99.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                      729      0.17%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                       62      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total               438170                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                    105      0.23%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 45826     99.74%     99.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   13      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          167      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu        17069      6.03%      6.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            1      0.00%      6.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv           15      0.01%      6.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          133      0.05%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            2      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%      6.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          133      0.05%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%      6.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       264897     93.53%     99.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite          516      0.18%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            6      0.00%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite          268      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total        283207                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.474522                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              45945                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.162231                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                 1049220                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                  93282                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses          49654                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                     1347                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                     690                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses             668                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                     328311                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                         674                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                      249                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                           2260                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         158656                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                      257332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads         49218                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores         1051                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads          305                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores          287                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return          142      3.66%      3.66% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect          184      4.75%      8.41% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           12      0.31%      8.72% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond         3402     87.79%     96.52% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond          133      3.43%     99.95% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            2      0.05%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total          3875                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return           93      4.42%      4.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          138      6.56%     10.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            8      0.38%     11.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond         1758     83.59%     94.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          105      4.99%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            1      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total         2103                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            2      0.79%      0.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           61     24.02%     24.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            6      2.36%     27.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond          147     57.87%     85.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           37     14.57%     99.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     99.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            1      0.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total          254                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return           49      2.77%      2.77% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect           46      2.60%      5.36% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            4      0.23%      5.59% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond         1644     92.78%     98.36% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond           28      1.58%     99.94% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.94% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            1      0.06%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total         1772                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           29     16.48%     16.48% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            4      2.27%     18.75% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond          122     69.32%     88.07% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           20     11.36%     99.43% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.43% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            1      0.57%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total          176                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget          917     23.66%     23.66% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB         2819     72.75%     96.41% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS          139      3.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total         3875                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch          241     96.40%     96.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            7      2.80%     99.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            2      0.80%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total          250                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted             3402                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken         2851                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect              254                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           130                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted          247                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            7                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                3875                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                 238                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                   2902                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.748903                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            185                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups             14                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              14                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return          142      3.66%      3.66% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect          184      4.75%      8.41% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           12      0.31%      8.72% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond         3402     87.79%     96.52% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond          133      3.43%     99.95% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            2      0.05%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total         3875                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return          142     14.59%     14.59% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect           93      9.56%     24.15% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           12      1.23%     25.39% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond          658     67.63%     93.01% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           66      6.78%     99.79% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     99.79% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            2      0.21%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total          973                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           61     25.63%     25.63% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     25.63% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond          140     58.82%     84.45% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           37     15.55%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total          238                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           61     25.63%     25.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     25.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond          140     58.82%     84.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           37     15.55%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total          238                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups           14                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           14                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords           21                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                 289                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                   288                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes               239                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                    49                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                 49                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts          24254                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            111                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              200                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples       434750                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.101058                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.649801                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         419740     96.55%     96.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1           4746      1.09%     97.64% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2           2882      0.66%     98.30% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3           2406      0.55%     98.86% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4           2564      0.59%     99.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5            620      0.14%     99.59% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6            572      0.13%     99.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7            341      0.08%     99.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8            879      0.20%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total       434750                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                   50                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           58      0.13%      0.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu        10720     24.40%     24.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            1      0.00%     24.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     24.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          131      0.30%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     24.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            2      0.00%     24.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     24.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     24.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          131      0.30%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     25.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        32250     73.40%     98.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite          374      0.85%     99.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            4      0.01%     99.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          264      0.60%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total        43935                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples          879                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts               37757                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                 43935                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP         37757                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP           43935                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                15.807029                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.063263                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs             32892                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts               662                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts            43444                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           32254                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts            638                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass           58      0.13%      0.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu        10720     24.40%     24.53% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            1      0.00%     24.53% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     24.53% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          131      0.30%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     24.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            2      0.00%     24.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     24.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     24.84% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          131      0.30%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     25.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        32250     73.40%     98.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite          374      0.85%     99.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            4      0.01%     99.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          264      0.60%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total        43935                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl         1772                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl         1718                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl           54                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl         1644                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl          128                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall           50                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn           49                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                   13691                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               413075                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                     5091                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                 5577                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   736                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved                2310                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  100                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts                 74189                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  502                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts             282958                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches            2589                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts         264880                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts           764                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           0.474105                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads         11926                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites         9123                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads           667                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites          404                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads       282119                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites        44142                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs           265644                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       270974                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches              2958                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                       373959                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   1668                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 823                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          275                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles        37633                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                    10877                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  148                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples            438170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.223114                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.195181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                  420473     95.96%     95.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                     684      0.16%     96.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                    2457      0.56%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                    2069      0.47%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                    1863      0.43%     97.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                     672      0.15%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                    1057      0.24%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                    2357      0.54%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                    6538      1.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total              438170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts                83755                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.140334                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches              3875                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.006493                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles        24646                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      736                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                      3985                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  240492                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                 68952                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  11                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                   49218                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                   1051                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  117                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                       23                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  240788                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             9                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          209                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 218                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                   65745                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                  50322                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                    13062                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                    22824                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.084316                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.572292                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                         29                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  16964                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   413                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 23622                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples             32254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           411.433404                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          149.094512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                   454      1.41%      1.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                   2      0.01%      1.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                   3      0.01%      1.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                   4      0.01%      1.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                   1      0.00%      1.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                   8      0.02%      1.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  16      0.05%      1.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  16      0.05%      1.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  12      0.04%      1.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                 5      0.02%      1.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                 3      0.01%      1.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                 4      0.01%      1.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 1      0.00%      1.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                 1      0.00%      1.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                 1      0.00%      1.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                31      0.10%      1.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               105      0.33%      2.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               198      0.61%      2.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               267      0.83%      3.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               366      1.13%      4.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               455      1.41%      6.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               565      1.75%      7.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               681      2.11%      9.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               764      2.37%     12.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               717      2.22%     14.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               780      2.42%     16.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               740      2.29%     19.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               703      2.18%     21.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           25351     78.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total               32254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                  48855                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                    764                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    15805                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       10                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  10926                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       89                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean      2713000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 3637357.282424                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       141000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value      5285000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    457773500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED      5426000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   736                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                   15853                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 245326                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                     8401                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               167854                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts                 70350                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                   23                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                   186                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                160435                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                  7340                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands              91465                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                     220097                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                   70408                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                      674                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps                56975                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   34490                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                    40374                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                          495170                       # The number of ROB reads (Count)
system.cpu1.rob.writes                         139799                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                   37757                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                     43935                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                          593775                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                             15.754179                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.063475                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                          67585                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     215                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        285404                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    22                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               24013                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            55173                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                119                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             440390                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.648071                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.412699                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   351265     79.76%     79.76% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    16300      3.70%     83.46% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                     9827      2.23%     85.69% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                     8058      1.83%     87.52% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                    52014     11.81%     99.34% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                     1202      0.27%     99.61% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                      922      0.21%     99.82% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                      738      0.17%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                       64      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               440390                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                     84      0.18%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 46801     99.79%     99.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   13      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          157      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu        16518      5.79%      5.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            1      0.00%      5.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            7      0.00%      5.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          135      0.05%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            2      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc          135      0.05%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%      5.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       267670     93.79%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite          505      0.18%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            6      0.00%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite          268      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        285404                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.480660                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              46899                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.164325                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                 1056762                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                  91116                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses          49106                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                     1357                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                     700                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses             673                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     331467                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                         679                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                      198                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                           2157                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         153385                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                      260165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads         49081                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores          930                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads          206                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores          195                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return          115      3.06%      3.06% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect          155      4.13%      7.19% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           35      0.93%      8.12% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond         3328     88.58%     96.70% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond          122      3.25%     99.95% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            2      0.05%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total          3757                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return           70      3.49%      3.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          113      5.63%      9.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect           31      1.54%     10.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond         1695     84.41%     95.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond           98      4.88%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            1      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total         2008                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            4      1.72%      1.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           56     24.14%     25.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            7      3.02%     28.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond          132     56.90%     85.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           32     13.79%     99.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     99.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            1      0.43%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total          232                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return           45      2.57%      2.57% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect           42      2.40%      4.97% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            4      0.23%      5.20% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond         1633     93.37%     98.57% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond           24      1.37%     99.94% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.94% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            1      0.06%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total         1749                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           25     15.72%     15.72% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            4      2.52%     18.24% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond          114     71.70%     89.94% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           15      9.43%     99.37% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.37% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            1      0.63%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total          159                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget          871     23.18%     23.18% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB         2774     73.84%     97.02% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS          112      2.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total         3757                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch          218     95.20%     95.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            7      3.06%     98.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            4      1.75%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total          229                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted             3328                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken         2795                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect              232                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           115                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted          225                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            7                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                3757                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                 213                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                   2859                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.760980                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            168                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups             37                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              37                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return          115      3.06%      3.06% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect          155      4.13%      7.19% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           35      0.93%      8.12% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond         3328     88.58%     96.70% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond          122      3.25%     99.95% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            2      0.05%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total         3757                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return          115     12.81%     12.81% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect           83      9.24%     22.05% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           35      3.90%     25.95% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond          611     68.04%     93.99% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond           52      5.79%     99.78% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     99.78% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            2      0.22%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total          898                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           56     26.29%     26.29% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     26.29% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond          125     58.69%     84.98% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           32     15.02%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total          213                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           56     26.29%     26.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     26.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond          125     58.69%     84.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           32     15.02%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total          213                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups           37                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses           37                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            8                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords           45                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                 260                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                   259                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes               214                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                    45                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                 45                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts          23488                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             96                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              188                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       437101                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.100176                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.643256                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         421731     96.48%     96.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1           5147      1.18%     97.66% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2           3063      0.70%     98.36% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3           2419      0.55%     98.92% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4           2311      0.53%     99.44% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5            629      0.14%     99.59% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6            607      0.14%     99.73% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7            326      0.07%     99.80% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8            868      0.20%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       437101                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         64                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                   46                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           53      0.12%      0.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu        10597     24.20%     24.32% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            1      0.00%     24.32% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0      0.00%     24.32% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd          131      0.30%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     24.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     24.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     24.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     24.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          131      0.30%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     24.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        32240     73.63%     98.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite          364      0.83%     99.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            4      0.01%     99.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite          264      0.60%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total        43787                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples          868                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts               37690                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                 43787                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP         37690                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP           43787                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                15.754179                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.063475                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs             32872                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts               662                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts            43312                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts           32244                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts            628                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass           53      0.12%      0.12% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu        10597     24.20%     24.32% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            1      0.00%     24.32% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     24.32% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          131      0.30%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     24.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            2      0.00%     24.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     24.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     24.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          131      0.30%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     24.93% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        32240     73.63%     98.56% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite          364      0.83%     99.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            4      0.01%     99.40% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite          264      0.60%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total        43787                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl         1749                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl         1699                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl           50                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl         1633                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl          116                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall           46                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn           45                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                   12942                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               416250                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                     4908                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                 5570                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   720                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved                2263                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   91                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                 73094                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  429                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts             285206                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches            2541                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts         267659                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts           754                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           0.480327                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads         11746                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites         9039                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads           671                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites          409                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads       284528                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites        43696                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs           268413                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads       273597                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches              2886                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       377514                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   1616                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          286                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles        36271                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                    10723                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                  136                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            440390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.219101                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.184706                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                  422926     96.03%     96.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                     661      0.15%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    2443      0.55%     96.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    2041      0.46%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    1825      0.41%     97.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                     664      0.15%     97.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                    1059      0.24%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                    2322      0.53%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                    6449      1.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              440390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts                83289                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.140270                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches              3757                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.006327                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles        25304                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      720                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                      3637                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  249395                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                 67800                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                   49081                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                    930                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   72                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                       16                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  249701                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            11                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          191                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 202                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                   65296                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                  49779                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                    12712                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                    22307                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.083835                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.569866                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                         22                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  16837                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   302                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 23600                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples             32244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           410.063764                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          149.209936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                   451      1.40%      1.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                   2      0.01%      1.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                   1      0.00%      1.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                   2      0.01%      1.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                   2      0.01%      1.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                   6      0.02%      1.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                   5      0.02%      1.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                   3      0.01%      1.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  11      0.03%      1.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  12      0.04%      1.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                 3      0.01%      1.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                 1      0.00%      1.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                 2      0.01%      1.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                 3      0.01%      1.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                 8      0.02%      1.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                 4      0.01%      1.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                 6      0.02%      1.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179                23      0.07%      1.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               139      0.43%      2.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               296      0.92%      3.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               400      1.24%      4.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               476      1.48%      5.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               538      1.67%      7.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               661      2.05%      9.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               791      2.45%     11.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               774      2.40%     14.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               852      2.64%     16.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               824      2.56%     19.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               693      2.15%     21.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               636      1.97%     23.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows           24619     76.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total               32244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                  48865                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                    754                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                    15894                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  10774                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       94                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean      3397000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value      3397000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value      3397000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    459802500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED      3397000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   720                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                   15085                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 253479                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                     8223                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles               162883                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                 69119                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                   162                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                155537                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                  7293                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands              89749                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                     216438                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                   69104                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                      678                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps                56811                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   32938                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                    40189                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                          496657                       # The number of ROB reads (Count)
system.cpu2.rob.writes                         137841                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                   37690                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                     43787                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                          593178                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                             15.713741                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.063639                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                          68821                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     352                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                        281416                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    35                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               25269                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            57896                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                247                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples             442112                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.636526                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.402089                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   354131     80.10%     80.10% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                    16073      3.64%     83.74% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                     9827      2.22%     85.96% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                     8154      1.84%     87.80% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                    50992     11.53%     99.34% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                     1190      0.27%     99.61% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                      975      0.22%     99.83% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                      701      0.16%     99.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                       69      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total               442112                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                    104      0.23%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%      0.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 45457     99.73%     99.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   17      0.04%     99.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                1      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               3      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          182      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu        17168      6.10%      6.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            1      0.00%      6.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0      0.00%      6.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd          135      0.05%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            2      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%      6.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc          135      0.05%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%      6.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       262996     93.45%     99.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite          521      0.19%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            6      0.00%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite          270      0.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total        281416                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.474421                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              45582                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.161974                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                 1049197                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                  93729                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses          49764                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                     1364                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                     716                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses             675                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                     326132                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                         684                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                      227                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                           2208                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         151066                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                      260936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads         49251                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores         1064                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads          303                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores          296                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return          132      3.36%      3.36% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect          175      4.46%      7.82% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect           34      0.87%      8.69% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond         3449     87.85%     96.54% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond          134      3.41%     99.95% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            2      0.05%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total          3926                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return           83      3.84%      3.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          129      5.97%      9.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect           30      1.39%     11.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond         1812     83.89%     95.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          105      4.86%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            1      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total         2160                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            4      1.59%      1.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           60     23.90%     25.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            6      2.39%     27.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond          141     56.18%     84.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           39     15.54%     99.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     99.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            1      0.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total          251                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return           49      2.77%      2.77% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect           46      2.60%      5.38% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            4      0.23%      5.61% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond         1637     92.70%     98.30% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond           29      1.64%     99.94% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     99.94% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            1      0.06%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total         1766                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           26     15.38%     15.38% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            4      2.37%     17.75% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond          119     70.41%     88.17% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           19     11.24%     99.41% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.41% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            1      0.59%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total          169                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget          990     25.22%     25.22% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB         2807     71.50%     96.71% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS          129      3.29%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total         3926                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch          238     95.58%     95.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            7      2.81%     98.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            4      1.61%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total          249                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted             3449                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken         2845                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect              251                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           130                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted          244                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            7                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                3926                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                 233                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                   2903                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.739429                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            184                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups             36                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              36                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return          132      3.36%      3.36% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect          175      4.46%      7.82% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect           34      0.87%      8.69% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond         3449     87.85%     96.54% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond          134      3.41%     99.95% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            2      0.05%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total         3926                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return          132     12.90%     12.90% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect           86      8.41%     21.31% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect           34      3.32%     24.63% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond          702     68.62%     93.26% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond           67      6.55%     99.80% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     99.80% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            2      0.20%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total         1023                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           60     25.75%     25.75% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     25.75% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond          134     57.51%     83.26% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           39     16.74%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total          233                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           60     25.75%     25.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     25.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond          134     57.51%     83.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           39     16.74%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total          233                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups           36                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses           36                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords           43                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                 292                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                   291                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes               242                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                    49                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                 49                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts          24528                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              205                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples       438673                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.100084                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.646443                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         423559     96.55%     96.55% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1           4841      1.10%     97.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2           3013      0.69%     98.35% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3           2353      0.54%     98.88% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4           2493      0.57%     99.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5            621      0.14%     99.59% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6            560      0.13%     99.72% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7            323      0.07%     99.79% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8            910      0.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total       438673                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                   50                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           58      0.13%      0.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu        10692     24.35%     24.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            1      0.00%     24.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0      0.00%     24.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd          131      0.30%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     24.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          131      0.30%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     25.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        32249     73.45%     98.54% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite          372      0.85%     99.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            4      0.01%     99.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite          264      0.60%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total        43904                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples          910                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts               37749                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                 43904                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP         37749                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP           43904                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                15.713741                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.063639                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs             32889                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts               662                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts            43416                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts           32253                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts            636                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass           58      0.13%      0.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu        10692     24.35%     24.49% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            1      0.00%     24.49% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     24.49% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          131      0.30%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            2      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     24.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          131      0.30%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     25.09% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        32249     73.45%     98.54% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite          372      0.85%     99.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            4      0.01%     99.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite          264      0.60%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total        43904                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl         1766                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl         1712                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl           54                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl         1637                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl          129                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall           50                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn           49                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                   12639                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               418015                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                     5104                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                 5611                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   743                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved                2309                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  101                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts                 74528                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  472                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts             281189                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches            2591                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts         262981                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts           769                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.474038                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads         11845                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites         9144                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads           673                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites          409                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads       280164                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites        44209                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs           263750                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads       269126                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches              2936                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                       378679                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                   1684                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 339                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles          349                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles        37059                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                    10877                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  152                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples            442112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.222046                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.193145                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                  424342     95.98%     95.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                     723      0.16%     96.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                    2451      0.55%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                    2072      0.47%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                    1868      0.42%     97.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                     655      0.15%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                    1044      0.24%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                    2339      0.53%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                    6618      1.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total              442112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts                84184                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.141920                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches              3926                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.006619                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles        24844                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      743                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                      4299                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  247182                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                 69173                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                   49251                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                   1064                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  118                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                       22                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  247476                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            11                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          211                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 222                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                   65881                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                  50439                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                    13149                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                    22795                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.085032                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.576837                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                         27                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  16998                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   428                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 23630                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples             32253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           405.697361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          147.018344                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                   458      1.42%      1.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                   2      0.01%      1.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                   2      0.01%      1.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                   3      0.01%      1.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                   2      0.01%      1.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                   3      0.01%      1.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                   5      0.02%      1.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                   3      0.01%      1.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  16      0.05%      1.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  13      0.04%      1.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                 4      0.01%      1.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                 1      0.00%      1.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                 2      0.01%      1.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                 2      0.01%      1.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                 2      0.01%      1.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                 1      0.00%      1.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                 1      0.00%      1.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179                29      0.09%      1.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               113      0.35%      2.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               336      1.04%      3.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               455      1.41%      4.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               512      1.59%      6.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               618      1.92%      8.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               699      2.17%     10.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               752      2.33%     12.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               814      2.52%     15.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               819      2.54%     17.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               841      2.61%     20.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               718      2.23%     22.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               635      1.97%     24.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows           24392     75.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1322                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total               32253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                  48878                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                    769                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                    15810                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       10                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  10938                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      103                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              6                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 357333.333333                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 397157.504440                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        54500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value       807000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    462127500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED      1072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   743                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                   14799                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 252006                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                     8443                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles               166121                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts                 70524                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                   13                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                   193                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                158556                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                  7480                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands              91669                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                     220483                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                   70471                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                      682                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps                56930                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   34739                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                    40304                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                          499292                       # The number of ROB reads (Count)
system.cpu3.rob.writes                         140304                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                   37749                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                     43904                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples     32526.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000069573750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              58311                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                75                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                      32427                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                       109                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                    32427                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                     109                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    10                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      4.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     12.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                32427                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                 109                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                   1775                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   2575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                   3839                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                   4538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                   4619                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                   4268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                   3612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                   2661                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                   1796                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                   1208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                   664                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                   384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                   181                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                   128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                    79                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                    49                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean   3658.600000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean   713.931213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev  6118.900743                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-511            2     40.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1536-2047            2     40.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::14336-14847            1     20.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean            16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16               5    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                2075328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                6976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             4480419344.14868736                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             15060465.30706532                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                    462786500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     14223.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0      2074688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::ruby.dir_cntrl0         5120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 4479037650.083819389343                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::ruby.dir_cntrl0 11053552.518947020173                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0        32427                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::ruby.dir_cntrl0          109                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0   1329292000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::ruby.dir_cntrl0    575796000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     40993.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::ruby.dir_cntrl0   5282532.11                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0      2075328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total       2075328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::ruby.dir_cntrl0         6976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total         6976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0        32427                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total          32427                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::ruby.dir_cntrl0          109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total           109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0   4480419344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       4480419344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::ruby.dir_cntrl0     15060465                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total        15060465                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0   4495479809                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      4495479809                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               32417                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                 80                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0         2041                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1         2030                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2         2001                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3         2003                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4         1998                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5         2016                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6         1992                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7         2021                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8         2010                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9         2004                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10         2011                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11         2037                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12         2062                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13         2061                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14         2090                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15         2040                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13           14                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14           34                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15           26                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              721473250                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat            162085000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat        1329292000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               22256.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          41006.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits              30074                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                67                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           92.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          83.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         2349                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   885.101745                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   759.270151                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   291.416827                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127          130      5.53%      5.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           95      4.04%      9.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           43      1.83%     11.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511           22      0.94%     12.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           14      0.60%     12.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           30      1.28%     14.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895          215      9.15%     23.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023           11      0.47%     23.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1789     76.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         2349                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.dramBytesRead          2074688                       # Total bytes read (Byte)
system.mem_ctrls0.dram.dramBytesWritten          5120                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            4479.037650                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW              11.053553                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  35.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              34.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              92.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy        8082480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy        4288350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy     114968280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy        31320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy    164590350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy     39266400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy    367490940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   793.375079                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     98482000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    349377500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy        8739360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy        4626105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy     116489100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy       386280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy    169928400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy     34771200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy    371204205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   801.391636                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     86531750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    361327750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples     32527.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000069756250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              58037                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                75                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                      32430                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                       108                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                    32430                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                     108                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    11                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      4.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     12.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                32430                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                 108                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                   1768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   2686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                   3873                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                   4633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                   4444                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                   4161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                   3645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                   2817                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                   1799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                   1119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                   626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                   340                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                   226                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                   128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                    66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                    42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean          3667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean   750.263189                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev  6123.869365                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-511            2     40.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1536-2047            2     40.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::14336-14847            1     20.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean            16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16               5    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                2075520                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                6912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             4480833852.36814785                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             14922295.90057848                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                    462790500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     14223.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1      2074816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::ruby.dir_cntrl1         5120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 4479313988.896793365479                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::ruby.dir_cntrl1 11053552.518947020173                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1        32430                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::ruby.dir_cntrl1          108                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1   1334135500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::ruby.dir_cntrl1    673975750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     41138.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::ruby.dir_cntrl1   6240516.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1      2075520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total       2075520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::ruby.dir_cntrl1         6912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total         6912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1        32430                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total          32430                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::ruby.dir_cntrl1          108                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total           108                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1   4480833852                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       4480833852                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::ruby.dir_cntrl1     14922296                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total        14922296                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1   4495756148                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      4495756148                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               32419                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                 80                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0         2045                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1         2036                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2         1996                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3         2011                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4         1992                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5         2009                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6         1996                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7         2027                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8         2007                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9         2003                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10         2012                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11         2032                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12         2068                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13         2061                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14         2084                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15         2040                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13           18                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14           30                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15           27                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              726279250                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat            162095000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat        1334135500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               22402.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          41152.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits              30083                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                63                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           92.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          78.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         2345                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   886.611514                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   761.702187                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   289.776958                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127          127      5.42%      5.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           96      4.09%      9.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383           31      1.32%     10.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511           29      1.24%     12.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           15      0.64%     12.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           29      1.24%     13.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895          219      9.34%     23.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023           15      0.64%     23.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1784     76.08%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         2345                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.dramBytesRead          2074816                       # Total bytes read (Byte)
system.mem_ctrls1.dram.dramBytesWritten          5120                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            4479.313989                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW              11.053553                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  35.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              34.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              92.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy        8168160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy        4330095                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy     115039680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy        26100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy    166328850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy     37802400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy    367959045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   794.385670                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     94549000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    353310500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy        8632260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy        4569180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy     116431980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy       391500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy    168743940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy     35768640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy    370801260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   800.521719                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     89021250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    358838250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples     32523.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000035797250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState              58009                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                75                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                      32422                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                       109                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                    32422                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                     109                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     8                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      4.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     12.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                32422                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                 109                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                   1772                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                   2610                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                   4011                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                   4815                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                   4607                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                   4100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                   3467                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                   2615                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                   1705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                   1043                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                   631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                   412                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                   240                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                   128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                    88                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                    71                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                    44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                    29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean   3658.200000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean   720.607902                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev  6133.478801                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-511            2     40.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::1536-2047            2     40.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::14336-14847            1     20.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean            16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16               5    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                    512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                2075008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                6976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             4479728497.11625385                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             15060465.30706532                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                    462891500                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     14229.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2      2074496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::ruby.dir_cntrl2         5120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 4478623141.864358901978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::ruby.dir_cntrl2 11053552.518947020173                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2        32422                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::ruby.dir_cntrl2          109                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2   1337535750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::ruby.dir_cntrl2    725149250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     41253.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::ruby.dir_cntrl2   6652745.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2      2075008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total       2075008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::ruby.dir_cntrl2         6976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total         6976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2        32422                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total          32422                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::ruby.dir_cntrl2          109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total           109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2   4479728497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       4479728497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::ruby.dir_cntrl2     15060465                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total        15060465                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2   4494788962                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      4494788962                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts               32414                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                 80                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0         2035                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1         2031                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2         2002                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3         2009                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4         1991                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5         2008                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6         2001                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7         2031                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8         2002                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9         1997                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10         2012                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11         2042                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12         2071                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13         2063                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14         2081                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15         2038                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            5                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13           19                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14           29                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15           25                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat              729773250                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat            162070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat        1337535750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               22514.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          41264.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits              30087                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                64                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           92.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          80.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         2339                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   888.831124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   764.053574                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   288.049124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127          132      5.64%      5.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255           90      3.85%      9.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383           33      1.41%     10.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511           17      0.73%     11.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           17      0.73%     12.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           27      1.15%     13.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895          219      9.36%     22.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023           21      0.90%     23.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151         1783     76.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         2339                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.dramBytesRead          2074496                       # Total bytes read (Byte)
system.mem_ctrls2.dram.dramBytesWritten          5120                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            4478.623142                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW              11.053553                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  35.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead              34.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              92.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy        8118180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy        4307325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy     115011120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy        36540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy    166044990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy     38041440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy    367823355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   794.092729                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE     95222250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT    352637250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy        8610840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy        4569180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy     116424840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy       381060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy    170345070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy     34420320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy    371015070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   800.983313                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE     85729500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT    362130000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples     32561.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000073883250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState              58300                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                90                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                      32456                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                       115                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                    32456                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                     115                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    10                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      3.99                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      9.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                32456                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                 115                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                   1757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                   2705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                   4199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                   4836                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                   4649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                   4178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                   3493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                   2550                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                   1649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                   1050                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                   587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                   386                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                   177                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                   100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                    58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                    29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                    19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean   3424.666667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean   585.045014                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev  5651.159055                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-511            3     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::1536-2047            1     16.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::3584-4095            1     16.67%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::14336-14847            1     16.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total            6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean            16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16               6    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total            6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                    640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                2077184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                7360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             4484426256.93680573                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             15889481.74598634                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                    462765000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     14207.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3      2076544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::ruby.dir_cntrl3         6144                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 4483044562.871937751770                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::ruby.dir_cntrl3 13264263.022736424580                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3        32456                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::ruby.dir_cntrl3          115                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3   1311786250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::ruby.dir_cntrl3   1058498750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     40417.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::ruby.dir_cntrl3   9204336.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3      2077184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total       2077184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::ruby.dir_cntrl3         7360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total         7360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3        32456                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total          32456                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::ruby.dir_cntrl3          115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total           115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3   4484426257                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       4484426257                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::ruby.dir_cntrl3     15889482                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total        15889482                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3   4500315739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      4500315739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts               32446                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                 96                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0         2043                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1         2022                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2         1998                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3         2002                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4         1991                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5         2015                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6         1999                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7         2023                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8         2004                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9         2000                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10         2019                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11         2041                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12         2075                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13         2069                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14         2105                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15         2040                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            6                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13           19                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14           44                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15           27                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat              703423750                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat            162230000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat        1311786250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               21679.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          40429.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits              30092                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                81                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           92.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          84.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         2363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   881.022429                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   748.216081                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   296.032010                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127          157      6.64%      6.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255           75      3.17%      9.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383           38      1.61%     11.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511           26      1.10%     12.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           21      0.89%     13.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           30      1.27%     14.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895          212      8.97%     23.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023           21      0.89%     24.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151         1783     75.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         2363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.dramBytesRead          2076544                       # Total bytes read (Byte)
system.mem_ctrls3.dram.dramBytesWritten          6144                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            4483.044563                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW              13.264263                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  35.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead              35.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              92.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy        8075340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy        4284555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy     114904020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy        31320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy    165262380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy     38700480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy    367521855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   793.441822                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE     96890750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT    350968750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy        8839320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy        4683030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy     116760420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy       469800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy    168413340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy     36047040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy    371476710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   801.979946                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE     89939250                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT    357920250                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            32                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            319                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples            928564                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            11.675211                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           11.504729                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      866163     93.28%     93.28% |       57451      6.19%     99.47% |        4497      0.48%     99.95% |         398      0.04%     99.99% |          44      0.00%    100.00% |           5      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total              928564                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples       240641                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean     10.070312                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     6.664798                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     6.549969                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |       34093     14.17%     14.17% |       44464     18.48%     32.64% |       11909      4.95%     37.59% |        6969      2.90%     40.49% |        5511      2.29%     42.78% |        5102      2.12%     44.90% |        4938      2.05%     46.95% |       13439      5.58%     52.54% |      114216     47.46%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total       240641                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples         240893                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean        135.078649                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean        19.608696                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev       136.229472                       (Unspecified)
system.ruby.m_latencyHistSeqr            |      110909     46.04%     46.04% |       88771     36.85%     82.89% |       38546     16.00%     98.89% |         478      0.20%     99.09% |         115      0.05%     99.14% |         977      0.41%     99.54% |        1046      0.43%     99.98% |          51      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total           240893                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples       110056                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.017155                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.001833                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      2.269458                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |      110049     99.99%     99.99% |           0      0.00%     99.99% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total        110056                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       130837                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    247.846993                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   239.302440                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    79.562905                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |         860      0.66%      0.66% |       88765     67.84%     68.50% |       38546     29.46%     97.96% |         478      0.37%     98.33% |         114      0.09%     98.41% |         977      0.75%     99.16% |        1046      0.80%     99.96% |          51      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       130837                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        353076                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         9.806662                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean        8.329184                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        7.207457                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      342339     96.96%     96.96% |       10539      2.98%     99.94% |         178      0.05%     99.99% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          353076                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        561178                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        12.959833                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       13.475452                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      509517     90.79%     90.79% |       46909      8.36%     99.15% |        4319      0.77%     99.92% |         384      0.07%     99.99% |          42      0.01%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          561178                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples         14310                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         7.401188                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        4.086764                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |        1041      7.27%      7.27% |        7287     50.92%     58.20% |        4232     29.57%     87.77% |         998      6.97%     94.74% |         586      4.10%     98.84% |         133      0.93%     99.77% |          21      0.15%     99.92% |           9      0.06%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total           14310                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       32427     24.99%     24.99% |       32430     25.00%     49.99% |       32422     24.99%     74.98% |       32456     25.02%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       129735                       (Unspecified)
system.ruby.Directory_Controller.Data    |         109     24.72%     24.72% |         108     24.49%     49.21% |         109     24.72%     73.92% |         115     26.08%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total          441                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       32427     24.99%     24.99% |       32430     25.00%     49.99% |       32422     24.99%     74.98% |       32456     25.02%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       129735                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |         109     24.72%     24.72% |         108     24.49%     49.21% |         109     24.72%     73.92% |         115     26.08%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total          441                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |       15951     25.02%     25.02% |       15941     25.00%     50.02% |       15939     25.00%     75.01% |       15933     24.99%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total        63764                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       32427     24.99%     24.99% |       32430     25.00%     49.99% |       32422     24.99%     74.98% |       32456     25.02%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       129735                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |         109     24.72%     24.72% |         108     24.49%     49.21% |         109     24.72%     73.92% |         115     26.08%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total          441                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |       15951     25.02%     25.02% |       15941     25.00%     50.02% |       15939     25.00%     75.01% |       15933     24.99%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total        63764                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       32427     24.99%     24.99% |       32430     25.00%     49.99% |       32422     24.99%     74.98% |       32456     25.02%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       129735                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |         109     24.72%     24.72% |         108     24.49%     49.21% |         109     24.72%     73.92% |         115     26.08%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total          441                       (Unspecified)
system.ruby.L0Cache_Controller.Load      |       55521     35.65%     35.65% |       33417     21.46%     57.11% |       33351     21.42%     78.53% |       33435     21.47%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total       155724                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |       32794     50.38%     50.38% |       10809     16.61%     66.99% |       10673     16.40%     83.38% |       10817     16.62%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total        65093                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |       18036     89.84%     89.84% |         689      3.43%     93.27% |         672      3.35%     96.62% |         679      3.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total        20076                       (Unspecified)
system.ruby.L0Cache_Controller.InvOwn    |         208     50.12%     50.12% |          55     13.25%     63.37% |         103     24.82%     88.19% |          49     11.81%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvOwn::total          415                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         378     60.38%     60.38% |          89     14.22%     74.60% |          64     10.22%     84.82% |          95     15.18%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total          626                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |       32956     25.98%     25.98% |       31310     24.68%     50.65% |       31304     24.67%     75.33% |       31305     24.67%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total       126875                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |          89      9.81%      9.81% |         253     27.89%     37.71% |         284     31.31%     69.02% |         281     30.98%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total          907                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |       34395     26.47%     26.47% |       31865     24.52%     51.00% |       31840     24.51%     75.50% |       31830     24.50%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total       129930                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |       32083     25.18%     25.18% |       31772     24.94%     50.12% |       31768     24.94%     75.06% |       31769     24.94%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total       127392                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        1967     71.87%     71.87% |         253      9.24%     81.11% |         267      9.76%     90.87% |         250      9.13%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total         2737                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |         420     65.22%     65.22% |          76     11.80%     77.02% |          74     11.49%     88.51% |          74     11.49%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total          644                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn  |           0      0.00%      0.00% |          10     32.26%     32.26% |          10     32.26%     64.52% |          11     35.48%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn::total           31                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           2     33.33%     33.33% |           1     16.67%     50.00% |           2     33.33%     83.33% |           1     16.67%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total            6                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |          98     34.51%     34.51% |          62     21.83%     56.34% |          61     21.48%     77.82% |          63     22.18%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total          284                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |        9992     24.10%     24.10% |       10518     25.37%     49.47% |       10397     25.08%     74.55% |       10552     25.45%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total        41459                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |          14     21.88%     21.88% |          17     26.56%     48.44% |          15     23.44%     71.88% |          18     28.12%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total           64                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn  |          14      7.41%      7.41% |          44     23.28%     30.69% |          93     49.21%     79.89% |          38     20.11%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn::total          189                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |          18     20.45%     20.45% |          11     12.50%     32.95% |          11     12.50%     45.45% |          48     54.55%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total           88                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |          15     30.00%     30.00% |          11     22.00%     52.00% |          12     24.00%     76.00% |          12     24.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total           50                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |        6055     63.91%     63.91% |        1157     12.21%     76.12% |        1092     11.53%     87.64% |        1171     12.36%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total         9475                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |       20835     99.70%     99.70% |          38      0.18%     99.89% |           9      0.04%     99.93% |          15      0.07%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total        20897                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |          75     78.95%     78.95% |           6      6.32%     85.26% |           8      8.42%     93.68% |           6      6.32%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total           95                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn  |         194     99.49%     99.49% |           1      0.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn::total          195                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |         308     78.77%     78.77% |          48     12.28%     91.05% |          23      5.88%     96.93% |          12      3.07%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total          391                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |       32558     25.76%     25.76% |       31283     24.75%     50.51% |       31277     24.75%     75.25% |       31278     24.75%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total       126396                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |       17285     93.07%     93.07% |         426      2.29%     95.36% |         430      2.32%     97.67% |         432      2.33%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total        18573                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |       17527     90.94%     90.94% |         590      3.06%     94.00% |         575      2.98%     96.99% |         581      3.01%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total        19273                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |          48     38.71%     38.71% |          23     18.55%     57.26% |          25     20.16%     77.42% |          28     22.58%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total          124                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |         383     89.28%     89.28% |          16      3.73%     93.01% |          15      3.50%     96.50% |          15      3.50%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total          429                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |          59      7.94%      7.94% |         206     27.73%     35.67% |         242     32.57%     68.24% |         236     31.76%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total          743                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        1908     95.69%     95.69% |          47      2.36%     98.04% |          25      1.25%     99.30% |          14      0.70%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total         1994                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |          30     18.29%     18.29% |          47     28.66%     46.95% |          42     25.61%     72.56% |          45     27.44%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total          164                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |       32053     25.19%     25.19% |       31725     24.94%     50.13% |       31726     24.94%     75.07% |       31724     24.93%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total       127228                       (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |         422     63.94%     63.94% |          81     12.27%     76.21% |          77     11.67%     87.88% |          80     12.12%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total          660                       (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse |           2     12.50%     12.50% |           5     31.25%     43.75% |           3     18.75%     62.50% |           6     37.50%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse::total           16                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |          12     25.00%     25.00% |          12     25.00%     50.00% |          12     25.00%     75.00% |          12     25.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total           48                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |       34050     26.17%     26.17% |       32025     24.61%     50.78% |       32035     24.62%     75.39% |       32019     24.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total       130129                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |         435     60.92%     60.92% |          96     13.45%     74.37% |          90     12.61%     86.97% |          93     13.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total          714                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |       32941     25.97%     25.97% |       31299     24.68%     50.65% |       31292     24.67%     75.33% |       31293     24.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total       126825                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |          48     38.71%     38.71% |          23     18.55%     57.26% |          25     20.16%     77.42% |          28     22.58%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total          124                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |        4348     33.37%     33.37% |        4262     32.71%     66.08% |        1732     13.29%     79.38% |        2687     20.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total        13029                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own |         416     50.12%     50.12% |         110     13.25%     63.37% |         206     24.82%     88.19% |          98     11.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own::total          830                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |         756     60.38%     60.38% |         178     14.22%     74.60% |         128     10.22%     84.82% |         190     15.18%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total         1252                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       22111     23.80%     23.80% |       23571     25.37%     49.18% |       24218     26.07%     75.25% |       22992     24.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total        92892                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |          12     20.69%     20.69% |          12     20.69%     41.38% |          15     25.86%     67.24% |          19     32.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total           58                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |          70     38.46%     38.46% |          59     32.42%     70.88% |          33     18.13%     89.01% |          20     10.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total          182                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           3     60.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       33743     26.16%     26.16% |       31770     24.63%     50.79% |       31749     24.61%     75.40% |       31736     24.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       128998                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |          17      9.34%      9.34% |          52     28.57%     37.91% |          67     36.81%     74.73% |          46     25.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total          182                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |         469     35.34%     35.34% |         267     20.12%     55.46% |         283     21.33%     76.79% |         308     23.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total         1327                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |         538     58.67%     58.67% |         121     13.20%     71.86% |         142     15.49%     87.35% |         116     12.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total          917                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |          16     21.92%     21.92% |          17     23.29%     45.21% |          20     27.40%     72.60% |          20     27.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total           73                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |          13     23.21%     23.21% |          14     25.00%     48.21% |          14     25.00%     73.21% |          15     26.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total           56                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       22083     23.84%     23.84% |       23489     25.36%     49.20% |       24113     26.03%     75.23% |       22942     24.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total        92627                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |       33810     26.04%     26.04% |       32010     24.65%     50.69% |       32024     24.66%     75.35% |       32013     24.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total       129857                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         418     64.91%     64.91% |          77     11.96%     76.86% |          74     11.49%     88.35% |          75     11.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total          644                       (Unspecified)
system.ruby.L1Cache_Controller.I.Inv     |          22     10.43%     10.43% |          76     36.02%     46.45% |          77     36.49%     82.94% |          36     17.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Inv::total          211                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |          13     22.41%     22.41% |          14     24.14%     46.55% |          14     24.14%     70.69% |          17     29.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           58                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own |          14      6.36%      6.36% |          54     24.55%     30.91% |         103     46.82%     77.73% |          49     22.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own::total          220                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |          21     21.00%     21.00% |          15     15.00%     36.00% |          14     14.00%     50.00% |          50     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total          100                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |          18     40.91%     40.91% |          13     29.55%     70.45% |           9     20.45%     90.91% |           4      9.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total           44                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |           1     25.00%     25.00% |           2     50.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |          56     34.57%     34.57% |          27     16.67%     51.23% |          23     14.20%     65.43% |          56     34.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total          162                       (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement |          28     10.57%     10.57% |          82     30.94%     41.51% |         105     39.62%     81.13% |          50     18.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement::total          265                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |       32492     25.72%     25.72% |       31282     24.76%     50.48% |       31276     24.76%     75.24% |       31277     24.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total       126327                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own |         169     99.41%     99.41% |           1      0.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own::total          170                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |         260     75.36%     75.36% |          48     13.91%     89.28% |          24      6.96%     96.23% |          13      3.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total          345                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Inv    |         237     99.58%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           1      0.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Inv::total          238                       (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement |         169     99.41%     99.41% |           1      0.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement::total          170                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          22     21.57%     21.57% |          48     47.06%     68.63% |          22     21.57%     90.20% |          10      9.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          102                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |         449     90.16%     90.16% |          17      3.41%     93.57% |          16      3.21%     96.79% |          16      3.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total          498                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own::total           25                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |          96     56.47%     56.47% |          23     13.53%     70.00% |          24     14.12%     84.12% |          27     15.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total          170                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |         218     97.32%     97.32% |           2      0.89%     98.21% |           2      0.89%     99.11% |           2      0.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total          224                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Inv    |        4032     32.53%     32.53% |        4153     33.51%     66.04% |        1620     13.07%     79.11% |        2589     20.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Inv::total        12394                       (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement |       21914     23.70%     23.70% |       23488     25.40%     49.11% |       24113     26.08%     75.19% |       22942     24.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement::total        92457                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          12     21.43%     21.43% |          12     21.43%     42.86% |          14     25.00%     67.86% |          18     32.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total           56                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |          48     60.00%     60.00% |          11     13.75%     73.75% |          11     13.75%     87.50% |          10     12.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total           80                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       33743     26.16%     26.16% |       31770     24.63%     50.79% |       31749     24.61%     75.40% |       31736     24.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       128998                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          17      9.34%      9.34% |          52     28.57%     37.91% |          67     36.81%     74.73% |          46     25.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total          182                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |          50      7.39%      7.39% |         188     27.77%     35.16% |         208     30.72%     65.88% |         231     34.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          677                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv    |           1      9.09%      9.09% |           3     27.27%     36.36% |           2     18.18%     54.55% |           5     45.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv::total           11                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           3     60.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         419     64.46%     64.46% |          79     12.15%     76.62% |          75     11.54%     88.15% |          77     11.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          650                       (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else |           1      9.09%      9.09% |           3     27.27%     36.36% |           2     18.18%     54.55% |           5     45.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else::total           11                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |          16     21.92%     21.92% |          17     23.29%     45.21% |          20     27.40%     72.60% |          20     27.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total           73                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |          13     23.21%     23.21% |          14     25.00%     48.21% |          14     25.00%     73.21% |          15     26.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total           56                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           3     23.08%     23.08% |          10     76.92%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv::total           13                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       22083     23.84%     23.84% |       23486     25.36%     49.20% |       24103     26.03%     75.23% |       22942     24.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total        92614                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           3     23.08%     23.08% |          10     76.92%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total           13                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store |           1     16.67%     16.67% |           3     50.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store::total            6                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own |          14      6.36%      6.36% |          54     24.55%     30.91% |         103     46.82%     77.73% |          49     22.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own::total          220                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |          21     21.00%     21.00% |          15     15.00%     36.00% |          14     14.00%     50.00% |          50     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total          100                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |          35     10.94%     10.94% |          69     21.56%     32.50% |         117     36.56%     69.06% |          99     30.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total          320                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own |         169     99.41%     99.41% |           1      0.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own::total          170                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |         260     75.36%     75.36% |          48     13.91%     89.28% |          24      6.96%     96.23% |          13      3.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total          345                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |         428     83.59%     83.59% |          49      9.57%     93.16% |          23      4.49%     97.66% |          12      2.34%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total          512                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |          47     38.84%     38.84% |          23     19.01%     57.85% |          24     19.83%     77.69% |          27     22.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total          121                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own::total           25                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |          96     56.47%     56.47% |          23     13.53%     70.00% |          24     14.12%     84.12% |          27     15.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total          170                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |          74    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total           74                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else |           1      9.09%      9.09% |           3     27.27%     36.36% |           2     18.18%     54.55% |           5     45.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else::total           11                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack |           1      9.09%      9.09% |           3     27.27%     36.36% |           2     18.18%     54.55% |           5     45.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack::total           11                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |       32509     25.03%     25.03% |       32461     24.99%     50.01% |       32497     25.02%     75.03% |       32435     24.97%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total       129902                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |         202     29.58%     29.58% |         173     25.33%     54.90% |         157     22.99%     77.89% |         151     22.11%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total          683                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |          27     42.86%     42.86% |          19     30.16%     73.02% |          12     19.05%     92.06% |           5      7.94%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total           63                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       23178     25.03%     25.03% |       23152     25.00%     50.02% |       23160     25.01%     75.03% |       23124     24.97%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total        92614                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old |           8     30.77%     30.77% |          10     38.46%     69.23% |           8     30.77%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old::total           26                       (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement |          56     25.23%     25.23% |          59     26.58%     51.80% |          54     24.32%     76.13% |          53     23.87%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement::total          222                       (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean |       16012     25.03%     25.03% |       15991     24.99%     50.02% |       16001     25.01%     75.03% |       15979     24.97%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        63983                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |       32450     25.01%     25.01% |       32432     25.00%     50.01% |       32437     25.00%     75.01% |       32416     24.99%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total       129735                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack   |       16068     25.03%     25.03% |       16050     25.00%     50.02% |       16055     25.01%     75.03% |       16032     24.97%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack::total        64205                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data   |          75     25.95%     25.95% |          81     28.03%     53.98% |          75     25.95%     79.93% |          58     20.07%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data::total          289                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean |        3080     25.04%     25.04% |        3065     24.92%     49.96% |        3070     24.96%     74.92% |        3085     25.08%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean::total        12300                       (Unspecified)
system.ruby.L2Cache_Controller.Ack       |          48     22.54%     22.54% |          53     24.88%     47.42% |          63     29.58%     77.00% |          49     23.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack::total          213                       (Unspecified)
system.ruby.L2Cache_Controller.Ack_all   |          77     23.26%     23.26% |          86     25.98%     49.24% |          87     26.28%     75.53% |          81     24.47%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all::total          331                       (Unspecified)
system.ruby.L2Cache_Controller.Unblock   |          52     28.57%     28.57% |          49     26.92%     55.49% |          45     24.73%     80.22% |          36     19.78%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock::total          182                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       32466     25.03%     25.03% |       32428     25.00%     50.03% |       32414     24.99%     75.02% |       32396     24.98%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       129704                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |       32298     25.01%     25.01% |       32278     24.99%     50.00% |       32290     25.00%     75.01% |       32277     24.99%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total       129143                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |         152     25.68%     25.68% |         154     26.01%     51.69% |         147     24.83%     76.52% |         139     23.48%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total          592                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old |           4     30.77%     30.77% |           5     38.46%     69.23% |           4     30.77%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old::total           13                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |          71     26.10%     26.10% |          60     22.06%     48.16% |          83     30.51%     78.68% |          58     21.32%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total          272                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |           4     80.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total            5                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          19     37.25%     37.25% |          17     33.33%     70.59% |          10     19.61%     90.20% |           5      9.80%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           51                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           8     53.33%     53.33% |           5     33.33%     86.67% |           2     13.33%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           15                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |          19     24.36%     24.36% |          18     23.08%     47.44% |          21     26.92%     74.36% |          20     25.64%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           78                       (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement |          55     26.83%     26.83% |          50     24.39%     51.22% |          49     23.90%     75.12% |          51     24.88%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement::total          205                       (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |       12833     25.03%     25.03% |       12817     25.00%     50.04% |       12819     25.01%     75.04% |       12793     24.96%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        51262                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS |          52     28.57%     28.57% |          49     26.92%     55.49% |          45     24.73%     80.22% |          36     19.78%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS::total          182                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX |          28     48.28%     48.28% |          16     27.59%     75.86% |           5      8.62%     84.48% |           9     15.52%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX::total           58                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       23178     25.03%     25.03% |       23152     25.00%     50.02% |       23160     25.01%     75.03% |       23124     24.97%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total        92614                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |        3160     24.99%     24.99% |        3156     24.96%     49.96% |        3161     25.00%     74.96% |        3166     25.04%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total        12643                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack |       16068     25.03%     25.03% |       16050     25.00%     50.02% |       16055     25.01%     75.03% |       16032     24.97%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total        64205                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old |           4     30.77%     30.77% |           5     38.46%     69.23% |           4     30.77%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old::total           13                       (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          54     24.66%     24.66% |          55     25.11%     49.77% |          60     27.40%     77.17% |          50     22.83%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          219                       (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean |        3048     25.01%     25.01% |        3041     24.95%     49.97% |        3040     24.95%     74.91% |        3057     25.09%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean::total        12186                       (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all |          58     24.37%     24.37% |          60     25.21%     49.58% |          61     25.63%     75.21% |          59     24.79%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          238                       (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack   |          48     25.00%     25.00% |          43     22.40%     47.40% |          56     29.17%     76.56% |          45     23.44%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack::total          192                       (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all |          19     24.36%     24.36% |          18     23.08%     47.44% |          21     26.92%     74.36% |          20     25.64%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all::total           78                       (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |          10     47.62%     47.62% |           7     33.33%     80.95% |           4     19.05%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack::total           21                       (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           8     53.33%     53.33% |           5     33.33%     86.67% |           2     13.33%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all::total           15                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS |          35     24.14%     24.14% |          37     25.52%     49.66% |          39     26.90%     76.55% |          34     23.45%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS::total          145                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |       32263     25.01%     25.01% |       32241     24.99%     50.00% |       32251     25.00%     75.01% |       32243     24.99%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       128998                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS |          27     23.48%     23.48% |          31     26.96%     50.43% |          32     27.83%     78.26% |          25     21.74%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS::total          115                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |          35     24.14%     24.14% |          37     25.52%     49.66% |          39     26.90%     76.55% |          34     23.45%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total          145                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |         152     25.68%     25.68% |         154     26.01%     51.69% |         147     24.83%     76.52% |         139     23.48%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total          592                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            4                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           6     75.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total            8                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           7     63.64%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           11                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          23     41.07%     41.07% |          17     30.36%     71.43% |          11     19.64%     91.07% |           5      8.93%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           56                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |          11     61.11%     61.11% |           2     11.11%     72.22% |           3     16.67%     88.89% |           2     11.11%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           18                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           9     52.94%     52.94% |           2     11.76%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           17                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       32443     25.02%     25.02% |       32411     25.00%     50.02% |       32403     24.99%     75.02% |       32391     24.98%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       129648                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           8     44.44%     44.44% |           4     22.22%     66.67% |           3     16.67%     83.33% |           3     16.67%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           18                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          20     29.41%     29.41% |          25     36.76%     66.18% |          15     22.06%     88.24% |           8     11.76%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           68                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |          32     28.07%     28.07% |          24     21.05%     49.12% |          30     26.32%     75.44% |          28     24.56%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total          114                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           3     60.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            5                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock |          52     28.57%     28.57% |          49     26.92%     55.49% |          45     24.73%     80.22% |          36     19.78%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock::total          182                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples       155724                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean   204.716794                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean    89.405972                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev   119.438324                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |       28490     18.30%     18.30% |       86082     55.28%     73.57% |       38523     24.74%     98.31% |         474      0.30%     98.62% |         101      0.06%     98.68% |         958      0.62%     99.30% |        1045      0.67%     99.97% |          51      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total       155724                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples        28332                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |       28332    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total        28332                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples       127392                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   250.023439                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   242.857063                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    78.458175                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |         158      0.12%      0.12% |       86082     67.57%     67.70% |       38523     30.24%     97.94% |         474      0.37%     98.31% |         101      0.08%     98.39% |         958      0.75%     99.14% |        1045      0.82%     99.96% |          51      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total       127392                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples        18766                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     7.158745                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.194813                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    35.187199                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |       18194     96.95%     96.95% |         555      2.96%     99.91% |          11      0.06%     99.97% |           1      0.01%     99.97% |           2      0.01%     99.98% |           2      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total        18766                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples        18159                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.076821                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.009928                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     5.184671                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |       18155     99.98%     99.98% |           0      0.00%     99.98% |           2      0.01%     99.99% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total        18159                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples          607                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   189.105437                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   182.578518                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    57.151689                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |          39      6.43%      6.43% |         552     90.94%     97.36% |          11      1.81%     99.18% |           1      0.16%     99.34% |           1      0.16%     99.51% |           2      0.33%     99.84% |           1      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total          607                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples        65093                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     7.861844                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.227783                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    36.791945                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |       62957     96.72%     96.72% |        2093      3.22%     99.93% |          12      0.02%     99.95% |           2      0.00%     99.96% |          12      0.02%     99.97% |          17      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total        65093                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples        62356                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |       62356    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total        62356                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples         2737                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   164.192547                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   131.688289                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    81.750864                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |         601     21.96%     21.96% |        2093     76.47%     98.43% |          12      0.44%     98.87% |           2      0.07%     98.94% |          12      0.44%     99.38% |          17      0.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total         2737                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples          456                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean    10.710526                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.356167                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    42.129726                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |         430     94.30%     94.30% |           7      1.54%     95.83% |          12      2.63%     98.46% |           6      1.32%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           1      0.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total          456                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples          432                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.789352                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.040492                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    11.325375                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |         430     99.54%     99.54% |           0      0.00%     99.54% |           0      0.00%     99.54% |           0      0.00%     99.54% |           1      0.23%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total          432                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples           24                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   171.291667                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   159.827440                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    65.624412                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     29.17%     29.17% |          10     41.67%     70.83% |           6     25.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           1      4.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total           24                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          427                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    20.562061                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.307984                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    46.144474                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |         351     82.20%     82.20% |           0      0.00%     82.20% |          47     11.01%     93.21% |           6      1.41%     94.61% |           8      1.87%     96.49% |          10      2.34%     98.83% |           4      0.94%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total          427                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          350                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.434286                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.014476                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     8.124742                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |         349     99.71%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           0      0.00%     99.71% |           1      0.29%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          350                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           77                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   107.506494                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    96.809629                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    47.838166                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           2      2.60%      2.60% |           0      0.00%      2.60% |          47     61.04%     63.64% |           6      7.79%     71.43% |           7      9.09%     80.52% |          10     12.99%     93.51% |           4      5.19%     98.70% |           1      1.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           77                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          427                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total          427                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          427                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          427                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        32427                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.035003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        32536                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.035121                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        48487                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.087934                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time     16487500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time   340.039598                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        32536                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.049457                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count        16060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.017336                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        32430                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.035007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        32538                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.035123                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        48479                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.092395                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time     18558000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time   382.804926                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        32538                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.049719                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count        16049                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.017324                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        32422                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.034998                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        32531                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.035116                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        48470                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.069907                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time      8146000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time   168.062719                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        32531                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.049559                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count        16048                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.017323                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        32456                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.035035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        32571                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.035159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        48504                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.063927                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time      5359000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time   110.485733                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        32571                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.050065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count        16048                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.017323                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples        35070                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0         35070    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total        35070                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits        41040                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses        32517                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses        73557                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits        30827                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         1967                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses        32794                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count        35070                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.264994                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count        68011                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.296132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time      1146000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_stall_count          209                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time    16.850215                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count       106351                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.114800                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples        32262                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0         32262    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total        32262                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits         2241                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses        31865                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses        34106                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits        10556                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses          253                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses        10809                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count        32262                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.243776                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count        63561                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.275116                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time       311500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_stall_count           58                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time     4.900804                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count        44915                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.048483                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples        32291                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0         32291    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total        32291                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits         2166                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses        31857                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses        34023                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits        10406                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses          267                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses        10673                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count        32291                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.243995                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count        63583                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.275766                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time       568500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_stall_count          104                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time     8.941069                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count        44696                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.048247                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples        32255                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0         32255    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total        32255                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits         2253                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses        31861                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses        34114                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits        10567                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses          250                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses        10817                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count        32255                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     0.741601                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count        63548                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.274977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time       273000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_stall_count           50                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time     4.295965                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count        44931                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.048501                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples        60771                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    15.659739                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    12.432635                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    11.797617                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15        38334     63.08%     63.08% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31        16708     27.49%     90.57% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47         4259      7.01%     97.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63         1041      1.71%     99.29% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79          310      0.51%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95           85      0.14%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-111           25      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::112-127            4      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-143            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        60771                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits          242                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses        34242                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses        34484                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count         4430                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.009270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time      2079000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          378                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   469.300226                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count        56325                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.657540                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL2.m_stall_time    107434500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestToL2.m_avg_stall_time  1907.403462                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count        56341                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.060817                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count         4500                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.044557                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_stall_time      4889000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.responseToL2.m_avg_stall_time  1086.444444                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count        34192                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.258360                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples        59943                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    16.100179                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    12.668334                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    12.302748                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15        36740     61.29%     61.29% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        17019     28.39%     89.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         4442      7.41%     97.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63         1255      2.09%     99.19% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79          364      0.61%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95           87      0.15%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-111           24      0.04%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::112-127            7      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-143            1      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::144-159            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        59943                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits           15                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses        32103                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses        32118                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count         4333                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.005734                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time       489500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count           89                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time   112.970228                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count        55592                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.662724                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL2.m_stall_time    112401500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestToL2.m_avg_stall_time  2021.900633                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count        55610                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.060028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count         4392                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.043984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_stall_time      5001500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.responseToL2.m_avg_stall_time  1138.775046                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count        31915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.241154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples        58027                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    16.672032                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    13.036880                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    12.911830                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15        34487     59.43%     59.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        16918     29.16%     88.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47         4705      8.11%     96.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63         1308      2.25%     98.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79          409      0.70%     99.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::80-95          147      0.25%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-111           38      0.07%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::112-127           11      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-143            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        58027                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits           11                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses        32113                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses        32124                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count         1780                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.002681                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time       352000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count           64                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time   197.752809                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count        56226                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.655041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL2.m_stall_time    106623500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestToL2.m_avg_stall_time  1896.337993                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count        56247                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.060716                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count         1813                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.015965                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_stall_time      1049500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.responseToL2.m_avg_stall_time   578.874793                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count        31905                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.241079                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples        57796                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    16.535314                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    13.005627                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    12.598982                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15        34489     59.67%     59.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        16958     29.34%     89.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         4587      7.94%     96.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63         1212      2.10%     99.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79          385      0.67%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95          115      0.20%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-111           36      0.06%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::112-127           11      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-143            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total        57796                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits            6                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses        32105                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses        32111                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count         2726                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.004076                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time       525000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count           95                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time   192.589875                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count        55047                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.639123                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL2.m_stall_time    103377000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestToL2.m_avg_stall_time  1877.977001                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count        55070                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.059445                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count         2746                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.022205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_stall_time       674500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.responseToL2.m_avg_stall_time   245.630007                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count        31874                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.240848                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.unblockToL2.m_avg_stall_time     0.047060                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.delayHistogram::samples       140184                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    12.199438                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean     9.783073                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    10.061034                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-31       131665     93.92%     93.92% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-63         8009      5.71%     99.64% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-95          451      0.32%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-127           50      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-159            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total       140184                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        32450                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.700563                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     0.015408                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         3283                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.070879                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_avg_stall_time     0.304599                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        55868                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.063038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      1265000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           56                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time    22.642658                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits           94                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        32592                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        32686                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        71794                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     1.630094                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time     37118500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   517.013957                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        51798                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.055913                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        32518                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.035102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.delayHistogram::samples       140043                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean    12.340838                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean     9.919424                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    10.035252                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-31       131141     93.64%     93.64% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::32-63         8428      6.02%     99.66% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::64-95          437      0.31%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::96-127           33      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total       140043                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count        32432                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.700186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_avg_stall_time     0.185002                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_msg_count         3265                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_buf_msgs     0.070493                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_avg_stall_time     0.765697                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count        55799                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.061273                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_time       482000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_count           16                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_avg_stall_time     8.638148                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L2cache.m_demand_hits           77                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses        32565                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses        32642                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count        71716                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     1.658658                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time     51129500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   712.944113                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count        51767                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.055880                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        32477                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.035057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.delayHistogram::samples       140062                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean    12.880117                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean    10.076674                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    11.425562                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-31       129547     92.49%     92.49% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::32-63         9491      6.78%     99.27% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::64-95          928      0.66%     99.93% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::96-127           81      0.06%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-159           11      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total       140062                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count        32437                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.700289                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     0.107901                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_msg_count         3248                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_buf_msgs     0.070129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_avg_stall_time     1.077586                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count        55816                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.061233                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_time       455000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_count           18                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_avg_stall_time     8.151784                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L2cache.m_demand_hits           94                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses        32558                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses        32652                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count        71750                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     1.620184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time     32968500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   459.491289                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count        51787                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.055901                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        32459                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.035038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.delayHistogram::samples       139860                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean    12.576133                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean     9.962360                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    10.894961                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-31       130279     93.15%     93.15% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::32-63         8714      6.23%     99.38% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::64-95          779      0.56%     99.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::96-127           78      0.06%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-159            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total       139860                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count        32416                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.699839                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_avg_stall_time     0.154245                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_msg_count         3238                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_buf_msgs     0.069907                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_avg_stall_time     0.308833                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count        55707                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.060412                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_time       129500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_avg_stall_time     2.324663                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L2cache.m_demand_hits           63                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses        32520                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses        32583                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count        71635                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     1.608170                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time     28553500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   398.597055                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count        51721                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.055830                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        32432                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.035009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    463199500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 11562.002472                       (Unspecified)
system.ruby.network.average_flit_network_latency  5659.810924                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  5902.191548                       (Unspecified)
system.ruby.network.average_flit_vnet_latency | 3292.650073                       | 6422.150544                       | 3054.521323                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 7104.848125                       | 5796.494702                       | 4102.577626                       (Unspecified)
system.ruby.network.average_hops             0.993770                       (Unspecified)
system.ruby.network.average_packet_latency 11571.884344                       (Unspecified)
system.ruby.network.average_packet_network_latency  5190.837410                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  6381.046934                       (Unspecified)
system.ruby.network.average_packet_vnet_latency | 3284.039102                       | 7169.988232                       | 3054.521323                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 7107.364171                       | 6522.264865                       | 4102.577626                       (Unspecified)
system.ruby.network.avg_link_utilization     6.736488                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.583204      8.66%      8.66% |    0.316567      4.70%     13.36% |    0.139220      2.07%     15.42% |    0.105201      1.56%     16.98% |    2.207161     32.76%     49.75% |    1.336077     19.83%     69.58% |    0.905089     13.44%     83.02% |    0.680382     10.10%     93.12% |    0.309138      4.59%     97.71% |    0.075212      1.12%     98.82% |    0.040553      0.60%     99.43% |    0.038685      0.57%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       6.736488                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        32066                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1        31951                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2        31026                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3        31264                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0        31238                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1        31255                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2        30292                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3        30476                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0        31116                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1        31097                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2        30753                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3        30920                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0        30823                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1        30736                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2        30406                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3        30661                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0        32311                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1        31426                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2        31010                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3        30096                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0        31559                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1        32037                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2        30414                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3        30645                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0        30356                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1        29584                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2        31516                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3        30648                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0        29973                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1        30379                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2        31142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3        31450                       (Unspecified)
system.ruby.network.ext_in_link_utilization      2084554                       (Unspecified)
system.ruby.network.ext_out_link_utilization      2084554                       (Unspecified)
system.ruby.network.flit_network_latency |  1164758500                       | 10196153000                       |   437270000                       (Unspecified)
system.ruby.network.flit_queueing_latency |  2513304500                       |  9202828000                       |   587304500                       (Unspecified)
system.ruby.network.flits_injected       |      353745     16.97%     16.97% |     1587654     76.16%     93.13% |      143155      6.87%    100.00% (Unspecified)
system.ruby.network.flits_injected::total      2084554                       (Unspecified)
system.ruby.network.flits_received       |      353745     16.97%     16.97% |     1587654     76.16%     93.13% |      143155      6.87%    100.00% (Unspecified)
system.ruby.network.flits_received::total      2084554                       (Unspecified)
system.ruby.network.int_link_utilization      2071568                       (Unspecified)
system.ruby.network.packet_network_latency |  1159019500                       |  3545889000                       |   437270000                       (Unspecified)
system.ruby.network.packet_queueing_latency |  2508366500                       |  3225560000                       |   587304500                       (Unspecified)
system.ruby.network.packets_injected     |      352925     35.63%     35.63% |      494546     49.92%     85.55% |      143155     14.45%    100.00% (Unspecified)
system.ruby.network.packets_injected::total       990626                       (Unspecified)
system.ruby.network.packets_received     |      352925     35.63%     35.63% |      494546     49.92%     85.55% |      143155     14.45%    100.00% (Unspecified)
system.ruby.network.packets_received::total       990626                       (Unspecified)
system.ruby.network.routers0.buffer_reads      1051441                       (Unspecified)
system.ruby.network.routers0.buffer_writes      1051441                       (Unspecified)
system.ruby.network.routers0.crossbar_activity      1051441                       (Unspecified)
system.ruby.network.routers0.sw_input_arbiter_activity      1328073                       (Unspecified)
system.ruby.network.routers0.sw_output_arbiter_activity      1051441                       (Unspecified)
system.ruby.network.routers1.buffer_reads      1042273                       (Unspecified)
system.ruby.network.routers1.buffer_writes      1042273                       (Unspecified)
system.ruby.network.routers1.crossbar_activity      1042273                       (Unspecified)
system.ruby.network.routers1.sw_input_arbiter_activity      1319763                       (Unspecified)
system.ruby.network.routers1.sw_output_arbiter_activity      1042273                       (Unspecified)
system.ruby.network.routers2.buffer_reads      1031828                       (Unspecified)
system.ruby.network.routers2.buffer_writes      1031828                       (Unspecified)
system.ruby.network.routers2.crossbar_activity      1031828                       (Unspecified)
system.ruby.network.routers2.sw_input_arbiter_activity      1295874                       (Unspecified)
system.ruby.network.routers2.sw_output_arbiter_activity      1031828                       (Unspecified)
system.ruby.network.routers3.buffer_reads      1030580                       (Unspecified)
system.ruby.network.routers3.buffer_writes      1030580                       (Unspecified)
system.ruby.network.routers3.crossbar_activity      1030580                       (Unspecified)
system.ruby.network.routers3.sw_input_arbiter_activity      1298795                       (Unspecified)
system.ruby.network.routers3.sw_output_arbiter_activity      1030580                       (Unspecified)

---------- End Simulation Statistics   ----------
