Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  3 14:11:02 2019
| Host         : LAPTOP-MMEUGOV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.571        0.000                      0                  933        0.092        0.000                      0                  933        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.571        0.000                      0                  933        0.092        0.000                      0                  933        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.698ns (44.446%)  route 4.622ns (55.554%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591     5.112    vram/CLK_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.984 r  vram/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.050    vram/memory_array_reg_0_3_n_0
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.475 r  vram/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.650    11.125    vram/memory_array_reg_1_3_n_35
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.249 r  vram/g0_b0_i_4/O
                         net (fo=12, routed)          1.328    12.577    vram/dataout[3]
    SLICE_X29Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  vram/g0_b8/O
                         net (fo=1, routed)           0.579    13.280    vram/data2[8]
    SLICE_X28Y37         LUT3 (Prop_lut3_I1_O)        0.153    13.433 r  vram/colour[8]_i_1/O
                         net (fo=1, routed)           0.000    13.433    vram_n_3
    SLICE_X28Y37         FDRE                                         r  colour_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  colour_reg[8]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.075    15.004    colour_reg[8]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 3.669ns (44.383%)  route 4.598ns (55.617%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591     5.112    vram/CLK_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.984 r  vram/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.050    vram/memory_array_reg_0_3_n_0
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.475 r  vram/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.650    11.125    vram/memory_array_reg_1_3_n_35
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.249 r  vram/g0_b0_i_4/O
                         net (fo=12, routed)          1.385    12.634    vram/dataout[3]
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.758 r  vram/g0_b10/O
                         net (fo=1, routed)           0.497    13.255    vram/data2[10]
    SLICE_X28Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.379 r  vram/colour[10]_i_1/O
                         net (fo=1, routed)           0.000    13.379    vram_n_1
    SLICE_X28Y37         FDRE                                         r  colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  colour_reg[10]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.031    14.960    colour_reg[10]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_6_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 3.669ns (45.080%)  route 4.470ns (54.920%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.599     5.120    vram/CLK_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  vram/memory_array_reg_6_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  vram/memory_array_reg_6_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    vram/memory_array_reg_6_5_n_0
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 r  vram/memory_array_reg_7_5/DOADO[0]
                         net (fo=1, routed)           1.969    10.452    vram/memory_array_reg_7_5_n_35
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.576 r  vram/g0_b0_i_6/O
                         net (fo=12, routed)          1.930    12.506    vram/dataout[5]
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.630 r  vram/g0_b1/O
                         net (fo=1, routed)           0.505    13.135    vram/data2[1]
    SLICE_X28Y36         LUT3 (Prop_lut3_I1_O)        0.124    13.259 r  vram/colour[1]_i_1/O
                         net (fo=1, routed)           0.000    13.259    vram_n_10
    SLICE_X28Y36         FDRE                                         r  colour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  colour_reg[1]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.029    14.957    colour_reg[1]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_6_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 3.695ns (45.177%)  route 4.484ns (54.823%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.599     5.120    vram/CLK_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  vram/memory_array_reg_6_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  vram/memory_array_reg_6_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    vram/memory_array_reg_6_5_n_0
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 f  vram/memory_array_reg_7_5/DOADO[0]
                         net (fo=1, routed)           1.969    10.452    vram/memory_array_reg_7_5_n_35
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.576 f  vram/g0_b0_i_6/O
                         net (fo=12, routed)          1.864    12.440    vram/dataout[5]
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  vram/g0_b3/O
                         net (fo=1, routed)           0.585    13.149    vram/data2[3]
    SLICE_X28Y37         LUT3 (Prop_lut3_I1_O)        0.150    13.299 r  vram/colour[3]_i_1/O
                         net (fo=1, routed)           0.000    13.299    vram_n_8
    SLICE_X28Y37         FDRE                                         r  colour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  colour_reg[3]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.075    15.004    colour_reg[3]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 3.669ns (45.769%)  route 4.347ns (54.231%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591     5.112    vram/CLK_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.984 r  vram/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.050    vram/memory_array_reg_0_3_n_0
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.475 f  vram/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.650    11.125    vram/memory_array_reg_1_3_n_35
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.249 f  vram/g0_b0_i_4/O
                         net (fo=12, routed)          1.213    12.461    vram/dataout[3]
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.585 r  vram/g0_b11/O
                         net (fo=1, routed)           0.420    13.005    vram/data2[11]
    SLICE_X28Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.129 r  vram/colour[11]_i_2/O
                         net (fo=1, routed)           0.000    13.129    vram_n_0
    SLICE_X28Y37         FDRE                                         r  colour_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  colour_reg[11]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.031    14.960    colour_reg[11]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 3.694ns (45.846%)  route 4.363ns (54.154%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591     5.112    vram/CLK_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.984 r  vram/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.050    vram/memory_array_reg_0_3_n_0
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.475 f  vram/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.650    11.125    vram/memory_array_reg_1_3_n_35
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.249 f  vram/g0_b0_i_4/O
                         net (fo=12, routed)          1.153    12.402    vram/dataout[3]
    SLICE_X29Y37         LUT5 (Prop_lut5_I2_O)        0.124    12.526 r  vram/g0_b7/O
                         net (fo=1, routed)           0.495    13.021    vram/data5[7]
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.149    13.170 r  vram/colour[7]_i_1/O
                         net (fo=1, routed)           0.000    13.170    vram_n_4
    SLICE_X28Y37         FDRE                                         r  colour_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  colour_reg[7]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.075    15.004    colour_reg[7]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.669ns (45.869%)  route 4.330ns (54.131%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591     5.112    vram/CLK_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.984 r  vram/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.050    vram/memory_array_reg_0_3_n_0
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.475 r  vram/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.650    11.125    vram/memory_array_reg_1_3_n_35
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.249 r  vram/g0_b0_i_4/O
                         net (fo=12, routed)          1.150    12.399    vram/dataout[3]
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.523 r  vram/g0_b4/O
                         net (fo=1, routed)           0.464    12.987    vram/data5[4]
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.124    13.111 r  vram/colour[4]_i_1/O
                         net (fo=1, routed)           0.000    13.111    vram_n_7
    SLICE_X28Y37         FDRE                                         r  colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  colour_reg[4]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.032    14.961    colour_reg[4]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 3.663ns (45.854%)  route 4.325ns (54.146%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591     5.112    vram/CLK_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  vram/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.984 r  vram/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.050    vram/memory_array_reg_0_3_n_0
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.475 r  vram/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.650    11.125    vram/memory_array_reg_1_3_n_35
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.249 r  vram/g0_b0_i_4/O
                         net (fo=12, routed)          1.145    12.394    vram/dataout[3]
    SLICE_X29Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.518 r  vram/g0_b2/O
                         net (fo=1, routed)           0.465    12.983    vram/data2[2]
    SLICE_X28Y36         LUT3 (Prop_lut3_I1_O)        0.118    13.101 r  vram/colour[2]_i_1/O
                         net (fo=1, routed)           0.000    13.101    vram_n_9
    SLICE_X28Y36         FDRE                                         r  colour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  colour_reg[2]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.075    15.003    colour_reg[2]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 3.669ns (46.187%)  route 4.275ns (53.813%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.583     5.104    vram/CLK_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  vram/memory_array_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.976 r  vram/memory_array_reg_2_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.042    vram/memory_array_reg_2_1_n_0
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.467 r  vram/memory_array_reg_3_1/DOADO[0]
                         net (fo=1, routed)           2.067    10.534    vram/memory_array_reg_3_1_n_35
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  vram/g0_b0_i_2/O
                         net (fo=12, routed)          1.637    12.295    vram/dataout[1]
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.419 r  vram/g0_b5/O
                         net (fo=1, routed)           0.505    12.924    vram/data5[5]
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.048 r  vram/colour[5]_i_1/O
                         net (fo=1, routed)           0.000    13.048    vram_n_6
    SLICE_X28Y39         FDRE                                         r  colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    CLK_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  colour_reg[5]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X28Y39         FDRE (Setup_fdre_C_D)        0.029    14.960    colour_reg[5]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 vram/memory_array_reg_6_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.669ns (46.589%)  route 4.206ns (53.411%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.594     5.115    vram/CLK_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  vram/memory_array_reg_6_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.987 r  vram/memory_array_reg_6_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.053    vram/memory_array_reg_6_4_n_0
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.478 r  vram/memory_array_reg_7_4/DOADO[0]
                         net (fo=1, routed)           1.908    10.386    vram/memory_array_reg_7_4_n_35
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.510 r  vram/g0_b0_i_5/O
                         net (fo=12, routed)          1.817    12.326    vram/dataout[4]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.450 r  vram/g0_b0/O
                         net (fo=1, routed)           0.416    12.867    vram/data2[0]
    SLICE_X28Y37         LUT3 (Prop_lut3_I1_O)        0.124    12.991 r  vram/colour[0]_i_1/O
                         net (fo=1, routed)           0.000    12.991    vram_n_11
    SLICE_X28Y37         FDRE                                         r  colour_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  colour_reg[0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.029    14.958    colour_reg[0]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -12.991    
  -------------------------------------------------------------------
                         slack                                  1.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.126ns (25.342%)  route 0.371ns (74.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.665 r  address_reg/P[12]
                         net (fo=48, routed)          0.371     2.036    vram/P[12]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.126ns (25.135%)  route 0.375ns (74.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     1.665 r  address_reg/P[13]
                         net (fo=48, routed)          0.375     2.040    vram/P[13]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.126ns (24.014%)  route 0.399ns (75.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.665 r  address_reg/P[9]
                         net (fo=48, routed)          0.399     2.063    vram/P[9]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.126ns (24.011%)  route 0.399ns (75.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     1.665 r  address_reg/P[1]
                         net (fo=48, routed)          0.399     2.063    vram/P[1]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.126ns (23.939%)  route 0.400ns (76.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.665 r  address_reg/P[4]
                         net (fo=48, routed)          0.400     2.065    vram/P[4]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.126ns (23.934%)  route 0.400ns (76.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.665 r  address_reg/P[11]
                         net (fo=48, routed)          0.400     2.065    vram/P[11]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.126ns (23.893%)  route 0.401ns (76.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.665 r  address_reg/P[0]
                         net (fo=48, routed)          0.401     2.066    vram/P[0]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.126ns (23.886%)  route 0.401ns (76.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     1.665 r  address_reg/P[14]
                         net (fo=48, routed)          0.401     2.066    vram/P[14]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 display/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     1.449    display/CLK_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  display/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  display/v_count_reg[0]/Q
                         net (fo=9, routed)           0.099     1.689    display/v_count[0]
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  display/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    display/p_1_in[1]
    SLICE_X52Y45         FDRE                                         r  display/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     1.964    display/CLK_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  display/v_count_reg[1]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.121     1.583    display/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram/memory_array_reg_0_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.126ns (22.075%)  route 0.445ns (77.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.655     1.539    CLK_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.665 r  address_reg/P[5]
                         net (fo=48, routed)          0.445     2.109    vram/P[5]
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.877     2.005    vram/CLK_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  vram/memory_array_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.944    vram/memory_array_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  vram/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  vram/memory_array_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   vram/memory_array_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y18  vram/memory_array_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   vram/memory_array_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   vram/memory_array_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   vram/memory_array_reg_5_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  vram/memory_array_reg_6_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   vram/memory_array_reg_7_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  vram/memory_array_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  VGA_B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  VGA_B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  VGA_G_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  VGA_R_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  VGA_R_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y45  vram/vram/memory_array_reg_6_0_cooolgate_en_gate_40_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y34  VGA_B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35  VGA_B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37  colour_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37  colour_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37  colour_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36  colour_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36  colour_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37  colour_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37  colour_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37  colour_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37  colour_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37  colour_reg[9]/C



