{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527962946432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527962946448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 21:09:06 2018 " "Processing started: Sat Jun 02 21:09:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527962946448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962946448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall " "Command: quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962946448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527962947119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527962947119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TCounter-TCounter_arch " "Found design unit 1: TCounter-TCounter_arch" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956572 ""} { "Info" "ISGN_ENTITY_NAME" "1 TCounter " "Found entity 1: TCounter" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_our.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_our.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_our-SYN " "Found design unit 1: lpm_our-SYN" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956619 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_our " "Found entity 1: lpm_our" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUM_LOCK-behavior " "Found design unit 1: NUM_LOCK-behavior" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956666 ""} { "Info" "ISGN_ENTITY_NAME" "1 NUM_LOCK " "Found entity 1: NUM_LOCK" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_bitrec_partial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug_bitrec_partial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debug_Bitrec_partial " "Found entity 1: Debug_Bitrec_partial" {  } { { "Debug_Bitrec_partial.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956681 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Found entity 1: Clk_Divider" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byterec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byterec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Found design unit 1: byterec-arc_byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956697 ""} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Found design unit 1: lpf-arc_lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956697 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Found design unit 1: bitrec-arc_bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956713 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behav " "Found design unit 1: VGA_Controller-behav" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956713 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file objects_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objects_mux-behav " "Found design unit 1: objects_mux-behav" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956759 ""} { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file back_ground_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 back_ground_draw-behav " "Found design unit 1: back_ground_draw-behav" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956775 ""} { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956791 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hp_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hp_down_counter-hp_down_counter_arch " "Found design unit 1: hp_down_counter-hp_down_counter_arch" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956837 ""} { "Info" "ISGN_ENTITY_NAME" "1 hp_down_counter " "Found entity 1: hp_down_counter" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_up_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_up_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_up_counter-score_up_counter_arch " "Found design unit 1: score_up_counter-score_up_counter_arch" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956869 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_up_counter " "Found entity 1: score_up_counter" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_score_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hp_score_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HP_Score_Module " "Found entity 1: HP_Score_Module" {  } { { "HP_Score_Module.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/HP_Score_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_move.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_move-arc_ball_move " "Found design unit 1: ball_move-arc_ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956915 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_move " "Found entity 1: ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_object.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_object-behav " "Found design unit 1: ball_object-behav" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_object " "Found entity 1: ball_object" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_ball_gameplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pin_ball_gameplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIN_BALL_GAMEPLAY " "Found entity 1: PIN_BALL_GAMEPLAY" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956962 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement objects_draw.vhd(113) " "VHDL syntax error at objects_draw.vhd(113) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" objects_draw.vhd(113) " "VHDL syntax error at objects_draw.vhd(113) near text \"then\";  expecting \"<=\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" objects_draw.vhd(117) " "VHDL syntax error at objects_draw.vhd(117) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement objects_draw.vhd(121) " "VHDL syntax error at objects_draw.vhd(121) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" objects_draw.vhd(121) " "VHDL syntax error at objects_draw.vhd(121) near text \"then\";  expecting \"<=\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" objects_draw.vhd(125) " "VHDL syntax error at objects_draw.vhd(125) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement objects_draw.vhd(129) " "VHDL syntax error at objects_draw.vhd(129) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" objects_draw.vhd(129) " "VHDL syntax error at objects_draw.vhd(129) near text \"then\";  expecting \"<=\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" objects_draw.vhd(133) " "VHDL syntax error at objects_draw.vhd(133) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement objects_draw.vhd(137) " "VHDL syntax error at objects_draw.vhd(137) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" objects_draw.vhd(137) " "VHDL syntax error at objects_draw.vhd(137) near text \"then\";  expecting \"<=\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" objects_draw.vhd(141) " "VHDL syntax error at objects_draw.vhd(141) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 141 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_draw.vhd 0 0 " "Found 0 design units, including 0 entities, in source file objects_draw.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527962957446 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 02 21:09:17 2018 " "Processing ended: Sat Jun 02 21:09:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527962957446 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527962957446 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527962957446 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962957446 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962958491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527962946432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527962946448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 21:09:06 2018 " "Processing started: Sat Jun 02 21:09:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527962946448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962946448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall " "Command: quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962946448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527962947119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527962947119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TCounter-TCounter_arch " "Found design unit 1: TCounter-TCounter_arch" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956572 ""} { "Info" "ISGN_ENTITY_NAME" "1 TCounter " "Found entity 1: TCounter" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_our.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_our.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_our-SYN " "Found design unit 1: lpm_our-SYN" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956619 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_our " "Found entity 1: lpm_our" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUM_LOCK-behavior " "Found design unit 1: NUM_LOCK-behavior" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956666 ""} { "Info" "ISGN_ENTITY_NAME" "1 NUM_LOCK " "Found entity 1: NUM_LOCK" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_bitrec_partial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug_bitrec_partial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debug_Bitrec_partial " "Found entity 1: Debug_Bitrec_partial" {  } { { "Debug_Bitrec_partial.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956681 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Found entity 1: Clk_Divider" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byterec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byterec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Found design unit 1: byterec-arc_byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956697 ""} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Found design unit 1: lpf-arc_lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956697 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Found design unit 1: bitrec-arc_bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956713 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behav " "Found design unit 1: VGA_Controller-behav" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956713 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file objects_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objects_mux-behav " "Found design unit 1: objects_mux-behav" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956759 ""} { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file back_ground_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 back_ground_draw-behav " "Found design unit 1: back_ground_draw-behav" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956775 ""} { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956791 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hp_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hp_down_counter-hp_down_counter_arch " "Found design unit 1: hp_down_counter-hp_down_counter_arch" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956837 ""} { "Info" "ISGN_ENTITY_NAME" "1 hp_down_counter " "Found entity 1: hp_down_counter" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_up_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_up_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_up_counter-score_up_counter_arch " "Found design unit 1: score_up_counter-score_up_counter_arch" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956869 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_up_counter " "Found entity 1: score_up_counter" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_score_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hp_score_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HP_Score_Module " "Found entity 1: HP_Score_Module" {  } { { "HP_Score_Module.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/HP_Score_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_move.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_move-arc_ball_move " "Found design unit 1: ball_move-arc_ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956915 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_move " "Found entity 1: ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_object.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_object-behav " "Found design unit 1: ball_object-behav" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_object " "Found entity 1: ball_object" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_ball_gameplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pin_ball_gameplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIN_BALL_GAMEPLAY " "Found entity 1: PIN_BALL_GAMEPLAY" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527962956962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956962 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement objects_draw.vhd(113) " "VHDL syntax error at objects_draw.vhd(113) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" objects_draw.vhd(113) " "VHDL syntax error at objects_draw.vhd(113) near text \"then\";  expecting \"<=\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" objects_draw.vhd(117) " "VHDL syntax error at objects_draw.vhd(117) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement objects_draw.vhd(121) " "VHDL syntax error at objects_draw.vhd(121) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" objects_draw.vhd(121) " "VHDL syntax error at objects_draw.vhd(121) near text \"then\";  expecting \"<=\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" objects_draw.vhd(125) " "VHDL syntax error at objects_draw.vhd(125) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement objects_draw.vhd(129) " "VHDL syntax error at objects_draw.vhd(129) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" objects_draw.vhd(129) " "VHDL syntax error at objects_draw.vhd(129) near text \"then\";  expecting \"<=\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" objects_draw.vhd(133) " "VHDL syntax error at objects_draw.vhd(133) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement objects_draw.vhd(137) " "VHDL syntax error at objects_draw.vhd(137) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" objects_draw.vhd(137) " "VHDL syntax error at objects_draw.vhd(137) near text \"then\";  expecting \"<=\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" objects_draw.vhd(141) " "VHDL syntax error at objects_draw.vhd(141) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 141 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_draw.vhd 0 0 " "Found 0 design units, including 0 entities, in source file objects_draw.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962956978 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527962957446 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 02 21:09:17 2018 " "Processing ended: Sat Jun 02 21:09:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527962957446 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527962957446 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527962957446 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527962957446 ""}
