Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Temp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\ps2_keyboard\etc\system.gui
Assigned Driver generic 1.00.a for instance ps2_keyboard_0
ps2_keyboard_0 has been added to the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Oct 07 14:21:21 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\ps2_keyboard\system.mhs line 178 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0.mpd
   line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0.mpd
   line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0.mpd
   line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\ps2_keyboard\system.mhs line 178 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\ps2_keyboard\system.mhs line 92 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\ps2_keyboard\system.mhs line 141 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Temp\ps2_keyboard\system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\Temp\ps2_keyboard\system.mhs line 53 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Temp\ps2_keyboard\system.mhs line 60 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Temp\ps2_keyboard\system.mhs line 67 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - C:\Temp\ps2_keyboard\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - C:\Temp\ps2_keyboard\system.mhs line 83 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\Temp\ps2_keyboard\system.mhs line 92 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\Temp\ps2_keyboard\system.mhs line 99 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_sevseg_disp - C:\Temp\ps2_keyboard\system.mhs line 113 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mem_bus_mux_0 - C:\Temp\ps2_keyboard\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Temp\ps2_keyboard\system.mhs line 141 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - C:\Temp\ps2_keyboard\system.mhs line 156 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - C:\Temp\ps2_keyboard\system.mhs line 168 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_0 - C:\Temp\ps2_keyboard\system.mhs line 181 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Temp\ps2_keyboard\system.mhs line 40 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Temp/ps2_keyboard/implementation/microblaze_0_wrapper/system_microblaze_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb - C:\Temp\ps2_keyboard\system.mhs line
60 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"C:/Temp/ps2_keyboard/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb - C:\Temp\ps2_keyboard\system.mhs line
67 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"C:/Temp/ps2_keyboard/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\ps2_keyboard\system.mhs line 141 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 132.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Temp/ps2_keyboard/implementation 

Using Flow File: C:/Temp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET net_ps2_keyboard_0_ext_kb_clk_pin
   LOC=L12 |> [system.ucf(74)]: NET "net_ps2_keyboard_0_ext_kb_clk_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET net_ps2_keyboard_0_ext_kb_clk_pin LOC=L12 |> [system.ucf(74)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(74)]: NET "net_ps2_keyboard_0_ext_kb_clk_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET net_ps2_keyboard_0_ext_kb_data_pin
   LOC=J13 |> [system.ucf(75)]: NET "net_ps2_keyboard_0_ext_kb_data_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET net_ps2_keyboard_0_ext_kb_data_pin LOC=J13 |> [system.ucf(75)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(75)]: NET "net_ps2_keyboard_0_ext_kb_data_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:   3

Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   19 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!

********************************************************************************
At Local date and time: Sun Oct 07 14:31:00 2012
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET net_ps2_keyboard_0_ext_kb_clk_pin
   LOC=L12 |> [system.ucf(74)]: NET "net_ps2_keyboard_0_ext_kb_clk_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET net_ps2_keyboard_0_ext_kb_clk_pin LOC=L12 |> [system.ucf(74)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(74)]: NET "net_ps2_keyboard_0_ext_kb_clk_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET net_ps2_keyboard_0_ext_kb_data_pin
   LOC=J13 |> [system.ucf(75)]: NET "net_ps2_keyboard_0_ext_kb_data_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET net_ps2_keyboard_0_ext_kb_data_pin LOC=J13 |> [system.ucf(75)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(75)]: NET "net_ps2_keyboard_0_ext_kb_data_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:   3

Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   19 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!

********************************************************************************
At Local date and time: Sun Oct 07 14:32:29 2012
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ff932a62) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ff932a62) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8745939a) REAL time: 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ad3e8253) REAL time: 13 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ad3e8253) REAL time: 13 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ad3e8253) REAL time: 13 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ad3e8253) REAL time: 13 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ad3e8253) REAL time: 13 secs 

Phase 9.8  Global Placement
................................
.......................................................
..................................................................
...............................................................................................
................................
Phase 9.8  Global Placement (Checksum:12571a6f) REAL time: 27 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:12571a6f) REAL time: 27 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e9844d1c) REAL time: 30 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e9844d1c) REAL time: 30 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:dd8b6d44) REAL time: 30 secs 

Total REAL time to Placer completion: 30 secs 
Total CPU  time to Placer completion: 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 1,813 out of  18,224    9
    Number used as Flip Flops:               1,806
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,270 out of   9,112   24
    Number used as logic:                    2,090 out of   9,112   22
      Number using O6 output only:           1,596
      Number using O5 output only:              91
      Number using O5 and O6:                  403
      Number used as ROM:                        0
    Number used as Memory:                     141 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            77
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     39
      Number with same-slice register load:     32
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   921 out of   2,278   40
  Nummber of MUXCYs used:                      392 out of   4,556    8
  Number of LUT Flip Flop pairs used:        2,720
    Number with an unused Flip Flop:         1,053 out of   2,720   38
    Number with an unused LUT:                 450 out of   2,720   16
    Number of fully used LUT-FF pairs:       1,217 out of   2,720   44
    Number of unique control sets:             119
    Number of slice register sites lost
      to control set restrictions:             479 out of  18,224    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     232   22
    Number of LOCed IOBs:                       53 out of      53  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   3 out of     248    1
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.90

Peak Memory Usage:  454 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   30 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,813 out of  18,224    9
    Number used as Flip Flops:               1,806
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,270 out of   9,112   24
    Number used as logic:                    2,090 out of   9,112   22
      Number using O6 output only:           1,596
      Number using O5 output only:              91
      Number using O5 and O6:                  403
      Number used as ROM:                        0
    Number used as Memory:                     141 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            77
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     39
      Number with same-slice register load:     32
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   921 out of   2,278   40
  Nummber of MUXCYs used:                      392 out of   4,556    8
  Number of LUT Flip Flop pairs used:        2,720
    Number with an unused Flip Flop:         1,053 out of   2,720   38
    Number with an unused LUT:                 450 out of   2,720   16
    Number of fully used LUT-FF pairs:       1,217 out of   2,720   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     232   22
    Number of LOCed IOBs:                       53 out of      53  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   3 out of     248    1
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14908 unrouted;      REAL time: 7 secs 

Phase  2  : 12435 unrouted;      REAL time: 8 secs 

Phase  3  : 4984 unrouted;      REAL time: 13 secs 

Phase  4  : 4984 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 
Total REAL time to Router completion: 20 secs 
Total CPU time to Router completion: 17 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz |  BUFGMUX_X2Y3| No   |  722 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.057     |  0.903      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  2.645     |  4.058      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.354ns|     8.645ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.220ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      5.763ns|            0|            0|            0|       278560|
| TS_clock_generator_0_clock_gen|     15.000ns|      8.645ns|          N/A|            0|            0|       278560|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 18 secs 

Peak Memory Usage:  384 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 278560 paths, 0 nets, and 12024 connections

Design statistics:
   Minimum period:   8.645ns (Maximum frequency: 115.674MHz)


Analysis completed Sun Oct 07 14:33:55 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Oct 07 14:34:01 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 14:34:14 2012
 xsdk.exe -hwspec C:\Temp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 14:38:23 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\ps2_keyboard\system.mhs line 178 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0.mpd
   line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0.mpd
   line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0.mpd
   line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\ps2_keyboard\system.mhs line 178 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\ps2_keyboard\system.mhs line
40 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\ps2_keyboard\system.mhs line 53 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\ps2_keyboard\system.mhs line 60 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\ps2_keyboard\system.mhs line 67 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\Temp\ps2_keyboard\system.mhs
line 74 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\Temp\ps2_keyboard\system.mhs
line 83 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\ps2_keyboard\system.mhs line 92 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\ps2_keyboard\system.mhs line
99 - Copying cache implementation netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\ps2_keyboard\system.mhs line 113 - Copying cache implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\ps2_keyboard\system.mhs line
124 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\ps2_keyboard\system.mhs line 156 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\ps2_keyboard\system.mhs line 168 - Copying cache implementation netlist
IPNAME:ps2_keyboard INSTANCE:ps2_keyboard_0 - C:\Temp\ps2_keyboard\system.mhs
line 181 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\ps2_keyboard\system.mhs line 92 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\ps2_keyboard\system.mhs line 141 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Temp\ps2_keyboard\system.mhs line 141 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\ps2_keyboard\system.mhs line 141 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 15.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ff932a62) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ff932a62) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8745939a) REAL time: 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ad3e8253) REAL time: 12 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ad3e8253) REAL time: 12 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ad3e8253) REAL time: 12 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ad3e8253) REAL time: 12 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ad3e8253) REAL time: 12 secs 

Phase 9.8  Global Placement
................................
.......................................................
..................................................................
...............................................................................................
................................
Phase 9.8  Global Placement (Checksum:12571a6f) REAL time: 26 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:12571a6f) REAL time: 26 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e9844d1c) REAL time: 29 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e9844d1c) REAL time: 29 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:dd8b6d44) REAL time: 30 secs 

Total REAL time to Placer completion: 30 secs 
Total CPU  time to Placer completion: 29 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 1,813 out of  18,224    9
    Number used as Flip Flops:               1,806
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,270 out of   9,112   24
    Number used as logic:                    2,090 out of   9,112   22
      Number using O6 output only:           1,596
      Number using O5 output only:              91
      Number using O5 and O6:                  403
      Number used as ROM:                        0
    Number used as Memory:                     141 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            77
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     39
      Number with same-slice register load:     32
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   921 out of   2,278   40
  Nummber of MUXCYs used:                      392 out of   4,556    8
  Number of LUT Flip Flop pairs used:        2,720
    Number with an unused Flip Flop:         1,053 out of   2,720   38
    Number with an unused LUT:                 450 out of   2,720   16
    Number of fully used LUT-FF pairs:       1,217 out of   2,720   44
    Number of unique control sets:             119
    Number of slice register sites lost
      to control set restrictions:             479 out of  18,224    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     232   22
    Number of LOCed IOBs:                       53 out of      53  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   3 out of     248    1
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.90

Peak Memory Usage:  454 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,813 out of  18,224    9
    Number used as Flip Flops:               1,806
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,270 out of   9,112   24
    Number used as logic:                    2,090 out of   9,112   22
      Number using O6 output only:           1,596
      Number using O5 output only:              91
      Number using O5 and O6:                  403
      Number used as ROM:                        0
    Number used as Memory:                     141 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            77
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     39
      Number with same-slice register load:     32
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   921 out of   2,278   40
  Nummber of MUXCYs used:                      392 out of   4,556    8
  Number of LUT Flip Flop pairs used:        2,720
    Number with an unused Flip Flop:         1,053 out of   2,720   38
    Number with an unused LUT:                 450 out of   2,720   16
    Number of fully used LUT-FF pairs:       1,217 out of   2,720   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     232   22
    Number of LOCed IOBs:                       53 out of      53  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   3 out of     248    1
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14908 unrouted;      REAL time: 7 secs 

Phase  2  : 12435 unrouted;      REAL time: 8 secs 

Phase  3  : 4984 unrouted;      REAL time: 14 secs 

Phase  4  : 4984 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 
Total REAL time to Router completion: 20 secs 
Total CPU time to Router completion: 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz |  BUFGMUX_X2Y3| No   |  722 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.057     |  0.903      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  2.645     |  4.058      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.354ns|     8.645ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.220ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      5.763ns|            0|            0|            0|       278560|
| TS_clock_generator_0_clock_gen|     15.000ns|      8.645ns|          N/A|            0|            0|       278560|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 19 secs 

Peak Memory Usage:  384 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 278560 paths, 0 nets, and 12024 connections

Design statistics:
   Minimum period:   8.645ns (Maximum frequency: 115.674MHz)


Analysis completed Sun Oct 07 14:40:30 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Oct 07 14:40:35 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 14:40:45 2012
 xsdk.exe -hwspec C:\Temp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK - short length caused truncation
ERROR:EDK - short length caused truncation
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00003fff and INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x00000003 - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00003fff and INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x00000003 - address space overlap!
ERROR:EDK:4056 - INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x00000003 and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00003fff - address space overlap!
ERROR:EDK:4056 - INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x00000003 and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00003fff - address space overlap!
ERROR:EDK - short length caused truncation
ERROR:EDK - short length caused truncation

********************************************************************************
At Local date and time: Sun Oct 07 14:55:48 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 178 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 178 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 40 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 53 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 60 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 67 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 74 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 83 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
92 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 99 - Copying cache implementation netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 113 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 124 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 156 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 168 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
92 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 141 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 141 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 181 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 141 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 27.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:cfc508f) REAL time: 13 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:cfc508f) REAL time: 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:60d51a7f) REAL time: 13 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c7439a93) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c7439a93) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c7439a93) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:c7439a93) REAL time: 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c7439a93) REAL time: 16 secs 

Phase 9.8  Global Placement
.................................
................................
...................................................................................................
.....................................................................................................
....................................
Phase 9.8  Global Placement (Checksum:a2e221fe) REAL time: 28 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a2e221fe) REAL time: 28 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:10c1c9ae) REAL time: 32 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:10c1c9ae) REAL time: 32 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9c730297) REAL time: 32 secs 

Total REAL time to Placer completion: 32 secs 
Total CPU  time to Placer completion: 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 1,843 out of  18,224   10
    Number used as Flip Flops:               1,836
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,275 out of   9,112   24
    Number used as logic:                    2,081 out of   9,112   22
      Number using O6 output only:           1,572
      Number using O5 output only:              91
      Number using O5 and O6:                  418
      Number used as ROM:                        0
    Number used as Memory:                     141 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            77
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     53
      Number with same-slice register load:     46
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   893 out of   2,278   39
  Nummber of MUXCYs used:                      392 out of   4,556    8
  Number of LUT Flip Flop pairs used:        2,698
    Number with an unused Flip Flop:         1,028 out of   2,698   38
    Number with an unused LUT:                 423 out of   2,698   15
    Number of fully used LUT-FF pairs:       1,247 out of   2,698   46
    Number of unique control sets:             120
    Number of slice register sites lost
      to control set restrictions:             489 out of  18,224    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     232   22
    Number of LOCed IOBs:                       53 out of      53  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   3 out of     248    1
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  454 MB
Total REAL time to MAP completion:  34 secs 
Total CPU time to MAP completion:   30 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,843 out of  18,224   10
    Number used as Flip Flops:               1,836
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,275 out of   9,112   24
    Number used as logic:                    2,081 out of   9,112   22
      Number using O6 output only:           1,572
      Number using O5 output only:              91
      Number using O5 and O6:                  418
      Number used as ROM:                        0
    Number used as Memory:                     141 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            77
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:     53
      Number with same-slice register load:     46
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   893 out of   2,278   39
  Nummber of MUXCYs used:                      392 out of   4,556    8
  Number of LUT Flip Flop pairs used:        2,698
    Number with an unused Flip Flop:         1,028 out of   2,698   38
    Number with an unused LUT:                 423 out of   2,698   15
    Number of fully used LUT-FF pairs:       1,247 out of   2,698   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        53 out of     232   22
    Number of LOCed IOBs:                       53 out of      53  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   3 out of     248    1
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14903 unrouted;      REAL time: 7 secs 

Phase  2  : 12417 unrouted;      REAL time: 8 secs 

Phase  3  : 5209 unrouted;      REAL time: 13 secs 

Phase  4  : 5209 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 
Total REAL time to Router completion: 20 secs 
Total CPU time to Router completion: 17 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz |  BUFGMUX_X2Y3| No   |  715 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.048     |  0.901      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.898     |  4.363      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.541ns|     8.458ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.316ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      5.639ns|            0|            0|            0|       278785|
| TS_clock_generator_0_clock_gen|     15.000ns|      8.458ns|          N/A|            0|            0|       278785|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 21 secs 
Total CPU time to PAR completion: 19 secs 

Peak Memory Usage:  382 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 278785 paths, 0 nets, and 12008 connections

Design statistics:
   Minimum period:   8.458ns (Maximum frequency: 118.231MHz)


Analysis completed Sun Oct 07 14:58:26 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Oct 07 14:58:32 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 14:58:42 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Assigned Driver generic 1.00.a for instance ps2_keyboard_0
ps2_keyboard_0 has been added to the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Ethernet_Lite has been deleted from the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - UCF file has reference to the following nonexistent IP instance(s), please revise UCF file.
   Ethernet_Lite
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   fpga_0_Ethernet_Lite_PHY_MDC_pin
   fpga_0_Ethernet_Lite_PHY_MDIO_pin
   fpga_0_Ethernet_Lite_PHY_col_pin
   fpga_0_Ethernet_Lite_PHY_crs_pin
   fpga_0_Ethernet_Lite_PHY_dv_pin
   fpga_0_Ethernet_Lite_PHY_rst_n_pin
   fpga_0_Ethernet_Lite_PHY_rx_clk_pin
   fpga_0_Ethernet_Lite_PHY_rx_data_pin
   fpga_0_Ethernet_Lite_PHY_rx_er_pin
   fpga_0_Ethernet_Lite_PHY_tx_clk_pin
   fpga_0_Ethernet_Lite_PHY_tx_data_pin
   fpga_0_Ethernet_Lite_PHY_tx_en_pin
ERROR:EDK - short length caused truncation
ERROR:EDK - short length caused truncation
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Oct 07 15:07:36 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 225 

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 73 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
105 - Copying cache implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 171 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 215 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
105 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 188 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 53 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 66 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - C:\Temp\tmp\ps2_keyboard\system.mhs line 87 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - C:\Temp\tmp\ps2_keyboard\system.mhs line 96 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs line 112 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line 126 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_usb_epp - C:\Temp\tmp\ps2_keyboard\system.mhs line 139 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_sevseg_disp - C:\Temp\tmp\ps2_keyboard\system.mhs line 160 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 188 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 53 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/microblaze_0_wrapper/system_microblaze_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 188 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 111.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_tx_clk_pin
   LOC=L5  |> [system.ucf(12)]: NET "fpga_0_Ethernet_Lite_PHY_tx_clk_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_tx_clk_pin LOC=L5  |> [system.ucf(12)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(12)]:
   NET "fpga_0_Ethernet_Lite_PHY_tx_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_rx_clk_pin
   LOC=H4  |> [system.ucf(13)]: NET "fpga_0_Ethernet_Lite_PHY_rx_clk_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_rx_clk_pin LOC=H4  |> [system.ucf(13)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(13)]:
   NET "fpga_0_Ethernet_Lite_PHY_rx_clk_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_crs_pin
   LOC=N3  |> [system.ucf(14)]: NET "fpga_0_Ethernet_Lite_PHY_crs_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_crs_pin LOC=N3  |> [system.ucf(14)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(14)]:
   NET "fpga_0_Ethernet_Lite_PHY_crs_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_dv_pin
   LOC=L1  |> [system.ucf(15)]: NET "fpga_0_Ethernet_Lite_PHY_dv_pin" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_dv_pin LOC=L1  |> [system.ucf(15)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(15)]:
   NET "fpga_0_Ethernet_Lite_PHY_dv_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Ethernet_Lite_PHY_rx_data_pin<3> LOC=M3  |> [system.ucf(16)]: NET
   "fpga_0_Ethernet_Lite_PHY_rx_data_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_rx_data_pin<3> LOC=M3  |> [system.ucf(16)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(16)]:
   NET "fpga_0_Ethernet_Lite_PHY_rx_data_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Ethernet_Lite_PHY_rx_data_pin<2> LOC=N1  |> [system.ucf(17)]: NET
   "fpga_0_Ethernet_Lite_PHY_rx_data_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_rx_data_pin<2> LOC=N1  |> [system.ucf(17)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(17)]:
   NET "fpga_0_Ethernet_Lite_PHY_rx_data_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Ethernet_Lite_PHY_rx_data_pin<1> LOC=N2  |> [system.ucf(18)]: NET
   "fpga_0_Ethernet_Lite_PHY_rx_data_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_rx_data_pin<1> LOC=N2  |> [system.ucf(18)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(18)]:
   NET "fpga_0_Ethernet_Lite_PHY_rx_data_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Ethernet_Lite_PHY_rx_data_pin<0> LOC=P1  |> [system.ucf(19)]: NET
   "fpga_0_Ethernet_Lite_PHY_rx_data_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_rx_data_pin<0> LOC=P1  |> [system.ucf(19)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(19)]:
   NET "fpga_0_Ethernet_Lite_PHY_rx_data_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_col_pin
   LOC=P4  |> [system.ucf(20)]: NET "fpga_0_Ethernet_Lite_PHY_col_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_col_pin LOC=P4  |> [system.ucf(20)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(20)]:
   NET "fpga_0_Ethernet_Lite_PHY_col_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_rx_er_pin
   LOC=M1  |> [system.ucf(21)]: NET "fpga_0_Ethernet_Lite_PHY_rx_er_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_rx_er_pin LOC=M1  |> [system.ucf(21)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(21)]:
   NET "fpga_0_Ethernet_Lite_PHY_rx_er_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_rst_n_pin
   LOC=P3  |> [system.ucf(22)]: NET "fpga_0_Ethernet_Lite_PHY_rst_n_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_rst_n_pin LOC=P3  |> [system.ucf(22)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <TIG  |> [system.ucf(22)]: NET
   "fpga_0_Ethernet_Lite_PHY_rst_n_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(22)]:
   NET "fpga_0_Ethernet_Lite_PHY_rst_n_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_tx_en_pin
   LOC=L2  |> [system.ucf(23)]: NET "fpga_0_Ethernet_Lite_PHY_tx_en_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_tx_en_pin LOC=L2  |> [system.ucf(23)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(23)]:
   NET "fpga_0_Ethernet_Lite_PHY_tx_en_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Ethernet_Lite_PHY_tx_data_pin<3> LOC=T1  |> [system.ucf(24)]: NET
   "fpga_0_Ethernet_Lite_PHY_tx_data_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_tx_data_pin<3> LOC=T1  |> [system.ucf(24)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(24)]:
   NET "fpga_0_Ethernet_Lite_PHY_tx_data_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Ethernet_Lite_PHY_tx_data_pin<2> LOC=T2  |> [system.ucf(25)]: NET
   "fpga_0_Ethernet_Lite_PHY_tx_data_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_tx_data_pin<2> LOC=T2  |> [system.ucf(25)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(25)]:
   NET "fpga_0_Ethernet_Lite_PHY_tx_data_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Ethernet_Lite_PHY_tx_data_pin<1> LOC=U1  |> [system.ucf(26)]: NET
   "fpga_0_Ethernet_Lite_PHY_tx_data_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_tx_data_pin<1> LOC=U1  |> [system.ucf(26)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(26)]:
   NET "fpga_0_Ethernet_Lite_PHY_tx_data_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Ethernet_Lite_PHY_tx_data_pin<0> LOC=U2  |> [system.ucf(27)]: NET
   "fpga_0_Ethernet_Lite_PHY_tx_data_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_tx_data_pin<0> LOC=U2  |> [system.ucf(27)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(27)]:
   NET "fpga_0_Ethernet_Lite_PHY_tx_data_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_MDC_pin
   LOC=M5  |> [system.ucf(28)]: NET "fpga_0_Ethernet_Lite_PHY_MDC_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_MDC_pin LOC=M5  |> [system.ucf(28)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(28)]:
   NET "fpga_0_Ethernet_Lite_PHY_MDC_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Ethernet_Lite_PHY_MDIO_pin
   LOC=L6  |> [system.ucf(29)]: NET "fpga_0_Ethernet_Lite_PHY_MDIO_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Ethernet_Lite_PHY_MDIO_pin LOC=L6  |> [system.ucf(29)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(29)]:
   NET "fpga_0_Ethernet_Lite_PHY_MDIO_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    37
  Number of warnings:  19

Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Oct 07 15:11:18 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 225 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 53 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 66 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 73 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 87 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 96 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
105 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 112 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
126 - Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:digilent_usb_epp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 160 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 171 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 215 - Copying cache implementation
netlist
IPNAME:ps2_keyboard INSTANCE:ps2_keyboard_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 228 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
105 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 188 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 188 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 188 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 15.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:36bc3b2e) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:36bc3b2e) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9eca7366) REAL time: 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9d286cbc) REAL time: 14 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9d286cbc) REAL time: 14 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9d286cbc) REAL time: 14 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:9d286cbc) REAL time: 14 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9d286cbc) REAL time: 14 secs 

Phase 9.8  Global Placement
............................
.......................................................
..........................................................................
.................................................................
.............................................
Phase 9.8  Global Placement (Checksum:5802cf91) REAL time: 36 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5802cf91) REAL time: 36 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:60ca5205) REAL time: 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:60ca5205) REAL time: 41 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:53deffa2) REAL time: 41 secs 

Total REAL time to Placer completion: 41 secs 
Total CPU  time to Placer completion: 41 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   48
Slice Logic Utilization:
  Number of Slice Registers:                 2,578 out of  18,224   14
    Number used as Flip Flops:               2,571
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,356 out of   9,112   36
    Number used as logic:                    3,151 out of   9,112   34
      Number using O6 output only:           2,431
      Number using O5 output only:             131
      Number using O5 and O6:                  589
      Number used as ROM:                        0
    Number used as Memory:                     145 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            81
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 58
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     46
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,322 out of   2,278   58
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,881
    Number with an unused Flip Flop:         1,556 out of   3,881   40
    Number with an unused LUT:                 525 out of   3,881   13
    Number of fully used LUT-FF pairs:       1,800 out of   3,881   46
    Number of unique control sets:             153
    Number of slice register sites lost
      to control set restrictions:             594 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        81 out of     232   34
    Number of LOCed IOBs:                       81 out of      81  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        10 out of      32   31
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     248    4
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.01

Peak Memory Usage:  480 MB
Total REAL time to MAP completion:  44 secs 
Total CPU time to MAP completion:   44 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,578 out of  18,224   14
    Number used as Flip Flops:               2,571
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,356 out of   9,112   36
    Number used as logic:                    3,151 out of   9,112   34
      Number using O6 output only:           2,431
      Number using O5 output only:             131
      Number using O5 and O6:                  589
      Number used as ROM:                        0
    Number used as Memory:                     145 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            81
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 58
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     46
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,322 out of   2,278   58
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,881
    Number with an unused Flip Flop:         1,556 out of   3,881   40
    Number with an unused LUT:                 525 out of   3,881   13
    Number of fully used LUT-FF pairs:       1,800 out of   3,881   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        81 out of     232   34
    Number of LOCed IOBs:                       81 out of      81  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        10 out of      32   31
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     248    4
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 21417 unrouted;      REAL time: 7 secs 

Phase  2  : 18409 unrouted;      REAL time: 8 secs 

Phase  3  : 8123 unrouted;      REAL time: 15 secs 

Phase  4  : 8123 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 
Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  929 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   63 |  0.061     |  0.907      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Digilent_Usb_ |              |      |      |            |             |
| Epp_IFCLK_pin_BUFGP |  BUFGMUX_X2Y9| No   |   39 |  0.524     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.029     |  5.308      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    10.378ns|     9.622ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.227ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      4.811ns|            0|            0|            0|       335381|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.622ns|          N/A|            0|            0|       335381|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 22 secs 

Peak Memory Usage:  407 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 335381 paths, 0 nets, and 17141 connections

Design statistics:
   Minimum period:   9.622ns (Maximum frequency: 103.928MHz)


Analysis completed Sun Oct 07 15:13:42 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Oct 07 15:13:47 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 19 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 15:13:59 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
WARNING:EDK:2053 - PAO file: C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0.pao not found
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_clk not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 234 
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_rst not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 235 
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_kb_clk not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 236 
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_kb_data not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 237 
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_clk not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 234 
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_rst not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 235 
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_kb_clk not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 236 
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_kb_data not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 237 
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Assigned Driver generic 1.00.a for instance ps2_keyboard_0
ps2_keyboard_0 has been added to the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Assigned Driver generic 1.00.a for instance ps2_keyboard_0
ps2_keyboard_0 has been added to the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Oct 07 15:54:40 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 231 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0x85000000-0x85ffffff) Micron_RAM	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 231 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 42 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 55 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 62 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 85 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
94 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
115 - Copying cache implementation netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 158 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 169 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 209 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 221 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
94 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 194 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:micron_ram - C:\Temp\tmp\ps2_keyboard\system.mhs line 128 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 194 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 234 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 194 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 34.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=M11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_31_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<31>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<31>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<31>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=N11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_30_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<30>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<30>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<30>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=R11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_28_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<28>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<28>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<28>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=T11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_27_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<27>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<27>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<27>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=U15) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_3_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<3>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<3>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<3>)
   	PULL symbol "ps2_keyboard_0_ext_keys_pressed_pin<3>_PULLDOWN" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<3>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=U16) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_0_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<0>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<0>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<0>)
   	PULL symbol "ps2_keyboard_0_ext_keys_pressed_pin<0>_PULLDOWN" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<0>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=V15) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_4_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<4>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<4>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<4>)
   	PULL symbol "ps2_keyboard_0_ext_keys_pressed_pin<4>_PULLDOWN" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<4>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=V16) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_1_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<1>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<1>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<1>)
   	PULL symbol "ps2_keyboard_0_ext_keys_pressed_pin<1>_PULLDOWN" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<1>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   8
Number of warnings :  13
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!

********************************************************************************
At Local date and time: Sun Oct 07 15:57:20 2012
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2f9f2fe7) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<28>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<30>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<31>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 109 IOs, 77 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:2f9f2fe7) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f125f167) REAL time: 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a3c5565) REAL time: 14 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a3c5565) REAL time: 14 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a3c5565) REAL time: 14 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:406181ad) REAL time: 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:25d0dc2f) REAL time: 15 secs 

Phase 9.8  Global Placement
...........................
....................................................
............................................................................................................................................
...............................................................................................................
....................................
Phase 9.8  Global Placement (Checksum:512877a) REAL time: 32 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:512877a) REAL time: 32 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:394047fb) REAL time: 37 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:394047fb) REAL time: 37 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2595577) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 36 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   73
Slice Logic Utilization:
  Number of Slice Registers:                 2,335 out of  18,224   12
    Number used as Flip Flops:               2,328
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,586 out of   9,112   28
    Number used as logic:                    2,383 out of   9,112   26
      Number using O6 output only:           1,757
      Number using O5 output only:              94
      Number using O5 and O6:                  532
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     42
      Number with same-slice register load:     32
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,146 out of   2,278   50
  Nummber of MUXCYs used:                      484 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,307
    Number with an unused Flip Flop:         1,163 out of   3,307   35
    Number with an unused LUT:                 721 out of   3,307   21
    Number of fully used LUT-FF pairs:       1,423 out of   3,307   43
    Number of unique control sets:             155
    Number of slice register sites lost
      to control set restrictions:             605 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     232   46
    Number of LOCed IOBs:                       77 out of     109   70
    IOB Flip Flops:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  465 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   39 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,335 out of  18,224   12
    Number used as Flip Flops:               2,328
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,586 out of   9,112   28
    Number used as logic:                    2,383 out of   9,112   26
      Number using O6 output only:           1,757
      Number using O5 output only:              94
      Number using O5 and O6:                  532
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     42
      Number with same-slice register load:     32
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,146 out of   2,278   50
  Nummber of MUXCYs used:                      484 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,307
    Number with an unused Flip Flop:         1,163 out of   3,307   35
    Number with an unused LUT:                 721 out of   3,307   21
    Number of fully used LUT-FF pairs:       1,423 out of   3,307   43
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     232   46
    Number of LOCed IOBs:                       77 out of     109   70
    IOB Flip Flops:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17071 unrouted;      REAL time: 5 secs 

Phase  2  : 14212 unrouted;      REAL time: 6 secs 

Phase  3  : 5599 unrouted;      REAL time: 13 secs 

Phase  4  : 5599 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 
Total REAL time to Router completion: 20 secs 
Total CPU time to Router completion: 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  911 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.060     |  0.906      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.695     |  3.785      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.056ns|     8.944ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.315ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      4.472ns|            0|            0|            0|       291344|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.944ns|          N/A|            0|            0|       291344|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 20 secs 

Peak Memory Usage:  400 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 291344 paths, 0 nets, and 13816 connections

Design statistics:
   Minimum period:   8.944ns (Maximum frequency: 111.807MHz)


Analysis completed Sun Oct 07 15:58:54 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Oct 07 15:58:59 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   ps2_keyboard_0_ext_keys_pressed_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   ps2_keyboard_0_ext_keys_pressed_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   ps2_keyboard_0_ext_keys_pressed_pin<3>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   ps2_keyboard_0_ext_keys_pressed_pin<4>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 15:59:08 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 16:03:55 2012
 make -f system.make exporttosdk started...
make: Inget behver gras fr "exporttosdk".
Done!

********************************************************************************
At Local date and time: Sun Oct 07 16:03:55 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sun Oct 07 16:23:29 2012
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Sun Oct 07 16:24:10 2012
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:94ac5d2f) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>   IOSTANDARD = LVCMOS33


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<28>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<30>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<31>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 109 IOs, 77 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:94ac5d2f) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:56331eaf) REAL time: 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6f4982ad) REAL time: 15 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6f4982ad) REAL time: 15 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6f4982ad) REAL time: 15 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:f618cadf) REAL time: 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:87711909) REAL time: 16 secs 

Phase 9.8  Global Placement
.........................
........................................
......................................................................
.......................................................................
....................................
Phase 9.8  Global Placement (Checksum:cede3108) REAL time: 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cede3108) REAL time: 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3148dad9) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3148dad9) REAL time: 39 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f42c8fea) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   71
Slice Logic Utilization:
  Number of Slice Registers:                 2,335 out of  18,224   12
    Number used as Flip Flops:               2,328
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,603 out of   9,112   28
    Number used as logic:                    2,384 out of   9,112   26
      Number using O6 output only:           1,758
      Number using O5 output only:              94
      Number using O5 and O6:                  532
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     58
      Number with same-slice register load:     48
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,142 out of   2,278   50
  Nummber of MUXCYs used:                      484 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,276
    Number with an unused Flip Flop:         1,148 out of   3,276   35
    Number with an unused LUT:                 673 out of   3,276   20
    Number of fully used LUT-FF pairs:       1,455 out of   3,276   44
    Number of unique control sets:             155
    Number of slice register sites lost
      to control set restrictions:             605 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     232   46
    Number of LOCed IOBs:                       77 out of     109   70
    IOB Flip Flops:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  468 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion:   41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,335 out of  18,224   12
    Number used as Flip Flops:               2,328
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,603 out of   9,112   28
    Number used as logic:                    2,384 out of   9,112   26
      Number using O6 output only:           1,758
      Number using O5 output only:              94
      Number using O5 and O6:                  532
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     58
      Number with same-slice register load:     48
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,142 out of   2,278   50
  Nummber of MUXCYs used:                      484 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,276
    Number with an unused Flip Flop:         1,148 out of   3,276   35
    Number with an unused LUT:                 673 out of   3,276   20
    Number of fully used LUT-FF pairs:       1,455 out of   3,276   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     232   46
    Number of LOCed IOBs:                       77 out of     109   70
    IOB Flip Flops:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17070 unrouted;      REAL time: 5 secs 

Phase  2  : 14217 unrouted;      REAL time: 6 secs 

Phase  3  : 5767 unrouted;      REAL time: 12 secs 

Phase  4  : 5767 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 
Total REAL time to Router completion: 19 secs 
Total CPU time to Router completion: 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  908 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.059     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  3.661     |  5.119      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.319ns|     8.681ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.276ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      4.341ns|            0|            0|            0|       291344|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.681ns|          N/A|            0|            0|       291344|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 20 secs 

Peak Memory Usage:  399 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 291344 paths, 0 nets, and 13819 connections

Design statistics:
   Minimum period:   8.681ns (Maximum frequency: 115.194MHz)


Analysis completed Sun Oct 07 16:25:47 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Oct 07 16:25:53 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 16:26:04 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sun Oct 07 16:28:54 2012
 make -f system.make exporttosdk started...
make: Inget behver gras fr "exporttosdk".
Done!

********************************************************************************
At Local date and time: Sun Oct 07 16:28:54 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Oct 09 10:05:26 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
ERROR:EDK:4078 - INSTANCE: system, PORT: ps2_keyboard_0_ext_kb_data_pin,
   CONNECTOR: net_ps2_keyboard_0_ext_kb_data_pin - connector name must have the
   same name as the port when a connection to the lower-level port lists the
   THREE_STATE=TRUE property - C:\Temp\tmp\ps2_keyboard\system.mhs line 38 
ERROR:EDK:4078 - INSTANCE: system, PORT: ps2_keyboard_0_ext_kb_clk_pin,
   CONNECTOR: net_ps2_keyboard_0_ext_kb_clk_pin - connector name must have the
   same name as the port when a connection to the lower-level port lists the
   THREE_STATE=TRUE property - C:\Temp\tmp\ps2_keyboard\system.mhs line 39 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 231 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/system.xml] Fel 64
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 10:15:47 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ext_kb_clk, CONNECTOR:
   net_ps2_keyboard_0_ext_kb_clk_pin - No driver found. Port will be driven to
   GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 244 
WARNING:EDK:4180 - PORT: ext_kb_data, CONNECTOR:
   net_ps2_keyboard_0_ext_kb_data_pin - No driver found. Port will be driven to
   GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 243 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 231 
ERROR:EDK:4074 - INSTANCE: system, PORT: ps2_keyboard_0_ext_kb_data_pin,
   CONNECTOR: ps2_keyboard_0_ext_kb_data_pin - No driver found -
   C:\Temp\tmp\ps2_keyboard\system.mhs line 38 
ERROR:EDK:4074 - INSTANCE: system, PORT: ps2_keyboard_0_ext_kb_clk_pin,
   CONNECTOR: ps2_keyboard_0_ext_kb_clk_pin - No driver found -
   C:\Temp\tmp\ps2_keyboard\system.mhs line 39 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/system.xml] Fel 64
Done!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 10:16:21 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 231 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0x85000000-0x85ffffff) Micron_RAM	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 231 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 42 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 55 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 62 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 85 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
94 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram - C:\Temp\tmp\ps2_keyboard\system.mhs
line 128 - Copying cache implementation netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 158 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 169 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 209 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 221 - Copying cache implementation
netlist
IPNAME:ps2_keyboard INSTANCE:ps2_keyboard_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 234 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
94 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 194 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 194 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 194 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 16.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:UtilitiesC:240 - The message file
   "C:\Temp\tmp\ps2_keyboard\implementation/_xmsgs/map.xmsgs" is corrupt,
   therefore all message will be marked as new.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:94ac5d2f) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>   IOSTANDARD = LVCMOS33


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<28>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<30>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<31>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 109 IOs, 77 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:94ac5d2f) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:56331eaf) REAL time: 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.Trying to terminate Process...
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6f4982ad) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6f4982ad) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6f4982ad) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:f618cadf) REAL time: 17 secs 

Phase 8.5  Local Placement Optimization
Done!

********************************************************************************
At Local date and time: Tue Oct 09 10:17:55 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 231 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0x85000000-0x85ffffff) Micron_RAM	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 231 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 42 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 55 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 62 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 69 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 76 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 85 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
94 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 101 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
115 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram - C:\Temp\tmp\ps2_keyboard\system.mhs
line 128 - Copying cache implementation netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 158 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 169 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 209 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 221 - Copying cache implementation
netlist
IPNAME:ps2_keyboard INSTANCE:ps2_keyboard_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 234 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
94 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 194 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 194 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 194 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 15.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:94ac5d2f) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>   IOSTANDARD = LVCMOS33


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<28>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<30>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<31>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 109 IOs, 77 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:94ac5d2f) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:56331eaf) REAL time: 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6f4982ad) REAL time: 14 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6f4982ad) REAL time: 14 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6f4982ad) REAL time: 14 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:f618cadf) REAL time: 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:87711909) REAL time: 15 secs 

Phase 9.8  Global Placement
.........................
........................................
......................................................................
.......................................................................
....................................
Phase 9.8  Global Placement (Checksum:cede3108) REAL time: 32 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cede3108) REAL time: 32 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3148dad9) REAL time: 36 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3148dad9) REAL time: 36 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f42c8fea) REAL time: 36 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 36 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   71
Slice Logic Utilization:
  Number of Slice Registers:                 2,335 out of  18,224   12
    Number used as Flip Flops:               2,328
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,603 out of   9,112   28
    Number used as logic:                    2,384 out of   9,112   26
      Number using O6 output only:           1,758
      Number using O5 output only:              94
      Number using O5 and O6:                  532
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     58
      Number with same-slice register load:     48
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,142 out of   2,278   50
  Nummber of MUXCYs used:                      484 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,276
    Number with an unused Flip Flop:         1,148 out of   3,276   35
    Number with an unused LUT:                 673 out of   3,276   20
    Number of fully used LUT-FF pairs:       1,455 out of   3,276   44
    Number of unique control sets:             155
    Number of slice register sites lost
      to control set restrictions:             605 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     232   46
    Number of LOCed IOBs:                       77 out of     109   70
    IOB Flip Flops:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  466 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,335 out of  18,224   12
    Number used as Flip Flops:               2,328
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,603 out of   9,112   28
    Number used as logic:                    2,384 out of   9,112   26
      Number using O6 output only:           1,758
      Number using O5 output only:              94
      Number using O5 and O6:                  532
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     58
      Number with same-slice register load:     48
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,142 out of   2,278   50
  Nummber of MUXCYs used:                      484 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,276
    Number with an unused Flip Flop:         1,148 out of   3,276   35
    Number with an unused LUT:                 673 out of   3,276   20
    Number of fully used LUT-FF pairs:       1,455 out of   3,276   44
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       109 out of     232   46
    Number of LOCed IOBs:                       77 out of     109   70
    IOB Flip Flops:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17070 unrouted;      REAL time: 5 secs 

Phase  2  : 14217 unrouted;      REAL time: 6 secs 

Phase  3  : 5767 unrouted;      REAL time: 12 secs 

Phase  4  : 5767 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 
Total REAL time to Router completion: 19 secs 
Total CPU time to Router completion: 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  908 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.059     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  3.661     |  5.119      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.319ns|     8.681ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.276ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      4.341ns|            0|            0|            0|       291344|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.681ns|          N/A|            0|            0|       291344|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 20 secs 

Peak Memory Usage:  400 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 291344 paths, 0 nets, and 13819 connections

Design statistics:
   Minimum period:   8.681ns (Maximum frequency: 115.194MHz)


Analysis completed Tue Oct 09 10:20:13 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 09 10:20:18 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 09 10:20:29 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Assigned Driver generic 1.00.a for instance ps2_keyboard_0
ps2_keyboard_0 has been added to the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 10:33:59 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 226 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 226 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 54 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 67 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 74 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 81 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
127 - Copying cache implementation netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 161 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 172 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 204 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 216 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
106 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 189 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr - C:\Temp\tmp\ps2_keyboard\system.mhs line 88 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - C:\Temp\tmp\ps2_keyboard\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line 106 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_usb_epp - C:\Temp\tmp\ps2_keyboard\system.mhs line 140 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 189 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 229 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 189 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 50.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal ps2_keyboard_0_ext_kb_clk_pin connected to top level
   port ps2_keyboard_0_ext_kb_clk_pin has been removed.
WARNING:MapLib:701 - Signal ps2_keyboard_0_ext_kb_data_pin connected to top
   level port ps2_keyboard_0_ext_kb_data_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=M11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_31_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<31>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<31>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<31>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=N11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_30_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<30>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<30>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<30>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=R11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_28_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<28>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<28>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<28>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=T11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_27_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<27>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<27>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<27>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=U15) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_3_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<3>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<3>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<3>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=U16) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_0_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<0>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<0>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<0>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=V15) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_4_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<4>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<4>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<4>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=V16) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_1_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<1>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<1>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<1>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   8
Number of warnings :  31
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!

********************************************************************************
At Local date and time: Tue Oct 09 10:37:04 2012
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal ps2_keyboard_0_ext_kb_clk_pin connected to top level
   port ps2_keyboard_0_ext_kb_clk_pin has been removed.
WARNING:MapLib:701 - Signal ps2_keyboard_0_ext_kb_data_pin connected to top
   level port ps2_keyboard_0_ext_kb_data_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=M11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_31_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<31>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<31>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<31>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=N11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_30_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<30>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<30>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<30>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=R11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_28_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<28>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<28>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<28>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=T11) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "ps2_keyboard_0_ext_keys_pressed_pin_27_OBUF" (Output Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<27>)
   	PAD symbol "ps2_keyboard_0_ext_keys_pressed_pin<27>" (Pad Signal =
   ps2_keyboard_0_ext_keys_pressed_pin<27>)
   	PAD symbol "fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>" (Pad Signal =
   fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   4
Number of warnings :  31
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!

********************************************************************************
At Local date and time: Tue Oct 09 10:40:52 2012
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal ps2_keyboard_0_ext_kb_clk_pin connected to top level
   port ps2_keyboard_0_ext_kb_clk_pin has been removed.
WARNING:MapLib:701 - Signal ps2_keyboard_0_ext_kb_data_pin connected to top
   level port ps2_keyboard_0_ext_kb_data_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:255d7f67) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bits_GPIO_IO_O_pin<0>   IOSTANDARD = LVCMOS25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<28>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<30>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<31>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 111 IOs, 79 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:255d7f67) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:532e9e1f) REAL time: 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b0f41105) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b0f41105) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b0f41105) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:453c4121) REAL time: 17 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:df441412) REAL time: 17 secs 

Phase 9.8  Global Placement
................................
.....................................
..................................................................................................................................................
....................................................................................................................................
......................................
Phase 9.8  Global Placement (Checksum:9927468a) REAL time: 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9927468a) REAL time: 39 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1d298385) REAL time: 44 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1d298385) REAL time: 44 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:a5340b91) REAL time: 45 secs 

Total REAL time to Placer completion: 45 secs 
Total CPU  time to Placer completion: 44 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   54
Slice Logic Utilization:
  Number of Slice Registers:                 2,519 out of  18,224   13
    Number used as Flip Flops:               2,512
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,329 out of   9,112   36
    Number used as logic:                    3,110 out of   9,112   34
      Number using O6 output only:           2,405
      Number using O5 output only:             132
      Number using O5 and O6:                  573
      Number used as ROM:                        0
    Number used as Memory:                     145 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            81
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 58
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:     62
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,206 out of   2,278   52
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,751
    Number with an unused Flip Flop:         1,499 out of   3,751   39
    Number with an unused LUT:                 422 out of   3,751   11
    Number of fully used LUT-FF pairs:       1,830 out of   3,751   48
    Number of unique control sets:             150
    Number of slice register sites lost
      to control set restrictions:             589 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       111 out of     232   47
    Number of LOCed IOBs:                       79 out of     111   71
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     248    4
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  479 MB
Total REAL time to MAP completion:  48 secs 
Total CPU time to MAP completion:   47 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,519 out of  18,224   13
    Number used as Flip Flops:               2,512
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,329 out of   9,112   36
    Number used as logic:                    3,110 out of   9,112   34
      Number using O6 output only:           2,405
      Number using O5 output only:             132
      Number using O5 and O6:                  573
      Number used as ROM:                        0
    Number used as Memory:                     145 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            81
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 58
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:     62
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,206 out of   2,278   52
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,751
    Number with an unused Flip Flop:         1,499 out of   3,751   39
    Number with an unused LUT:                 422 out of   3,751   11
    Number of fully used LUT-FF pairs:       1,830 out of   3,751   48
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       111 out of     232   47
    Number of LOCed IOBs:                       79 out of     111   71
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     248    4
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20629 unrouted;      REAL time: 7 secs 

Phase  2  : 18010 unrouted;      REAL time: 8 secs 

Phase  3  : 8311 unrouted;      REAL time: 14 secs 

Phase  4  : 8311 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 
Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  879 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Digilent_Usb_ |              |      |      |            |             |
| Epp_IFCLK_pin_BUFGP |  BUFGMUX_X2Y9| No   |   39 |  0.495     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.061     |  0.907      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.212     |  3.634      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.459ns|     8.541ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.255ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      4.271ns|            0|            0|            0|       316714|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.541ns|          N/A|            0|            0|       316714|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  401 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 316714 paths, 0 nets, and 16688 connections

Design statistics:
   Minimum period:   8.541ns (Maximum frequency: 117.082MHz)


Analysis completed Tue Oct 09 10:42:39 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 09 10:42:44 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 19 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 09 10:42:57 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 11:17:06 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 
ERROR:EDK:3900 - issued from TCL procedure "check_error" line 10
   C_MASK (IPNAME:lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr) - The DLMB address
   range (0x0 - 0x7FFF) overlaps with the Dcache address range (0x0 -
   0x3FFFFFFF). This means that an address decode mask can not be assigned to
   the DLMB peripheral. Please modify the Dcache address range to remove the
   overlap. 
ERROR:EDK:4114 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - error
   computing override value for C_MASK using tcl -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
ERROR:EDK:3900 - issued from TCL procedure "check_error" line 10
   C_MASK (IPNAME:lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr) - The ILMB address
   range (0x0 - 0x1FFF) overlaps with the Icache address range (0x0 -
   0x3FFFFFFF). This means that an address decode mask can not be assigned to
   the ILMB peripheral. Please modify the Icache address range to remove the
   overlap. 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ERROR:EDK:4114 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - error
   computing override value for C_MASK using tcl -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/system.xml] Fel 64
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 11:18:54 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 
ERROR:EDK:3900 - issued from TCL procedure "check_error" line 10
   C_MASK (IPNAME:lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr) - The DLMB address
   range (0x0 - 0x7FFF) overlaps with the Dcache address range (0x0 -
   0x3FFFFFFF). This means that an address decode mask can not be assigned to
   the DLMB peripheral. Please modify the Dcache address range to remove the
   overlap. 
ERROR:EDK:4114 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - error
   computing override value for C_MASK using tcl -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ERROR:EDK:3900 - issued from TCL procedure "check_error" line 10
   C_MASK (IPNAME:lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr) - The ILMB address
   range (0x0 - 0x7FFF) overlaps with the Icache address range (0x0 -
   0x3FFFFFFF). This means that an address decode mask can not be assigned to
   the ILMB peripheral. Please modify the Icache address range to remove the
   overlap. 
ERROR:EDK:4114 - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - error
   computing override value for C_MASK using tcl -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/system.xml] Fel 64
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 11:20:08 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Overriding system level properties...
ERROR:EDK:3900 - issued from TCL procedure "check_error" line 10
   C_MASK (IPNAME:lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr) - The DLMB address
   range (0x0 - 0x1FFF) overlaps with the Dcache address range (0x0 -
   0x3FFFFFFF). This means that an address decode mask can not be assigned to
   the DLMB peripheral. Please modify the Dcache address range to remove the
   overlap. 
ERROR:EDK:4114 - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - error
   computing override value for C_MASK using tcl -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
Trying to terminate Process...
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Assigned Driver generic 1.00.a for instance ps2_keyboard_0
ps2_keyboard_0 has been added to the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 11:24:27 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 55 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 114 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
141 - Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:digilent_usb_epp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 154 - Copying cache implementation
netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 175 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 186 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 218 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 230 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
107 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 68 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - C:\Temp\tmp\ps2_keyboard\system.mhs line 89 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - C:\Temp\tmp\ps2_keyboard\system.mhs line 98 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line 107 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line 128 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 243 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dip_switches_8bits_wrapper.ngc".
..
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB16BWER" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as
   their packing might not have been completed.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  29
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Oct 09 12:32:47 2012
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dip_switches_8bits_wrapper.ngc".
..
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB16BWER" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as
   their packing might not have been completed.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  29
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr

********************************************************************************
At Local date and time: Tue Oct 09 12:34:46 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84410000-0x84410003) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 25 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_01_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 55 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 68 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 114 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
C:\Temp\tmp\ps2_keyboard\system.mhs line 128 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
141 - Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:digilent_usb_epp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 154 - Copying cache implementation
netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 175 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 186 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 218 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 230 - Copying cache implementation
netlist
IPNAME:ps2_keyboard INSTANCE:ps2_keyboard_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 243 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
107 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr - C:\Temp\tmp\ps2_keyboard\system.mhs line 89 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - C:\Temp\tmp\ps2_keyboard\system.mhs line 98 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line 107 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 31.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dip_switches_8bits_wrapper.ngc".
..
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:22fcfa31) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<28>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<30>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<31>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 121 IOs, 89 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:22fcfa31) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b09b2561) REAL time: 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:abb5d69a) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:abb5d69a) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:abb5d69a) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:2a2da6e2) REAL time: 17 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9f28dd81) REAL time: 17 secs 

Phase 9.8  Global Placement
..........................
...................................................................
.............................................................................................
.......................................................................................
....................................
Phase 9.8  Global Placement (Checksum:5675949d) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5675949d) REAL time: 39 secs 

Phase 11.18  Placement Optimization
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
Phase 11.18  Placement Optimization (Checksum:27ee7030) REAL time: 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:27ee7030) REAL time: 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f01f1d44) REAL time: 45 secs 

Total REAL time to Placer completion: 45 secs 
Total CPU  time to Placer completion: 45 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 2,684 out of  18,224   14
    Number used as Flip Flops:               2,677
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,419 out of   9,112   37
    Number used as logic:                    3,198 out of   9,112   35
      Number using O6 output only:           2,462
      Number using O5 output only:             132
      Number using O5 and O6:                  604
      Number used as ROM:                        0
    Number used as Memory:                     149 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            85
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:     72
      Number with same-slice register load:     58
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,362 out of   2,278   59
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,978
    Number with an unused Flip Flop:         1,565 out of   3,978   39
    Number with an unused LUT:                 559 out of   3,978   14
    Number of fully used LUT-FF pairs:       1,854 out of   3,978   46
    Number of unique control sets:             161
    Number of slice register sites lost
      to control set restrictions:             624 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       121 out of     232   52
    Number of LOCed IOBs:                       89 out of     121   73
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        18 out of      32   56
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     248    4
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  485 MB
Total REAL time to MAP completion:  48 secs 
Total CPU time to MAP completion:   48 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,684 out of  18,224   14
    Number used as Flip Flops:               2,677
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,419 out of   9,112   37
    Number used as logic:                    3,198 out of   9,112   35
      Number using O6 output only:           2,462
      Number using O5 output only:             132
      Number using O5 and O6:                  604
      Number used as ROM:                        0
    Number used as Memory:                     149 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            85
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:     72
      Number with same-slice register load:     58
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,362 out of   2,278   59
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,978
    Number with an unused Flip Flop:         1,565 out of   3,978   39
    Number with an unused LUT:                 559 out of   3,978   14
    Number of fully used LUT-FF pairs:       1,854 out of   3,978   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       121 out of     232   52
    Number of LOCed IOBs:                       89 out of     121   73
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        18 out of      32   56
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     248    4
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 22767 unrouted;      REAL time: 6 secs 

Phase  2  : 19034 unrouted;      REAL time: 6 secs 

Phase  3  : 8323 unrouted;      REAL time: 13 secs 

Phase  4  : 8323 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  975 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Digilent_Usb_ |              |      |      |            |             |
| Epp_IFCLK_pin_BUFGP |  BUFGMUX_X2Y9| No   |   40 |  0.536     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.065     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.992     |  4.181      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.006ns|     8.994ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.255ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      4.497ns|            0|            0|            0|       375720|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.994ns|          N/A|            0|            0|       375720|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  412 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 375720 paths, 0 nets, and 17771 connections

Design statistics:
   Minimum period:   8.994ns (Maximum frequency: 111.185MHz)


Analysis completed Tue Oct 09 12:37:33 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 09 12:37:38 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 19 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 09 12:37:51 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84418000-0x84418003) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
Generated Addresses Successfully
ERROR:EDK:4055 - INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0x84418000-0x84427fff -  For the memory size of 0x00010000, the least significant 16-bits of BASEADDR must be '0'. BASEADDR must align on a 2^N boundary! - C:\Temp\tmp\ps2_keyboard\system.mhs line 243 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcb600000-0xcb60ffff) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
Generated Addresses Successfully
ps2_keyboard_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance ps2_keyboard_0
ps2_keyboard_0 has been added to the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x0000003f - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x0000003f - address space overlap!
ERROR:EDK:4056 - INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x0000003f and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x0000003f and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84418000-0x8441803f) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84418000-0x8441803f) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
Generated Addresses Successfully
Assigned Driver ps2 2.00.a for instance xps_ps2_0
xps_ps2_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 13:54:35 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84418000-0x8441803f) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 28 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 55 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 68 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 89 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 98 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
107 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 114 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
C:\Temp\tmp\ps2_keyboard\system.mhs line 128 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
141 - Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:digilent_usb_epp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 154 - Copying cache implementation
netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 175 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 186 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 218 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 230 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
107 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 243 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 23.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dip_switches_8bits_wrapper.ngc".
..
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1278edc) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<28>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<30>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<31>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 121 IOs, 89 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:1278edc) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d25b9704) REAL time: 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6d350860) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6d350860) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6d350860) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:5adb4abc) REAL time: 17 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b5b7a066) REAL time: 18 secs 

Phase 9.8  Global Placement
.........................
.............................................................
..............................................................................
.....................................................................................
....................
Phase 9.8  Global Placement (Checksum:846b22a0) REAL time: 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:846b22a0) REAL time: 41 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:643f5ce7) REAL time: 47 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:643f5ce7) REAL time: 47 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bffbc934) REAL time: 47 secs 

Total REAL time to Placer completion: 47 secs 
Total CPU  time to Placer completion: 47 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 2,680 out of  18,224   14
    Number used as Flip Flops:               2,673
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,410 out of   9,112   37
    Number used as logic:                    3,199 out of   9,112   35
      Number using O6 output only:           2,463
      Number using O5 output only:             132
      Number using O5 and O6:                  604
      Number used as ROM:                        0
    Number used as Memory:                     149 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            85
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:     62
      Number with same-slice register load:     48
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,336 out of   2,278   58
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,974
    Number with an unused Flip Flop:         1,554 out of   3,974   39
    Number with an unused LUT:                 564 out of   3,974   14
    Number of fully used LUT-FF pairs:       1,856 out of   3,974   46
    Number of unique control sets:             161
    Number of slice register sites lost
      to control set restrictions:             620 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       121 out of     232   52
    Number of LOCed IOBs:                       89 out of     121   73
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        18 out of      32   56
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     248    4
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  486 MB
Total REAL time to MAP completion:  50 secs 
Total CPU time to MAP completion:   50 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,680 out of  18,224   14
    Number used as Flip Flops:               2,673
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,410 out of   9,112   37
    Number used as logic:                    3,199 out of   9,112   35
      Number using O6 output only:           2,463
      Number using O5 output only:             132
      Number using O5 and O6:                  604
      Number used as ROM:                        0
    Number used as Memory:                     149 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            85
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:     62
      Number with same-slice register load:     48
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,336 out of   2,278   58
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,974
    Number with an unused Flip Flop:         1,554 out of   3,974   39
    Number with an unused LUT:                 564 out of   3,974   14
    Number of fully used LUT-FF pairs:       1,856 out of   3,974   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       121 out of     232   52
    Number of LOCed IOBs:                       89 out of     121   73
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        18 out of      32   56
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  12 out of     248    4
    Number used as ILOGIC2s:                    12
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 22747 unrouted;      REAL time: 7 secs 

Phase  2  : 19019 unrouted;      REAL time: 8 secs 

Phase  3  : 8420 unrouted;      REAL time: 16 secs 

Phase  4  : 8420 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 
Total REAL time to Router completion: 25 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  970 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Digilent_Usb_ |              |      |      |            |             |
| Epp_IFCLK_pin_BUFGP |  BUFGMUX_X2Y9| No   |   40 |  0.524     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.055     |  0.906      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   18 |  1.807     |  3.280      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     9.656ns|    10.344ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.313ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      5.172ns|            0|            0|            0|       375753|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.344ns|          N/A|            0|            0|       375753|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 28 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  412 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 375753 paths, 0 nets, and 17771 connections

Design statistics:
   Minimum period:  10.344ns (Maximum frequency:  96.674MHz)


Analysis completed Tue Oct 09 13:57:20 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 09 13:57:25 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 19 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 09 13:57:38 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
ERROR:EDK:4055 - INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0x84418000-0x84427fff -  For the memory size of 0x00010000, the least significant 16-bits of BASEADDR must be '0'. BASEADDR must align on a 2^N boundary! - C:\Temp\tmp\ps2_keyboard\system.mhs line 243 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcb600000-0xcb60ffff) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Oct 09 14:00:28 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcb600000-0xcb60ffff) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 28 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 55 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Temp\tmp\ps2_keyboard\system.mhs line 68 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Temp\tmp\ps2_keyboard\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 89 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Temp\tmp\ps2_keyboard\system.mhs line 98 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
107 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 114 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
C:\Temp\tmp\ps2_keyboard\system.mhs line 128 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - C:\Temp\tmp\ps2_keyboard\system.mhs line
141 - Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:digilent_usb_epp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 154 - Copying cache implementation
netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Temp\tmp\ps2_keyboard\system.mhs line 175 - Copying cache implementation
netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 - C:\Temp\tmp\ps2_keyboard\system.mhs
line 186 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 218 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 230 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
107 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 243 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Temp/tmp/ps2_keyboard/implementation/clock_generator_0_wrapper/system_clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 22.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Temp/tmp/ps2_keyboard/implementation/fpga.flw 
Using Option File(s): 
 C:/Temp/tmp/ps2_keyboard/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Temp/tmp/ps2_keyboard/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/Temp/tmp/ps2_keyboard/implementation/system.ngc" ...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dip_switches_8bits_wrapper.ngc".
..
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_usb_epp_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_clock_generator_0_wrapper.ngc"..
.
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_leds_8bits_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_digilent_sevseg_disp_wrapper.ngc
"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_ps2_keyboard_0_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Temp/tmp/ps2_keyboard/implementation/system_mem_bus_mux_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<0> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<1> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<2> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<3> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<4> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<5> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<6> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<7> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<8> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<9> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<10> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<11> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<12> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<13> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<13> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<14> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<14> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_DQ_pin<15> connected to top
   level port fpga_0_mem_bus_mux_0_DQ_pin<15> has been removed.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_clk_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network ps2_keyboard_0_ext_kb_data_pin is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3cc6bfa6) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<8>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<9>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<10>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<19>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<20>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<21>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<22>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<23>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<24>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<25>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<26>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<27>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<28>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<30>   IOSTANDARD = LVCMOS33
   	 Comp: ps2_keyboard_0_ext_keys_pressed_pin<31>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 121 IOs, 89 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:3cc6bfa6) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2eab27e6) REAL time: 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a28afc39) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a28afc39) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a28afc39) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:119226fd) REAL time: 17 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:413ae1a5) REAL time: 17 secs 

Phase 9.8  Global Placement
............................
........................................................................
...........................................................................................................................
............................................................................................................
....................
Phase 9.8  Global Placement (Checksum:52c1cf48) REAL time: 40 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:52c1cf48) REAL time: 40 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7949256f) REAL time: 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7949256f) REAL time: 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1392379d) REAL time: 45 secs 

Total REAL time to Placer completion: 46 secs 
Total CPU  time to Placer completion: 45 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   68
Slice Logic Utilization:
  Number of Slice Registers:                 2,636 out of  18,224   14
    Number used as Flip Flops:               2,629
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,388 out of   9,112   37
    Number used as logic:                    3,172 out of   9,112   34
      Number using O6 output only:           2,444
      Number using O5 output only:             131
      Number using O5 and O6:                  597
      Number used as ROM:                        0
    Number used as Memory:                     149 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            85
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:     67
      Number with same-slice register load:     55
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,353 out of   2,278   59
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,936
    Number with an unused Flip Flop:         1,557 out of   3,936   39
    Number with an unused LUT:                 548 out of   3,936   13
    Number of fully used LUT-FF pairs:       1,831 out of   3,936   46
    Number of unique control sets:             159
    Number of slice register sites lost
      to control set restrictions:             616 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       121 out of     232   52
    Number of LOCed IOBs:                       89 out of     121   73
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                        18 out of      32   56
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     248    4
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.03

Peak Memory Usage:  484 MB
Total REAL time to MAP completion:  49 secs 
Total CPU time to MAP completion:   48 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,636 out of  18,224   14
    Number used as Flip Flops:               2,629
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,388 out of   9,112   37
    Number used as logic:                    3,172 out of   9,112   34
      Number using O6 output only:           2,444
      Number using O5 output only:             131
      Number using O5 and O6:                  597
      Number used as ROM:                        0
    Number used as Memory:                     149 out of   2,176    6
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            85
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:     67
      Number with same-slice register load:     55
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,353 out of   2,278   59
  Nummber of MUXCYs used:                      464 out of   4,556   10
  Number of LUT Flip Flop pairs used:        3,936
    Number with an unused Flip Flop:         1,557 out of   3,936   39
    Number with an unused LUT:                 548 out of   3,936   13
    Number of fully used LUT-FF pairs:       1,831 out of   3,936   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       121 out of     232   52
    Number of LOCed IOBs:                       89 out of     121   73
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of RAMB16BWERs:                        18 out of      32   56
  Number of RAMB8BWERs:                          1 out of      64    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  10 out of     248    4
    Number used as ILOGIC2s:                    10
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     248    3
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 22577 unrouted;      REAL time: 7 secs 

Phase  2  : 18873 unrouted;      REAL time: 8 secs 

Phase  3  : 8191 unrouted;      REAL time: 16 secs 

Phase  4  : 8191 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 
Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  964 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Digilent_Usb_ |              |      |      |            |             |
| Epp_IFCLK_pin_BUFGP |  BUFGMUX_X2Y9| No   |   39 |  0.531     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   61 |  0.059     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  3.066     |  4.571      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    10.902ns|     9.098ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.195ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      4.549ns|            0|            0|            0|       375392|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.098ns|          N/A|            0|            0|       375392|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  412 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 375392 paths, 0 nets, and 17617 connections

Design statistics:
   Minimum period:   9.098ns (Maximum frequency: 109.914MHz)


Analysis completed Tue Oct 09 14:03:09 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 09 14:03:14 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 19 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 09 14:03:27 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Oct 09 14:07:14 2012
 make -f system.make exporttosdk started...
make: Inget behver gras fr "exporttosdk".
Done!

********************************************************************************
At Local date and time: Tue Oct 09 14:07:14 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Oct 09 14:32:48 2012
 make -f system.make exporttosdk started...
make: Inget behver gras fr "exporttosdk".
Done!

********************************************************************************
At Local date and time: Tue Oct 09 14:32:49 2012
 xsdk.exe -hwspec C:\Temp\tmp\ps2_keyboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui

********************************************************************************
At Local date and time: Tue Oct 09 14:36:57 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_digilent_usb_epp_wrapper.ngc implementation/system_digilent_sevseg_disp_wrapper.ngc implementation/system_mem_bus_mux_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ps2_keyboard_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui

********************************************************************************
At Local date and time: Tue Oct 09 14:38:21 2012
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcb600000-0xcb60ffff) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 28 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 240 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
107 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 203 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Temp\tmp\ps2_keyboard\system.mhs line 55 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Trying to terminate Process...
Done!
ps2_keyboard_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance ps2_keyboard_0
ps2_keyboard_0 has been added to the project
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ps2_keyboard_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ps2_keyboard_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcb600000-0xcb60ffff) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
Generated Addresses Successfully
Assigned Driver ps2 2.00.a for instance xps_ps2_0
xps_ps2_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ps2, INSTANCE: xps_ps2_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 14:48:14 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: ps2_keyboard_0_ext_keys_pressed_pin, CONNECTOR:
   net_ps2_keyboard_0_ext_keys_pressed_pin - No driver found. Port will be
   driven to GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 52 
WARNING:EDK:4180 - PORT: ps2_keyboard_0_ext_sync_kb_clk_out_pin, CONNECTOR:
   net_ps2_keyboard_0_ext_sync_kb_clk_out_pin - No driver found. Port will be
   driven to GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 53 
WARNING:EDK:4180 - PORT: ps2_keyboard_0_ext_sync_kb_data_out_pin, CONNECTOR:
   net_ps2_keyboard_0_ext_sync_kb_data_out_pin - No driver found. Port will be
   driven to GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 54 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 242 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcb600000-0xcb60ffff) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 28 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ps2_keyboard_0_ext_keys_pressed_pin, CONNECTOR:
   net_ps2_keyboard_0_ext_keys_pressed_pin - No driver found. Port will be
   driven to GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 52 
WARNING:EDK:4180 - PORT: ps2_keyboard_0_ext_sync_kb_clk_out_pin, CONNECTOR:
   net_ps2_keyboard_0_ext_sync_kb_clk_out_pin - No driver found. Port will be
   driven to GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 53 
WARNING:EDK:4180 - PORT: ps2_keyboard_0_ext_sync_kb_data_out_pin, CONNECTOR:
   net_ps2_keyboard_0_ext_sync_kb_data_out_pin - No driver found. Port will be
   driven to GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 54 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 242 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
109 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 205 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4073 - INSTANCE: ps2_keyboard_0, PORT: ext_kb_data_I, CONNECTOR:
   net_ps2_keyboard_0_ext_kb_data_pin_I - 32 bit-width connector assigned to 1
   bit-width port - C:\Temp\tmp\ps2_keyboard\system.mhs line 245 
ERROR:EDK:4073 - INSTANCE: ps2_keyboard_0, PORT: ext_kb_data_O, CONNECTOR:
   net_ps2_keyboard_0_ext_kb_data_pin_O - 32 bit-width connector assigned to 1
   bit-width port - C:\Temp\tmp\ps2_keyboard\system.mhs line 245 
ERROR:EDK:4073 - INSTANCE: ps2_keyboard_0, PORT: ext_kb_data_T, CONNECTOR:
   net_ps2_keyboard_0_ext_kb_data_pin_T - 32 bit-width connector assigned to 1
   bit-width port - C:\Temp\tmp\ps2_keyboard\system.mhs line 245 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!
The project's MHS file has changed on disk.
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_sync_kb_clk_out not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 256 
ERROR:EDK:4085 - IPNAME: ps2_keyboard, INSTANCE: ps2_keyboard_0 - PORT ext_sync_kb_data_out not found in the MPD - C:\Temp\tmp\ps2_keyboard\system.mhs line 257 
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.filters
Done writing Tab View settings to:
	C:\Temp\tmp\ps2_keyboard\etc\system.gui
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Oct 09 14:54:17 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4180 - PORT: ps2_keyboard_0_ext_keys_pressed_pin, CONNECTOR:
   net_ps2_keyboard_0_ext_keys_pressed_pin - No driver found. Port will be
   driven to GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 52 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 242 

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Digilent_Usb_Epp.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ps2_keyboard_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_PLB_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/Temp/tmp/ps2_keyboard/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcb600000-0xcb60ffff) ps2_keyboard_0	mb_plb
  (0xcbc00000-0xcbc0ffff) Digilent_Usb_Epp	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 38 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: d_usb_epp_dstm, INSTANCE:Digilent_Usb_Epp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\d_usb_epp_dstm_v1_00
   _a\data\d_usb_epp_dstm_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\
   data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 26 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: ps2_keyboard, INSTANCE:ps2_keyboard_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Temp\tmp\ps2_keyboard\pcores\ps2_keyboard_v1_00_a\data\ps2_keyboard_v2_1_0
   .mpd line 28 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 7 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ps2_keyboard_0_ext_keys_pressed_pin, CONNECTOR:
   net_ps2_keyboard_0_ext_keys_pressed_pin - No driver found. Port will be
   driven to GND - C:\Temp\tmp\ps2_keyboard\system.mhs line 52 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Temp\tmp\ps2_keyboard\system.mhs line 242 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Temp\tmp\ps2_keyboard\system.mhs line
109 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Temp\tmp\ps2_keyboard\system.mhs line 205 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4073 - INSTANCE: ps2_keyboard_0, PORT: ext_kb_data_I, CONNECTOR:
   net_ps2_keyboard_0_ext_kb_data_pin_I - 32 bit-width connector assigned to 1
   bit-width port - C:\Temp\tmp\ps2_keyboard\system.mhs line 245 
ERROR:EDK:4073 - INSTANCE: ps2_keyboard_0, PORT: ext_kb_data_O, CONNECTOR:
   net_ps2_keyboard_0_ext_kb_data_pin_O - 32 bit-width connector assigned to 1
   bit-width port - C:\Temp\tmp\ps2_keyboard\system.mhs line 245 
ERROR:EDK:4073 - INSTANCE: ps2_keyboard_0, PORT: ext_kb_data_T, CONNECTOR:
   net_ps2_keyboard_0_ext_kb_data_pin_T - 32 bit-width connector assigned to 1
   bit-width port - C:\Temp\tmp\ps2_keyboard\system.mhs line 245 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!

********************************************************************************
At Local date and time: Tue Oct 09 15:00:58 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_digilent_usb_epp_wrapper.ngc implementation/system_digilent_sevseg_disp_wrapper.ngc implementation/system_mem_bus_mux_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ps2_keyboard_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Oct 09 15:01:02 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Tue Oct 09 15:01:05 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_digilent_usb_epp_wrapper.ngc implementation/system_digilent_sevseg_disp_wrapper.ngc implementation/system_mem_bus_mux_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ps2_keyboard_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!
