<stg><name>seedInitialization</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0 %store_ln616 = store i32 69072, i32 0

]]></Node>
<StgValue><ssdm name="store_ln616"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:1 %store_ln617 = store i32 69072, i32 0

]]></Node>
<StgValue><ssdm name="store_ln617"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:2 %call_ln0 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:2 %call_ln0 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="10" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:3 %rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i32 0

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:5 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i32 0

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:7 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load_1"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i32 198

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="14" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:3 %rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i32 0

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:4 %store_ln632 = store i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:5 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i32 0

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:6 %store_ln633 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:7 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load_1"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:8 %store_ln634 = store i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_1, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V

]]></Node>
<StgValue><ssdm name="store_ln634"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i32 198

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:10 %store_ln635 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V

]]></Node>
<StgValue><ssdm name="store_ln635"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
codeRepl:11 %store_ln636 = store i10 0, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="store_ln636"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
codeRepl:12 %ret_ln637 = ret

]]></Node>
<StgValue><ssdm name="ret_ln637"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
