INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/Single_Cyc_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cyc_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/SoC_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/SoC_mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/decode_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/execute_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_done_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_done_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_err_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_err_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/fetch_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/halt_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halt_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_control
INFO: [VRFC 10-311] analyzing module decode_stage_hazard_decoder
INFO: [VRFC 10-311] analyzing module execute_stage_hazard_decoder
INFO: [VRFC 10-311] analyzing module memory_stage_hazard_decoder
INFO: [VRFC 10-311] analyzing module register_writeback_stage_hazard_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/hazard_control_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_control_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/memory_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/pipelines.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_register
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/regdff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regdff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/register_writeback_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_writeback_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lehat/OneDrive/Desktop/Project_Lab8_Testp2/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sim_1/new/tb_Single_Cyc_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Single_Cyc_SoC
