# Specify Global Variables
clockPeriod: &CLK_PERIOD "1000.0ns"
clockPeriodby5: &CLK_PERIOD_BY_5 "200" # used for pin delays, update accordingly
verilogSrc: &VERILOG_SRC
  # - "/home/ff/eecs151/verilog_lib/EECS151.v"
  # - "/home/ff/eecs151/verilog_lib/SRAM.v"
  # - "src/ALUdec.v"
  # - "src/ALU.v"
  # - "src/Cache.v"
  # - "src/Memory151.v"
  # - "src/Riscv151.v"
  # - "src/riscv_arbiter.v"
  # - "src/riscv_top.v"
  # Add more source files here if you need
  - "src/BranchPredictor.v"
  - "src/BranchChecker.v"
  - "src/Flusher.v" 
  - "src/PCSel.v"
  
  - "src/AFwd.v"
  - "src/BFwd.v"
  - "src/ImmGen.v"
  - "src/RegFileArray.v"
  - "src/StageFD.v"

  - "src/AddrFwd.v"
  - "src/ALU.v"
  - "src/ALUdec.v"
  - "src/ASel.v"
  - "src/BranchAFwd.v"
  - "src/BranchBFwd.v"
  - "src/BranchComp.v"
  - "src/BrUn.v"
  - "src/BSel.v"
  - "src/DataFwd.v"
  - "src/StageX.v"
  - "src/StoreFormatter.v"

  - "src/LdSel.v"
  - "src/LoadExtender.v"
  - "src/MemRW.v"
  - "src/StageM.v"

  - "src/CSRSel.v"
  - "src/RegWEn.v"
  - "src/StageW.v"
  - "src/WBSel.v"
  
  - "src/Riscv151.v"
  #- "src/Riscv151-nocache.v"
  - "src/Memory151.v"
  - "src/ExtMemModel.v"
  #- "src/no_cache_mem.v"
  - "src/Cache.v"
  - "src/riscv_top.v"
  - "src/riscv_arbiter.v"
  # - "src/riscv_test_harness.v"
  # - "src/Riscv151_testbench.v"

  - "/home/ff/eecs151/verilog_lib/EECS151.v"
  - "/home/ff/eecs151/verilog_lib/SRAM.v"

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: *CLK_PERIOD, uncertainty: "0.1ns"}
]

# Input delays match INPUT_DELAY parameter in riscv_test_harness.v
vlsi.inputs.delays: [
  {name: "mem*", clock: "clk", direction: "input", delay: *CLK_PERIOD_BY_5}
]

# Synthesis Constraints
synthesis.inputs:
  top_module: "riscv_top"
  input_files: *VERILOG_SRC
