<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml logipi_test.twx logipi_test.ncd -o logipi_test.twr
logipi_test.pcf

</twCmdLine><twDesign>logipi_test.ncd</twDesign><twDesignPath>logipi_test.ncd</twDesignPath><twPCF>logipi_test.pcf</twPCF><twPcfPath>logipi_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="7.010" period="10.000" constraintValue="10.000" deviceLimit="2.990" freqLimit="334.448" physResource="pll0/dcm_sp_inst/CLK2X" logResource="pll0/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="pll0/clk2x"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pll0/dcm_sp_inst/CLKIN" logResource="pll0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pll0/dcm_sp_inst/CLKIN" logResource="pll0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll0/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>1463</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>239</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.975</twMinPer></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_6 (SLICE_X15Y40.C6), 31 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.025</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_11</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_6</twDest><twTotPathDel>8.915</twTotPathDel><twClkSkew dest = "0.283" src = "0.308">0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_11</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;6&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;6&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123</twBEL><twBEL>mem_interface0/data_out_sr_6</twBEL></twPathDel><twLogDel>2.164</twLogDel><twRouteDel>6.751</twRouteDel><twTotDel>8.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.485</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_10</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_6</twDest><twTotPathDel>8.455</twTotPathDel><twClkSkew dest = "0.283" src = "0.308">0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_10</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;6&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;6&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123</twBEL><twBEL>mem_interface0/data_out_sr_6</twBEL></twPathDel><twLogDel>2.164</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>8.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.493</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_14</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_6</twDest><twTotPathDel>8.445</twTotPathDel><twClkSkew dest = "0.283" src = "0.310">0.027</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_14</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y44.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;6&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;6&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123</twBEL><twBEL>mem_interface0/data_out_sr_6</twBEL></twPathDel><twLogDel>2.157</twLogDel><twRouteDel>6.288</twRouteDel><twTotDel>8.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_15 (SLICE_X9Y45.A5), 31 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.087</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_11</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_15</twDest><twTotPathDel>8.885</twTotPathDel><twClkSkew dest = "0.627" src = "0.620">-0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_11</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.665</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT63</twBEL><twBEL>mem_interface0/data_out_sr_15</twBEL></twPathDel><twLogDel>2.188</twLogDel><twRouteDel>6.697</twRouteDel><twTotDel>8.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.547</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_10</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_15</twDest><twTotPathDel>8.425</twTotPathDel><twClkSkew dest = "0.627" src = "0.620">-0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_10</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.665</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT63</twBEL><twBEL>mem_interface0/data_out_sr_15</twBEL></twPathDel><twLogDel>2.188</twLogDel><twRouteDel>6.237</twRouteDel><twTotDel>8.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.555</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_14</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_15</twDest><twTotPathDel>8.415</twTotPathDel><twClkSkew dest = "0.627" src = "0.622">-0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_14</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y44.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.C3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.665</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT6</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT63</twBEL><twBEL>mem_interface0/data_out_sr_15</twBEL></twPathDel><twLogDel>2.181</twLogDel><twRouteDel>6.234</twRouteDel><twTotDel>8.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_1 (SLICE_X17Y37.A5), 31 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.377</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_11</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_1</twDest><twTotPathDel>8.568</twTotPathDel><twClkSkew dest = "0.288" src = "0.308">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_11</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT72</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT73</twBEL><twBEL>mem_interface0/data_out_sr_1</twBEL></twPathDel><twLogDel>2.164</twLogDel><twRouteDel>6.404</twRouteDel><twTotDel>8.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.837</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_10</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_1</twDest><twTotPathDel>8.108</twTotPathDel><twClkSkew dest = "0.288" src = "0.308">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_10</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT72</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT73</twBEL><twBEL>mem_interface0/data_out_sr_1</twBEL></twPathDel><twLogDel>2.164</twLogDel><twRouteDel>5.944</twRouteDel><twTotDel>8.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.845</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_14</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_1</twDest><twTotPathDel>8.098</twTotPathDel><twClkSkew dest = "0.288" src = "0.310">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_14</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y44.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N532</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;5&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reg0/reg_in_d_8&lt;3&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT72</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;2&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT73</twBEL><twBEL>mem_interface0/data_out_sr_1</twBEL></twPathDel><twLogDel>2.157</twLogDel><twRouteDel>5.941</twRouteDel><twTotDel>8.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/bit_count_2 (SLICE_X22Y39.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">mem_interface0/bit_count_1</twSrc><twDest BELType="FF">mem_interface0/bit_count_2</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_1</twSrc><twDest BELType='FF'>mem_interface0/bit_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/Mcount_bit_count_xor&lt;2&gt;11</twBEL><twBEL>mem_interface0/bit_count_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_11 (SLICE_X14Y43.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_10</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_11</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_10</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>mem_interface0/data_in_sr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_11</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_latched_11 (SLICE_X15Y43.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_10</twSrc><twDest BELType="FF">mem_interface0/data_in_latched_11</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew dest = "0.039" src = "0.037">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_10</twSrc><twDest BELType='FF'>mem_interface0/data_in_latched_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>mem_interface0/data_in_sr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_latched&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_latched_11</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="SYS_SPI_SCK_BUFGP/BUFG/I0" logResource="SYS_SPI_SCK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="SYS_SPI_SCK_BUFGP/IBUFG"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/data_in_sr&lt;14&gt;/CLK" logResource="mem_interface0/data_in_sr_12/CK" locationPin="SLICE_X8Y38.CLK" clockNet="SYS_SPI_SCK_BUFGP"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="mem_interface0/data_in_sr&lt;14&gt;/SR" logResource="mem_interface0/data_in_sr_12/SR" locationPin="SLICE_X8Y38.SR" clockNet="RP_SPI_CE0N_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;</twConstName><twItemCnt>14386</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3079</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.999</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SDRAM_Controller/iob_data_7 (OLOGIC_X0Y47.D1), 20 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.001</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/state_FSM_FFd13</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_data_7</twDest><twTotPathDel>8.352</twTotPathDel><twClkSkew dest = "1.337" src = "0.749">-0.588</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/state_FSM_FFd13</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_data_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>N666</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd15-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data_next&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>Inst_SDRAM_Controller/_n0325&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y47.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_data_7</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>8.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.178</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_data_7</twDest><twTotPathDel>8.173</twTotPathDel><twClkSkew dest = "1.337" src = "0.751">-0.586</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_data_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd5</twComp><twBEL>Inst_SDRAM_Controller/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>N666</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd15-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data_next&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>Inst_SDRAM_Controller/_n0325&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y47.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_data_7</twBEL></twPathDel><twLogDel>2.680</twLogDel><twRouteDel>5.493</twRouteDel><twTotDel>8.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.303</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/state_FSM_FFd8</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_data_7</twDest><twTotPathDel>8.052</twTotPathDel><twClkSkew dest = "1.337" src = "0.747">-0.590</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/state_FSM_FFd8</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_data_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd10</twComp><twBEL>Inst_SDRAM_Controller/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>N666</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd15-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data_next&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>Inst_SDRAM_Controller/_n0325&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y47.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_data_7</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>5.631</twRouteDel><twTotDel>8.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SDRAM_Controller/iob_command_1 (OLOGIC_X0Y48.D1), 21 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.101</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/startup_refresh_count_2</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_command_1</twDest><twTotPathDel>8.236</twTotPathDel><twClkSkew dest = "1.334" src = "0.762">-0.572</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/startup_refresh_count_2</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_command_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X1Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X1Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count&lt;2&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;2&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;2&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp><twBEL>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp><twBEL>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT312</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y48.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_command&lt;1&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_command_1</twBEL></twPathDel><twLogDel>2.596</twLogDel><twRouteDel>5.640</twRouteDel><twTotDel>8.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.434</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/startup_refresh_count_8</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_command_1</twDest><twTotPathDel>7.908</twTotPathDel><twClkSkew dest = "1.246" src = "0.669">-0.577</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/startup_refresh_count_8</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_command_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X1Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X1Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count&lt;10&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;2&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;2&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp><twBEL>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp><twBEL>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT312</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y48.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_command&lt;1&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_command_1</twBEL></twPathDel><twLogDel>2.596</twLogDel><twRouteDel>5.312</twRouteDel><twTotDel>7.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.566</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/startup_refresh_count_10</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_command_1</twDest><twTotPathDel>7.776</twTotPathDel><twClkSkew dest = "1.246" src = "0.669">-0.577</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/startup_refresh_count_10</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_command_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X1Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X1Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count&lt;10&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;2&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;2&gt;</twComp><twBEL>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o&lt;13&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp><twBEL>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31</twComp><twBEL>Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT312</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.099</twDelInfo><twComp>Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y48.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_command&lt;1&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_command_1</twBEL></twPathDel><twLogDel>2.596</twLogDel><twRouteDel>5.180</twRouteDel><twTotDel>7.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SDRAM_Controller/iob_data_5 (OLOGIC_X0Y45.D1), 20 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.102</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/state_FSM_FFd13</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_data_5</twDest><twTotPathDel>8.254</twTotPathDel><twClkSkew dest = "1.340" src = "0.749">-0.591</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/state_FSM_FFd13</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_data_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>N666</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd15-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data_next&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>Inst_SDRAM_Controller/_n0325&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y45.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data&lt;5&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_data_5</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>5.620</twRouteDel><twTotDel>8.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.279</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_data_5</twDest><twTotPathDel>8.075</twTotPathDel><twClkSkew dest = "1.340" src = "0.751">-0.589</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_data_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd5</twComp><twBEL>Inst_SDRAM_Controller/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>N666</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd15-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data_next&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>Inst_SDRAM_Controller/_n0325&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y45.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data&lt;5&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_data_5</twBEL></twPathDel><twLogDel>2.680</twLogDel><twRouteDel>5.395</twRouteDel><twTotDel>8.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.404</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/state_FSM_FFd8</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_data_5</twDest><twTotPathDel>7.954</twTotPathDel><twClkSkew dest = "1.340" src = "0.747">-0.593</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/state_FSM_FFd8</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_data_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd10</twComp><twBEL>Inst_SDRAM_Controller/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd12-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>N666</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/state_FSM_FFd15-In</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>Inst_SDRAM_Controller/state__n0325&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data_next&lt;7&gt;</twComp><twBEL>Inst_SDRAM_Controller/state__n0325&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>Inst_SDRAM_Controller/_n0325&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y45.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data&lt;5&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_data_5</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>5.533</twRouteDel><twTotDel>7.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gpio1/wbs_readdata_9 (SLICE_X14Y58.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">gpio1/dir_9</twSrc><twDest BELType="FF">gpio1/wbs_readdata_9</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.037" src = "0.035">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gpio1/dir_9</twSrc><twDest BELType='FF'>gpio1/wbs_readdata_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>gpio1/dir&lt;11&gt;</twComp><twBEL>gpio1/dir_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>gpio1/dir&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>gpio1/wbs_readdata&lt;13&gt;</twComp><twBEL>gpio1/mux1511</twBEL><twBEL>gpio1/wbs_readdata_9</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SDRAM_Controller/iob_data_next_15 (SLICE_X6Y22.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">Inst_SDRAM_Controller/save_data_in_31</twSrc><twDest BELType="FF">Inst_SDRAM_Controller/iob_data_next_15</twDest><twTotPathDel>0.378</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SDRAM_Controller/save_data_in_31</twSrc><twDest BELType='FF'>Inst_SDRAM_Controller/iob_data_next_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y22.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_SDRAM_Controller/save_data_in&lt;30&gt;</twComp><twBEL>Inst_SDRAM_Controller/save_data_in_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.086</twDelInfo><twComp>Inst_SDRAM_Controller/save_data_in&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y22.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_SDRAM_Controller/iob_data_next&lt;15&gt;</twComp><twBEL>Inst_SDRAM_Controller/iob_data_next_15</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.086</twRouteDel><twTotDel>0.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reg0/reg_in_d_3_0 (SLICE_X18Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">debug_long_register_112</twSrc><twDest BELType="FF">reg0/reg_in_d_3_0</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debug_long_register_112</twSrc><twDest BELType='FF'>reg0/reg_in_d_3_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X19Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>debug_long_register&lt;115&gt;</twComp><twBEL>debug_long_register_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>debug_long_register&lt;112&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>reg0/reg_in_d_3&lt;3&gt;</twComp><twBEL>reg0/reg_in_d_3_0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="pll0/clkout1_buf/I0" logResource="pll0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="pll0/clk2x"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="Inst_SDRAM_Controller/iob_address&lt;10&gt;/CLK0" logResource="Inst_SDRAM_Controller/iob_address_10/CK0" locationPin="OLOGIC_X0Y18.CLK0" clockNet="clk_100Mhz"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="Inst_SDRAM_Controller/iob_address&lt;11&gt;/CLK0" logResource="Inst_SDRAM_Controller/iob_address_11/CK0" locationPin="OLOGIC_X3Y3.CLK0" clockNet="clk_100Mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="15.998" errors="0" errorRollup="0" items="0" itemsRollup="14386"/><twConstRollup name="TS_pll0_clk2x" fullName="TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.999" actualRollup="N/A" errors="0" errorRollup="0" items="14386" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>7.999</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="72" twDestWidth="11"><twDest>SYS_SPI_SCK</twDest><twClk2SU><twSrc>SYS_SPI_SCK</twSrc><twRiseRise>8.975</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>15849</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4024</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>8.975</twMinPer><twFootnote number="1" /><twMaxFreq>111.421</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 25 17:39:11 2016 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 249 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
