<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml VGA_CARD.twx VGA_CARD.ncd -o VGA_CARD.twr VGA_CARD.pcf -ucf
PIN_MAPPINGS.ucf

</twCmdLine><twDesign>VGA_CARD.ncd</twDesign><twDesignPath>VGA_CARD.ncd</twDesignPath><twPCF>VGA_CARD.pcf</twPCF><twPcfPath>VGA_CARD.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET CLK PERIOD = 20 ns;" ScopeName="">NET &quot;U1/CLK_IN_CMT&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;U1/CLK_IN_CMT&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="U1/PLL1/PLL_ADV/CLKIN1" logResource="U1/PLL1/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="U1/PLL1/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="U1/PLL1/PLL_ADV/CLKIN1" logResource="U1/PLL1/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="U1/PLL1/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="17.780" period="20.000" constraintValue="20.000" deviceLimit="2.220" freqLimit="450.450" physResource="U1/PLL1/PLL_ADV/CLKIN1" logResource="U1/PLL1/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="U1/PLL1/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;U1/CLK_OUT1_CMT&quot; derived from  NET &quot;U1/CLK_IN_CMT&quot; PERIOD = 20 ns HIGH 50%;  divided by 2.17 to 9.231 nS   </twConstName><twItemCnt>1317</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>207</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.951</twMinPer></twConstHead><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/GREEN_0 (SLICE_X23Y57.A3), 41 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.279</twSlack><twSrc BELType="FF">U2/pixel_internal_3</twSrc><twDest BELType="FF">U3/GREEN_0</twDest><twTotPathDel>4.822</twTotPathDel><twClkSkew dest = "0.418" src = "0.433">0.015</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_3</twSrc><twDest BELType='FF'>U3/GREEN_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;3&gt;</twComp><twBEL>U2/pixel_internal_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>U2/pixel_internal&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/GREEN&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U3/GREEN&lt;2&gt;</twComp><twBEL>U3/GREEN_0_glue_set</twBEL><twBEL>U3/GREEN_0</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>3.180</twRouteDel><twTotDel>4.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.280</twSlack><twSrc BELType="FF">U2/pixel_internal_8</twSrc><twDest BELType="FF">U3/GREEN_0</twDest><twTotPathDel>4.815</twTotPathDel><twClkSkew dest = "0.418" src = "0.439">0.021</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_8</twSrc><twDest BELType='FF'>U3/GREEN_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;10&gt;</twComp><twBEL>U2/pixel_internal_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>U2/pixel_internal&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/GREEN&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U3/GREEN&lt;2&gt;</twComp><twBEL>U3/GREEN_0_glue_set</twBEL><twBEL>U3/GREEN_0</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>3.173</twRouteDel><twTotDel>4.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.585</twSlack><twSrc BELType="FF">U2/pixel_internal_4</twSrc><twDest BELType="FF">U3/GREEN_0</twDest><twTotPathDel>4.513</twTotPathDel><twClkSkew dest = "0.418" src = "0.436">0.018</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_4</twSrc><twDest BELType='FF'>U3/GREEN_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;7&gt;</twComp><twBEL>U2/pixel_internal_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2/pixel_internal&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U2/pixel_internal_3_1</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_6_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_6_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2/pixel_internal_3_1</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_6_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/GREEN&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U3/GREEN&lt;2&gt;</twComp><twBEL>U3/GREEN_0_glue_set</twBEL><twBEL>U3/GREEN_0</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>2.855</twRouteDel><twTotDel>4.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/GREEN_1 (SLICE_X23Y57.B4), 41 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.286</twSlack><twSrc BELType="FF">U2/pixel_internal_3</twSrc><twDest BELType="FF">U3/GREEN_1</twDest><twTotPathDel>4.815</twTotPathDel><twClkSkew dest = "0.418" src = "0.433">0.015</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_3</twSrc><twDest BELType='FF'>U3/GREEN_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;3&gt;</twComp><twBEL>U2/pixel_internal_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>U2/pixel_internal&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/GREEN&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U3/GREEN&lt;2&gt;</twComp><twBEL>U3/GREEN_1_glue_set</twBEL><twBEL>U3/GREEN_1</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>3.173</twRouteDel><twTotDel>4.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.287</twSlack><twSrc BELType="FF">U2/pixel_internal_8</twSrc><twDest BELType="FF">U3/GREEN_1</twDest><twTotPathDel>4.808</twTotPathDel><twClkSkew dest = "0.418" src = "0.439">0.021</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_8</twSrc><twDest BELType='FF'>U3/GREEN_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;10&gt;</twComp><twBEL>U2/pixel_internal_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>U2/pixel_internal&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/GREEN&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U3/GREEN&lt;2&gt;</twComp><twBEL>U3/GREEN_1_glue_set</twBEL><twBEL>U3/GREEN_1</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>3.166</twRouteDel><twTotDel>4.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.592</twSlack><twSrc BELType="FF">U2/pixel_internal_4</twSrc><twDest BELType="FF">U3/GREEN_1</twDest><twTotPathDel>4.506</twTotPathDel><twClkSkew dest = "0.418" src = "0.436">0.018</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_4</twSrc><twDest BELType='FF'>U3/GREEN_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;7&gt;</twComp><twBEL>U2/pixel_internal_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2/pixel_internal&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U2/pixel_internal_3_1</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_6_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_6_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2/pixel_internal_3_1</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_6_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/GREEN&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U3/GREEN&lt;2&gt;</twComp><twBEL>U3/GREEN_1_glue_set</twBEL><twBEL>U3/GREEN_1</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>2.848</twRouteDel><twTotDel>4.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/BLUE_1 (SLICE_X18Y58.B4), 41 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.376</twSlack><twSrc BELType="FF">U2/pixel_internal_3</twSrc><twDest BELType="FF">U3/BLUE_1</twDest><twTotPathDel>4.717</twTotPathDel><twClkSkew dest = "0.410" src = "0.433">0.023</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_3</twSrc><twDest BELType='FF'>U3/BLUE_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;3&gt;</twComp><twBEL>U2/pixel_internal_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>U2/pixel_internal&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/BLUE&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U3/BLUE&lt;2&gt;</twComp><twBEL>U3/BLUE_1_glue_set</twBEL><twBEL>U3/BLUE_1</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>3.109</twRouteDel><twTotDel>4.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.377</twSlack><twSrc BELType="FF">U2/pixel_internal_8</twSrc><twDest BELType="FF">U3/BLUE_1</twDest><twTotPathDel>4.710</twTotPathDel><twClkSkew dest = "0.410" src = "0.439">0.029</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_8</twSrc><twDest BELType='FF'>U3/BLUE_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;10&gt;</twComp><twBEL>U2/pixel_internal_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>U2/pixel_internal&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y57.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U3/GND_9_o_BG_COLOR[11]_equal_1_o</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/BLUE&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U3/BLUE&lt;2&gt;</twComp><twBEL>U3/BLUE_1_glue_set</twBEL><twBEL>U3/BLUE_1</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>3.102</twRouteDel><twTotDel>4.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.606</twSlack><twSrc BELType="FF">U2/pixel_internal_4</twSrc><twDest BELType="FF">U3/BLUE_1</twDest><twTotPathDel>4.484</twTotPathDel><twClkSkew dest = "0.410" src = "0.436">0.026</twClkSkew><twDelConst>9.230</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2/pixel_internal_4</twSrc><twDest BELType='FF'>U3/BLUE_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X17Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U2/pixel_internal&lt;7&gt;</twComp><twBEL>U2/pixel_internal_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U2/pixel_internal&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U2/pixel_internal_3_1</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_6_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_6_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2/pixel_internal_3_1</twComp><twBEL>U3/PIXEL[10]_PWR_8_o_LessThan_6_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>U3/PIXEL[10]_PWR_8_o_LessThan_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U3/BLUE&lt;3&gt;</twComp><twBEL>U3/PIXEL[10]_GND_9_o_LessThan_3_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U3/BLUE&lt;2&gt;</twComp><twBEL>U3/BLUE_1_glue_set</twBEL><twBEL>U3/BLUE_1</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>2.860</twRouteDel><twTotDel>4.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.230">CLK108</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;U1/CLK_OUT1_CMT&quot; derived from
 NET &quot;U1/CLK_IN_CMT&quot; PERIOD = 20 ns HIGH 50%;
 divided by 2.17 to 9.231 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/line_internal_8 (SLICE_X5Y58.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.450</twSlack><twSrc BELType="FF">U2/line_internal_8</twSrc><twDest BELType="FF">U2/line_internal_8</twDest><twTotPathDel>0.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2/line_internal_8</twSrc><twDest BELType='FF'>U2/line_internal_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X5Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U2/line_internal&lt;9&gt;</twComp><twBEL>U2/line_internal_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.037</twDelInfo><twComp>U2/line_internal&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>U2/line_internal&lt;9&gt;</twComp><twBEL>U2/line_internal_8_rstpot</twBEL><twBEL>U2/line_internal_8</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twDestClk><twPctLog>91.8</twPctLog><twPctRoute>8.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/line_internal_0 (SLICE_X7Y57.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">U2/line_internal_0</twSrc><twDest BELType="FF">U2/line_internal_0</twDest><twTotPathDel>0.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2/line_internal_0</twSrc><twDest BELType='FF'>U2/line_internal_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X7Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U2/line_internal&lt;1&gt;</twComp><twBEL>U2/line_internal_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>U2/line_internal&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>U2/line_internal&lt;1&gt;</twComp><twBEL>U2/line_internal_0_rstpot</twBEL><twBEL>U2/line_internal_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twDestClk><twPctLog>91.2</twPctLog><twPctRoute>8.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/line_internal_4 (SLICE_X6Y57.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">U2/line_internal_4</twSrc><twDest BELType="FF">U2/line_internal_4</twDest><twTotPathDel>0.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2/line_internal_4</twSrc><twDest BELType='FF'>U2/line_internal_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twSrcClk><twPathDel><twSite>SLICE_X6Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U2/line_internal&lt;5&gt;</twComp><twBEL>U2/line_internal_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>U2/line_internal&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>U2/line_internal&lt;5&gt;</twComp><twBEL>U2/line_internal_4_rstpot</twBEL><twBEL>U2/line_internal_4</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLK108</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;U1/CLK_OUT1_CMT&quot; derived from
 NET &quot;U1/CLK_IN_CMT&quot; PERIOD = 20 ns HIGH 50%;
 divided by 2.17 to 9.231 nS  
</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="6.564" period="9.230" constraintValue="9.230" deviceLimit="2.666" freqLimit="375.094" physResource="U1/BUFG1/I0" logResource="U1/BUFG1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="U1/CLK_OUT1_CMT"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.178" period="9.230" constraintValue="9.230" deviceLimit="1.052" freqLimit="950.570" physResource="U1/PLL1/PLL_ADV/CLKOUT0" logResource="U1/PLL1/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="U1/CLK_OUT1_CMT"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="8.750" period="9.230" constraintValue="9.230" deviceLimit="0.480" freqLimit="2083.333" physResource="U2/line_internal&lt;3&gt;/CLK" logResource="U2/line_internal_2/CK" locationPin="SLICE_X6Y56.CLK" clockNet="CLK108"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="NET SCLK PERIOD = 1000 ns;" ScopeName="">NET &quot;SCLK_BUFGP/IBUFG&quot; PERIOD = 1000 ns HIGH 50%;</twConstName><twItemCnt>5589</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>568</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.039</twMinPer></twConstHead><twPathRptBanner iPaths="281" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/SPI/address_internal_31 (SLICE_X22Y52.CIN), 281 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.961</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_2</twSrc><twDest BELType="FF">U4/SPI/address_internal_31</twDest><twTotPathDel>3.978</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_2</twSrc><twDest BELType='FF'>U4/SPI/address_internal_31</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_31</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>996.268</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_0</twSrc><twDest BELType="FF">U4/SPI/address_internal_31</twDest><twTotPathDel>3.671</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_0</twSrc><twDest BELType='FF'>U4/SPI/address_internal_31</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>U4/SPI/spi_phase&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_31</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>1.811</twRouteDel><twTotDel>3.671</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>996.375</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_1</twSrc><twDest BELType="FF">U4/SPI/address_internal_31</twDest><twTotPathDel>3.564</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_1</twSrc><twDest BELType='FF'>U4/SPI/address_internal_31</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>U4/SPI/spi_phase&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_31</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>3.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="281" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/SPI/address_internal_29 (SLICE_X22Y52.CIN), 281 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>995.971</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_2</twSrc><twDest BELType="FF">U4/SPI/address_internal_29</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_2</twSrc><twDest BELType='FF'>U4/SPI/address_internal_29</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_29</twBEL></twPathDel><twLogDel>1.850</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>996.278</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_0</twSrc><twDest BELType="FF">U4/SPI/address_internal_29</twDest><twTotPathDel>3.661</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_0</twSrc><twDest BELType='FF'>U4/SPI/address_internal_29</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>U4/SPI/spi_phase&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_29</twBEL></twPathDel><twLogDel>1.850</twLogDel><twRouteDel>1.811</twRouteDel><twTotDel>3.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>996.385</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_1</twSrc><twDest BELType="FF">U4/SPI/address_internal_29</twDest><twTotPathDel>3.554</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_1</twSrc><twDest BELType='FF'>U4/SPI/address_internal_29</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>U4/SPI/spi_phase&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_29</twBEL></twPathDel><twLogDel>1.850</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>3.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="281" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/SPI/address_internal_30 (SLICE_X22Y52.CIN), 281 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>996.002</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_2</twSrc><twDest BELType="FF">U4/SPI/address_internal_30</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_2</twSrc><twDest BELType='FF'>U4/SPI/address_internal_30</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_30</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>996.309</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_0</twSrc><twDest BELType="FF">U4/SPI/address_internal_30</twDest><twTotPathDel>3.630</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_0</twSrc><twDest BELType='FF'>U4/SPI/address_internal_30</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>U4/SPI/spi_phase&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_30</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>1.811</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>996.416</twSlack><twSrc BELType="FF">U4/SPI/spi_phase_1</twSrc><twDest BELType="FF">U4/SPI/address_internal_30</twDest><twTotPathDel>3.523</twTotPathDel><twClkSkew dest = "0.304" src = "0.330">0.026</twClkSkew><twDelConst>1000.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/SPI/spi_phase_1</twSrc><twDest BELType='FF'>U4/SPI/address_internal_30</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>U4/SPI/spi_phase&lt;2&gt;</twComp><twBEL>U4/SPI/spi_phase_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>U4/SPI/spi_phase&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp><twBEL>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y45.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/SPI/address_internal&lt;3&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;7&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;11&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;15&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;19&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;23&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U4/SPI/address_internal&lt;27&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U4/SPI/address_internal&lt;31&gt;</twComp><twBEL>U4/SPI/Mmux_address_internal[31]_address_internal[31]_mux_11_OUT_rs_xor&lt;31&gt;</twBEL><twBEL>U4/SPI/address_internal_30</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>3.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;SCLK_BUFGP/IBUFG&quot; PERIOD = 1000 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/SPI/address_shift_register_19 (SLICE_X24Y50.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">U4/SPI/address_shift_register_18</twSrc><twDest BELType="FF">U4/SPI/address_shift_register_19</twDest><twTotPathDel>0.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/SPI/address_shift_register_18</twSrc><twDest BELType='FF'>U4/SPI/address_shift_register_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U4/SPI/address_shift_register&lt;19&gt;</twComp><twBEL>U4/SPI/address_shift_register_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>U4/SPI/address_shift_register&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>U4/SPI/address_shift_register&lt;19&gt;</twComp><twBEL>U4/SPI/address_shift_register_19</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/SPI/bitpos_0 (SLICE_X21Y48.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">U4/SPI/bitpos_0</twSrc><twDest BELType="FF">U4/SPI/bitpos_0</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/SPI/bitpos_0</twSrc><twDest BELType='FF'>U4/SPI/bitpos_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U4/SPI/bitpos&lt;2&gt;</twComp><twBEL>U4/SPI/bitpos_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>U4/SPI/bitpos&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>U4/SPI/bitpos&lt;2&gt;</twComp><twBEL>U4/SPI/Mcount_bitpos_xor&lt;0&gt;11_INV_0</twBEL><twBEL>U4/SPI/bitpos_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/SPI/DATA_PRESENT (SLICE_X20Y48.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">U4/SPI/bitpos_2</twSrc><twDest BELType="FF">U4/SPI/DATA_PRESENT</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/SPI/bitpos_2</twSrc><twDest BELType='FF'>U4/SPI/DATA_PRESENT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U4/SPI/bitpos&lt;2&gt;</twComp><twBEL>U4/SPI/bitpos_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>U4/SPI/bitpos&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U4/SPI/DATA_PRESENT</twComp><twBEL>U4/SPI/GND_11_o_DATA_PRESENT_MUX_135_o&lt;2&gt;1</twBEL><twBEL>U4/SPI/DATA_PRESENT</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1000.000">SCLK_BUFGP</twDestClk><twPctLog>86.4</twPctLog><twPctRoute>13.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;SCLK_BUFGP/IBUFG&quot; PERIOD = 1000 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="997.334" period="1000.000" constraintValue="1000.000" deviceLimit="2.666" freqLimit="375.094" physResource="SCLK_BUFGP/BUFG/I0" logResource="SCLK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="SCLK_BUFGP/IBUFG"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tcp" slack="999.520" period="1000.000" constraintValue="1000.000" deviceLimit="0.480" freqLimit="2083.333" physResource="U4/SPI/address_internal&lt;3&gt;/CLK" logResource="U4/SPI/address_internal_0/CK" locationPin="SLICE_X22Y45.CLK" clockNet="SCLK_BUFGP"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="999.520" period="1000.000" constraintValue="1000.000" deviceLimit="0.480" freqLimit="2083.333" physResource="U4/SPI/address_internal&lt;3&gt;/CLK" logResource="U4/SPI/address_internal_1/CK" locationPin="SLICE_X22Y45.CLK" clockNet="SCLK_BUFGP"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="U1/CLK_IN_CMT" fullName="NET &quot;U1/CLK_IN_CMT&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="10.727" errors="0" errorRollup="0" items="0" itemsRollup="1317"/><twConstRollup name="U1/CLK_OUT1_CMT" fullName="PERIOD analysis for net &quot;U1/CLK_OUT1_CMT&quot; derived from  NET &quot;U1/CLK_IN_CMT&quot; PERIOD = 20 ns HIGH 50%;  divided by 2.17 to 9.231 nS   " type="child" depth="1" requirement="9.231" prefType="period" actual="4.951" actualRollup="N/A" errors="0" errorRollup="0" items="1317" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>4.951</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="72" twDestWidth="4"><twDest>SCLK</twDest><twClk2SU><twSrc>SCLK</twSrc><twRiseRise>4.039</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>6906</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>765</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>5.000</twMinPer><twFootnote number="1" /><twMaxFreq>200.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Feb 20 19:45:36 2023 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 388 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
