# HUB

# Create axi_cfg_register
cell pavel-demin:user:axi_hub hub_0 {
  CFG_DATA_WIDTH 64
  STS_DATA_WIDTH 32
} {
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

cell pavel-demin:user:port_slicer rst_slice_0 {
  DIN_WIDTH 64 DIN_FROM 0 DIN_TO 0
} {
  din hub_0/cfg_data
}

# Create port_slicer
cell pavel-demin:user:port_slicer rst_slice_1 {
  DIN_WIDTH 64 DIN_FROM 8 DIN_TO 8
} {
  din hub_0/cfg_data
}

# Create port_slicer
cell pavel-demin:user:port_slicer cfg_slice_0 {
  DIN_WIDTH 64 DIN_FROM 63 DIN_TO 32
} {
  din hub_0/cfg_data
}

# Delete input/output port
delete_bd_objs [get_bd_ports /pmod_a_tri_io]

# Create input port
create_bd_port -dir I -from 0 -to 0 pmod_a_tri_io

# Create port_slicer
cell pavel-demin:user:port_slicer pps_slice_0 {
  DIN_WIDTH 1 DIN_FROM 0 DIN_TO 0
} {
  din /pmod_a_tri_io
  dout /ps_0/GPIO_I
}

# PPS

# Create axis_pps_counter
cell pavel-demin:user:axis_pps_counter cntr_0 {
  AXIS_TDATA_WIDTH 32
  CNTR_WIDTH 32
} {
  pps_data pps_slice_0/dout
  aclk /pll_0/clk_out1
  aresetn rst_slice_0/dout
}

# Create axis_fifo
cell pavel-demin:user:axis_fifo fifo_0 {
  S_AXIS_TDATA_WIDTH 32
  M_AXIS_TDATA_WIDTH 32
  WRITE_DEPTH 1024
} {
  S_AXIS cntr_0/M_AXIS
  M_AXIS hub_0/S00_AXIS
  aclk /pll_0/clk_out1
  aresetn rst_slice_0/dout
}

# Level measurement

# Create xlconstant
cell xilinx.com:ip:xlconstant const_0

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster bcast_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 2
  NUM_MI 2
  M00_TDATA_REMAP {tdata[15:0]}
  M01_TDATA_REMAP {tdata[31:16]}
} {
  s_axis_tdata /adc_0/m_axis_tdata
  s_axis_tvalid const_0/dout
  aclk /pll_0/clk_out1
  aresetn rst_slice_1/dout
}

# Create axis_decimator
cell pavel-demin:user:axis_maxabs_finder maxabs_0 {
  AXIS_TDATA_WIDTH 16
  CNTR_WIDTH 32
} {
  S_AXIS bcast_0/M00_AXIS
  cfg_data cfg_slice_0/dout
  aclk /pll_0/clk_out1
  aresetn rst_slice_1/dout
}

# Create axis_decimator
cell pavel-demin:user:axis_maxabs_finder maxabs_1 {
  AXIS_TDATA_WIDTH 16
  CNTR_WIDTH 32
} {
  S_AXIS bcast_0/M01_AXIS
  cfg_data cfg_slice_0/dout
  aclk /pll_0/clk_out1
  aresetn rst_slice_1/dout
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner comb_0 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 2
} {
  S00_AXIS maxabs_0/M_AXIS
  S01_AXIS maxabs_1/M_AXIS
  aclk /pll_0/clk_out1
  aresetn rst_slice_1/dout
}

# Create axis_fifo
cell pavel-demin:user:axis_fifo fifo_1 {
  S_AXIS_TDATA_WIDTH 32
  M_AXIS_TDATA_WIDTH 32
  WRITE_DEPTH 1024
} {
  S_AXIS comb_0/M_AXIS
  M_AXIS hub_0/S01_AXIS
  aclk /pll_0/clk_out1
  aresetn rst_slice_1/dout
}

# Create xlconcat
cell xilinx.com:ip:xlconcat concat_0 {
  NUM_PORTS 2
  IN0_WIDTH 16
  IN1_WIDTH 16
} {
  In0 fifo_0/read_count
  In1 fifo_1/read_count
  dout hub_0/sts_data
}
