<stg><name>finalize_ipv4_checksum<32></name>


<trans_list>

<trans id="410" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %txEng_subChecksumsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %txEng_subChecksumsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %txEng_subChecksumsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng_tcpChecksumFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %txEng_subChecksumsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="544" op_2_bw="32">
<![CDATA[
entry:9 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i544P0A, i544 %txEng_subChecksumsFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10 %br_ln487 = br i1 %tmp_i, void %finalize_ipv4_checksum<32>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln487"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="544" op_0_bw="544" op_1_bw="544" op_2_bw="0">
<![CDATA[
:0 %txEng_subChecksumsFifo_read = read i544 @_ssdm_op_Read.ap_fifo.volatile.i544P0A, i544 %txEng_subChecksumsFifo

]]></Node>
<StgValue><ssdm name="txEng_subChecksumsFifo_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="544">
<![CDATA[
:1 %trunc_ln144 = trunc i544 %txEng_subChecksumsFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_sum_V = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 272, i32 288

]]></Node>
<StgValue><ssdm name="tmp_sum_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_sum_V_4 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 289, i32 305

]]></Node>
<StgValue><ssdm name="tmp_sum_V_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %tmp_sum_V_5 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 306, i32 322

]]></Node>
<StgValue><ssdm name="tmp_sum_V_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_sum_V_6 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 323, i32 339

]]></Node>
<StgValue><ssdm name="tmp_sum_V_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 102, i32 109

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 119, i32 126

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 153, i32 160

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 170, i32 177

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 187, i32 194

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 204, i32 211

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 221, i32 228

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 238, i32 245

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 255, i32 262

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 340, i32 347

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 357, i32 364

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 374, i32 381

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 391, i32 398

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 408, i32 415

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 425, i32 432

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 442, i32 449

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 459, i32 466

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 476, i32 483

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 493, i32 500

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 510, i32 517

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %trunc_ln144_s = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 17, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln144_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28 %trunc_ln144_56 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 34, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln144_56"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29 %trunc_ln144_57 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 51, i32 58

]]></Node>
<StgValue><ssdm name="trunc_ln144_57"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30 %trunc_ln144_58 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 68, i32 75

]]></Node>
<StgValue><ssdm name="trunc_ln144_58"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31 %trunc_ln144_59 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 85, i32 92

]]></Node>
<StgValue><ssdm name="trunc_ln144_59"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32 %trunc_ln144_60 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 527, i32 534

]]></Node>
<StgValue><ssdm name="trunc_ln144_60"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="544">
<![CDATA[
:33 %trunc_ln885 = trunc i544 %txEng_subChecksumsFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln885"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34 %trunc_ln885_s = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 272, i32 279

]]></Node>
<StgValue><ssdm name="trunc_ln885_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="544">
<![CDATA[
:35 %trunc_ln885_69 = trunc i544 %txEng_subChecksumsFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln885_69"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36 %trunc_ln885_7 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln885_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:37 %add_ln885 = add i17 %tmp_sum_V, i17 %trunc_ln144

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:38 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46 %or_ln885_52 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 17, i32 32

]]></Node>
<StgValue><ssdm name="or_ln885_52"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47 %or_ln = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 17, i32 33

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48 %trunc_ln885_8 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 289, i32 296

]]></Node>
<StgValue><ssdm name="trunc_ln885_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49 %trunc_ln885_9 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 289, i32 304

]]></Node>
<StgValue><ssdm name="trunc_ln885_9"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:50 %add_ln885_161 = add i17 %tmp_sum_V_4, i17 %or_ln

]]></Node>
<StgValue><ssdm name="add_ln885_161"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:51 %tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_161, i32 16

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59 %or_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 34, i32 49

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60 %or_ln885_s = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 34, i32 50

]]></Node>
<StgValue><ssdm name="or_ln885_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61 %trunc_ln885_10 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 306, i32 313

]]></Node>
<StgValue><ssdm name="trunc_ln885_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62 %trunc_ln885_11 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 306, i32 321

]]></Node>
<StgValue><ssdm name="trunc_ln885_11"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:63 %add_ln885_162 = add i17 %tmp_sum_V_5, i17 %or_ln885_s

]]></Node>
<StgValue><ssdm name="add_ln885_162"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:64 %tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_162, i32 16

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72 %or_ln885_53 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 51, i32 66

]]></Node>
<StgValue><ssdm name="or_ln885_53"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73 %or_ln885_26 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 51, i32 67

]]></Node>
<StgValue><ssdm name="or_ln885_26"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74 %trunc_ln885_12 = partselect i8 @_ssdm_op_PartSelect.i8.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 323, i32 330

]]></Node>
<StgValue><ssdm name="trunc_ln885_12"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75 %trunc_ln885_13 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 323, i32 338

]]></Node>
<StgValue><ssdm name="trunc_ln885_13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:76 %add_ln885_163 = add i17 %tmp_sum_V_6, i17 %or_ln885_26

]]></Node>
<StgValue><ssdm name="add_ln885_163"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:77 %tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_163, i32 16

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85 %or_ln885_54 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 340, i32 355

]]></Node>
<StgValue><ssdm name="or_ln885_54"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:86 %or_ln885_27 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 340, i32 356

]]></Node>
<StgValue><ssdm name="or_ln885_27"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:87 %or_ln885_55 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 68, i32 83

]]></Node>
<StgValue><ssdm name="or_ln885_55"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88 %or_ln885_28 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 68, i32 84

]]></Node>
<StgValue><ssdm name="or_ln885_28"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:89 %add_ln885_164 = add i17 %or_ln885_27, i17 %or_ln885_28

]]></Node>
<StgValue><ssdm name="add_ln885_164"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:90 %tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_164, i32 16

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:98 %or_ln885_56 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 357, i32 372

]]></Node>
<StgValue><ssdm name="or_ln885_56"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:99 %or_ln885_29 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 357, i32 373

]]></Node>
<StgValue><ssdm name="or_ln885_29"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100 %or_ln885_57 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 85, i32 100

]]></Node>
<StgValue><ssdm name="or_ln885_57"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:101 %or_ln885_30 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 85, i32 101

]]></Node>
<StgValue><ssdm name="or_ln885_30"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:102 %add_ln885_165 = add i17 %or_ln885_29, i17 %or_ln885_30

]]></Node>
<StgValue><ssdm name="add_ln885_165"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:103 %tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_165, i32 16

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:111 %or_ln885_58 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 374, i32 389

]]></Node>
<StgValue><ssdm name="or_ln885_58"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:112 %or_ln885_31 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 374, i32 390

]]></Node>
<StgValue><ssdm name="or_ln885_31"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:113 %or_ln885_59 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 102, i32 117

]]></Node>
<StgValue><ssdm name="or_ln885_59"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:114 %or_ln885_32 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 102, i32 118

]]></Node>
<StgValue><ssdm name="or_ln885_32"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:115 %add_ln885_166 = add i17 %or_ln885_31, i17 %or_ln885_32

]]></Node>
<StgValue><ssdm name="add_ln885_166"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:116 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_166, i32 16

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:124 %or_ln885_60 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 391, i32 406

]]></Node>
<StgValue><ssdm name="or_ln885_60"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:125 %or_ln885_33 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 391, i32 407

]]></Node>
<StgValue><ssdm name="or_ln885_33"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:126 %or_ln885_61 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 119, i32 134

]]></Node>
<StgValue><ssdm name="or_ln885_61"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:127 %or_ln885_34 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 119, i32 135

]]></Node>
<StgValue><ssdm name="or_ln885_34"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:128 %add_ln885_167 = add i17 %or_ln885_33, i17 %or_ln885_34

]]></Node>
<StgValue><ssdm name="add_ln885_167"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:129 %tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_167, i32 16

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:137 %or_ln885_62 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 408, i32 423

]]></Node>
<StgValue><ssdm name="or_ln885_62"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:138 %or_ln885_35 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 408, i32 424

]]></Node>
<StgValue><ssdm name="or_ln885_35"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:139 %or_ln885_63 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 136, i32 151

]]></Node>
<StgValue><ssdm name="or_ln885_63"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:140 %or_ln885_36 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 136, i32 152

]]></Node>
<StgValue><ssdm name="or_ln885_36"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:141 %add_ln885_168 = add i17 %or_ln885_35, i17 %or_ln885_36

]]></Node>
<StgValue><ssdm name="add_ln885_168"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:142 %tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_168, i32 16

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:150 %or_ln885_64 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 425, i32 440

]]></Node>
<StgValue><ssdm name="or_ln885_64"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:151 %or_ln885_37 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 425, i32 441

]]></Node>
<StgValue><ssdm name="or_ln885_37"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:152 %or_ln885_65 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 153, i32 168

]]></Node>
<StgValue><ssdm name="or_ln885_65"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:153 %or_ln885_38 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 153, i32 169

]]></Node>
<StgValue><ssdm name="or_ln885_38"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:154 %add_ln885_169 = add i17 %or_ln885_37, i17 %or_ln885_38

]]></Node>
<StgValue><ssdm name="add_ln885_169"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:155 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_169, i32 16

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:163 %or_ln885_66 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 442, i32 457

]]></Node>
<StgValue><ssdm name="or_ln885_66"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:164 %or_ln885_39 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 442, i32 458

]]></Node>
<StgValue><ssdm name="or_ln885_39"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:165 %or_ln885_67 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 170, i32 185

]]></Node>
<StgValue><ssdm name="or_ln885_67"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:166 %or_ln885_40 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 170, i32 186

]]></Node>
<StgValue><ssdm name="or_ln885_40"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:167 %add_ln885_170 = add i17 %or_ln885_39, i17 %or_ln885_40

]]></Node>
<StgValue><ssdm name="add_ln885_170"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:168 %tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_170, i32 16

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:176 %or_ln885_68 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 459, i32 474

]]></Node>
<StgValue><ssdm name="or_ln885_68"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:177 %or_ln885_41 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 459, i32 475

]]></Node>
<StgValue><ssdm name="or_ln885_41"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:178 %or_ln885_69 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 187, i32 202

]]></Node>
<StgValue><ssdm name="or_ln885_69"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:179 %or_ln885_42 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 187, i32 203

]]></Node>
<StgValue><ssdm name="or_ln885_42"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:180 %add_ln885_171 = add i17 %or_ln885_41, i17 %or_ln885_42

]]></Node>
<StgValue><ssdm name="add_ln885_171"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:181 %tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_171, i32 16

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:189 %or_ln885_70 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 476, i32 491

]]></Node>
<StgValue><ssdm name="or_ln885_70"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:190 %or_ln885_43 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 476, i32 492

]]></Node>
<StgValue><ssdm name="or_ln885_43"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:191 %or_ln885_71 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 204, i32 219

]]></Node>
<StgValue><ssdm name="or_ln885_71"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:192 %or_ln885_44 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 204, i32 220

]]></Node>
<StgValue><ssdm name="or_ln885_44"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:193 %add_ln885_172 = add i17 %or_ln885_43, i17 %or_ln885_44

]]></Node>
<StgValue><ssdm name="add_ln885_172"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:194 %tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_172, i32 16

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:202 %or_ln885_72 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 493, i32 508

]]></Node>
<StgValue><ssdm name="or_ln885_72"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:203 %or_ln885_45 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 493, i32 509

]]></Node>
<StgValue><ssdm name="or_ln885_45"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:204 %or_ln885_73 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 221, i32 236

]]></Node>
<StgValue><ssdm name="or_ln885_73"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:205 %or_ln885_46 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 221, i32 237

]]></Node>
<StgValue><ssdm name="or_ln885_46"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:206 %add_ln885_173 = add i17 %or_ln885_45, i17 %or_ln885_46

]]></Node>
<StgValue><ssdm name="add_ln885_173"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:207 %tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_173, i32 16

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:215 %or_ln885_74 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 510, i32 525

]]></Node>
<StgValue><ssdm name="or_ln885_74"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:216 %or_ln885_47 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 510, i32 526

]]></Node>
<StgValue><ssdm name="or_ln885_47"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:217 %or_ln885_75 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 238, i32 253

]]></Node>
<StgValue><ssdm name="or_ln885_75"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:218 %or_ln885_48 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 238, i32 254

]]></Node>
<StgValue><ssdm name="or_ln885_48"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:219 %add_ln885_174 = add i17 %or_ln885_47, i17 %or_ln885_48

]]></Node>
<StgValue><ssdm name="add_ln885_174"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:220 %tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_174, i32 16

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:228 %or_ln885_76 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 527, i32 542

]]></Node>
<StgValue><ssdm name="or_ln885_76"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:229 %or_ln885_49 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 527, i32 543

]]></Node>
<StgValue><ssdm name="or_ln885_49"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:230 %or_ln885_77 = partselect i16 @_ssdm_op_PartSelect.i16.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 255, i32 270

]]></Node>
<StgValue><ssdm name="or_ln885_77"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="17" op_1_bw="544" op_2_bw="32" op_3_bw="32">
<![CDATA[
:231 %or_ln885_50 = partselect i17 @_ssdm_op_PartSelect.i17.i544.i32.i32, i544 %txEng_subChecksumsFifo_read, i32 255, i32 271

]]></Node>
<StgValue><ssdm name="or_ln885_50"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:232 %add_ln885_175 = add i17 %or_ln885_50, i17 %or_ln885_49

]]></Node>
<StgValue><ssdm name="add_ln885_175"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:233 %tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_175, i32 16

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1">
<![CDATA[
:39 %zext_ln1691 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1">
<![CDATA[
:40 %zext_ln229 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41 %add_ln229 = add i16 %trunc_ln885_69, i16 %zext_ln1691

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42 %add_ln229_185 = add i16 %add_ln229, i16 %trunc_ln885_7

]]></Node>
<StgValue><ssdm name="add_ln229_185"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43 %add_ln497_16 = add i8 %trunc_ln885, i8 %zext_ln229

]]></Node>
<StgValue><ssdm name="add_ln497_16"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44 %add_ln497 = add i8 %add_ln497_16, i8 %trunc_ln885_s

]]></Node>
<StgValue><ssdm name="add_ln497"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_185, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1">
<![CDATA[
:52 %zext_ln1691_158 = zext i1 %tmp_303

]]></Node>
<StgValue><ssdm name="zext_ln1691_158"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1">
<![CDATA[
:53 %zext_ln229_20 = zext i1 %tmp_303

]]></Node>
<StgValue><ssdm name="zext_ln229_20"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54 %add_ln229_196 = add i16 %or_ln885_52, i16 %zext_ln1691_158

]]></Node>
<StgValue><ssdm name="add_ln229_196"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55 %add_ln229_187 = add i16 %add_ln229_196, i16 %trunc_ln885_9

]]></Node>
<StgValue><ssdm name="add_ln229_187"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56 %add_ln497_17 = add i8 %trunc_ln144_s, i8 %zext_ln229_20

]]></Node>
<StgValue><ssdm name="add_ln497_17"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57 %add_ln497_1 = add i8 %add_ln497_17, i8 %trunc_ln885_8

]]></Node>
<StgValue><ssdm name="add_ln497_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58 %trunc_ln497_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_187, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1">
<![CDATA[
:65 %zext_ln1691_159 = zext i1 %tmp_304

]]></Node>
<StgValue><ssdm name="zext_ln1691_159"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1">
<![CDATA[
:66 %zext_ln229_21 = zext i1 %tmp_304

]]></Node>
<StgValue><ssdm name="zext_ln229_21"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67 %add_ln229_198 = add i16 %or_ln2, i16 %zext_ln1691_159

]]></Node>
<StgValue><ssdm name="add_ln229_198"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68 %add_ln229_189 = add i16 %add_ln229_198, i16 %trunc_ln885_11

]]></Node>
<StgValue><ssdm name="add_ln229_189"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:69 %add_ln497_18 = add i8 %trunc_ln144_56, i8 %zext_ln229_21

]]></Node>
<StgValue><ssdm name="add_ln497_18"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:70 %add_ln497_2 = add i8 %add_ln497_18, i8 %trunc_ln885_10

]]></Node>
<StgValue><ssdm name="add_ln497_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71 %trunc_ln497_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_189, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1">
<![CDATA[
:78 %zext_ln1691_160 = zext i1 %tmp_305

]]></Node>
<StgValue><ssdm name="zext_ln1691_160"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1">
<![CDATA[
:79 %zext_ln229_22 = zext i1 %tmp_305

]]></Node>
<StgValue><ssdm name="zext_ln229_22"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80 %add_ln229_200 = add i16 %or_ln885_53, i16 %zext_ln1691_160

]]></Node>
<StgValue><ssdm name="add_ln229_200"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81 %add_ln229_191 = add i16 %add_ln229_200, i16 %trunc_ln885_13

]]></Node>
<StgValue><ssdm name="add_ln229_191"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:82 %add_ln497_19 = add i8 %trunc_ln144_57, i8 %zext_ln229_22

]]></Node>
<StgValue><ssdm name="add_ln497_19"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83 %add_ln497_3 = add i8 %add_ln497_19, i8 %trunc_ln885_12

]]></Node>
<StgValue><ssdm name="add_ln497_3"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:84 %trunc_ln497_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_191, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1">
<![CDATA[
:91 %zext_ln1691_161 = zext i1 %tmp_306

]]></Node>
<StgValue><ssdm name="zext_ln1691_161"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1">
<![CDATA[
:92 %zext_ln229_23 = zext i1 %tmp_306

]]></Node>
<StgValue><ssdm name="zext_ln229_23"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93 %add_ln229_202 = add i16 %or_ln885_55, i16 %zext_ln1691_161

]]></Node>
<StgValue><ssdm name="add_ln229_202"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94 %add_ln229_193 = add i16 %add_ln229_202, i16 %or_ln885_54

]]></Node>
<StgValue><ssdm name="add_ln229_193"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:95 %add_ln497_20 = add i8 %trunc_ln144_58, i8 %zext_ln229_23

]]></Node>
<StgValue><ssdm name="add_ln497_20"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:96 %add_ln497_4 = add i8 %add_ln497_20, i8 %tmp_16

]]></Node>
<StgValue><ssdm name="add_ln497_4"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97 %trunc_ln497_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_193, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_4"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="1">
<![CDATA[
:104 %zext_ln1691_162 = zext i1 %tmp_307

]]></Node>
<StgValue><ssdm name="zext_ln1691_162"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1">
<![CDATA[
:105 %zext_ln229_24 = zext i1 %tmp_307

]]></Node>
<StgValue><ssdm name="zext_ln229_24"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106 %add_ln229_204 = add i16 %or_ln885_57, i16 %zext_ln1691_162

]]></Node>
<StgValue><ssdm name="add_ln229_204"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:107 %add_ln229_195 = add i16 %add_ln229_204, i16 %or_ln885_56

]]></Node>
<StgValue><ssdm name="add_ln229_195"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:108 %add_ln497_21 = add i8 %trunc_ln144_59, i8 %zext_ln229_24

]]></Node>
<StgValue><ssdm name="add_ln497_21"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:109 %add_ln497_5 = add i8 %add_ln497_21, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="add_ln497_5"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:110 %trunc_ln497_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_195, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_5"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="1">
<![CDATA[
:117 %zext_ln1691_163 = zext i1 %tmp_308

]]></Node>
<StgValue><ssdm name="zext_ln1691_163"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1">
<![CDATA[
:118 %zext_ln229_25 = zext i1 %tmp_308

]]></Node>
<StgValue><ssdm name="zext_ln229_25"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119 %add_ln229_206 = add i16 %or_ln885_59, i16 %zext_ln1691_163

]]></Node>
<StgValue><ssdm name="add_ln229_206"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120 %add_ln229_197 = add i16 %add_ln229_206, i16 %or_ln885_58

]]></Node>
<StgValue><ssdm name="add_ln229_197"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121 %add_ln497_22 = add i8 %tmp_s, i8 %zext_ln229_25

]]></Node>
<StgValue><ssdm name="add_ln497_22"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:122 %add_ln497_6 = add i8 %add_ln497_22, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="add_ln497_6"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:123 %trunc_ln497_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_197, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_6"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="1">
<![CDATA[
:130 %zext_ln1691_164 = zext i1 %tmp_309

]]></Node>
<StgValue><ssdm name="zext_ln1691_164"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1">
<![CDATA[
:131 %zext_ln229_26 = zext i1 %tmp_309

]]></Node>
<StgValue><ssdm name="zext_ln229_26"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132 %add_ln229_208 = add i16 %or_ln885_61, i16 %zext_ln1691_164

]]></Node>
<StgValue><ssdm name="add_ln229_208"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:133 %add_ln229_199 = add i16 %add_ln229_208, i16 %or_ln885_60

]]></Node>
<StgValue><ssdm name="add_ln229_199"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:134 %add_ln497_23 = add i8 %tmp_7, i8 %zext_ln229_26

]]></Node>
<StgValue><ssdm name="add_ln497_23"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:135 %add_ln497_7 = add i8 %add_ln497_23, i8 %tmp_19

]]></Node>
<StgValue><ssdm name="add_ln497_7"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:136 %trunc_ln497_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_199, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_7"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="1">
<![CDATA[
:143 %zext_ln1691_165 = zext i1 %tmp_310

]]></Node>
<StgValue><ssdm name="zext_ln1691_165"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1">
<![CDATA[
:144 %zext_ln229_27 = zext i1 %tmp_310

]]></Node>
<StgValue><ssdm name="zext_ln229_27"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145 %add_ln229_210 = add i16 %or_ln885_63, i16 %zext_ln1691_165

]]></Node>
<StgValue><ssdm name="add_ln229_210"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146 %add_ln229_201 = add i16 %add_ln229_210, i16 %or_ln885_62

]]></Node>
<StgValue><ssdm name="add_ln229_201"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:147 %add_ln497_24 = add i8 %tmp_8, i8 %zext_ln229_27

]]></Node>
<StgValue><ssdm name="add_ln497_24"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:148 %add_ln497_8 = add i8 %add_ln497_24, i8 %tmp_20

]]></Node>
<StgValue><ssdm name="add_ln497_8"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:149 %trunc_ln497_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_201, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_8"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1">
<![CDATA[
:156 %zext_ln1691_166 = zext i1 %tmp_311

]]></Node>
<StgValue><ssdm name="zext_ln1691_166"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1">
<![CDATA[
:157 %zext_ln229_28 = zext i1 %tmp_311

]]></Node>
<StgValue><ssdm name="zext_ln229_28"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158 %add_ln229_212 = add i16 %or_ln885_65, i16 %zext_ln1691_166

]]></Node>
<StgValue><ssdm name="add_ln229_212"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:159 %add_ln229_203 = add i16 %add_ln229_212, i16 %or_ln885_64

]]></Node>
<StgValue><ssdm name="add_ln229_203"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:160 %add_ln497_25 = add i8 %tmp_9, i8 %zext_ln229_28

]]></Node>
<StgValue><ssdm name="add_ln497_25"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:161 %add_ln497_9 = add i8 %add_ln497_25, i8 %tmp_21

]]></Node>
<StgValue><ssdm name="add_ln497_9"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:162 %trunc_ln497_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_203, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_9"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="1">
<![CDATA[
:169 %zext_ln1691_167 = zext i1 %tmp_312

]]></Node>
<StgValue><ssdm name="zext_ln1691_167"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="1">
<![CDATA[
:170 %zext_ln229_29 = zext i1 %tmp_312

]]></Node>
<StgValue><ssdm name="zext_ln229_29"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171 %add_ln229_214 = add i16 %or_ln885_67, i16 %zext_ln1691_167

]]></Node>
<StgValue><ssdm name="add_ln229_214"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172 %add_ln229_205 = add i16 %add_ln229_214, i16 %or_ln885_66

]]></Node>
<StgValue><ssdm name="add_ln229_205"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:173 %add_ln497_26 = add i8 %tmp_10, i8 %zext_ln229_29

]]></Node>
<StgValue><ssdm name="add_ln497_26"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:174 %add_ln497_10 = add i8 %add_ln497_26, i8 %tmp_22

]]></Node>
<StgValue><ssdm name="add_ln497_10"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:175 %trunc_ln497_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_205, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_s"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1">
<![CDATA[
:182 %zext_ln1691_168 = zext i1 %tmp_313

]]></Node>
<StgValue><ssdm name="zext_ln1691_168"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="1">
<![CDATA[
:183 %zext_ln229_30 = zext i1 %tmp_313

]]></Node>
<StgValue><ssdm name="zext_ln229_30"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184 %add_ln229_216 = add i16 %or_ln885_69, i16 %zext_ln1691_168

]]></Node>
<StgValue><ssdm name="add_ln229_216"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:185 %add_ln229_207 = add i16 %add_ln229_216, i16 %or_ln885_68

]]></Node>
<StgValue><ssdm name="add_ln229_207"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:186 %add_ln497_27 = add i8 %tmp_11, i8 %zext_ln229_30

]]></Node>
<StgValue><ssdm name="add_ln497_27"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:187 %add_ln497_11 = add i8 %add_ln497_27, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="add_ln497_11"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:188 %trunc_ln497_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_207, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_10"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="1">
<![CDATA[
:195 %zext_ln1691_169 = zext i1 %tmp_314

]]></Node>
<StgValue><ssdm name="zext_ln1691_169"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="1">
<![CDATA[
:196 %zext_ln229_31 = zext i1 %tmp_314

]]></Node>
<StgValue><ssdm name="zext_ln229_31"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:197 %add_ln229_218 = add i16 %or_ln885_71, i16 %zext_ln1691_169

]]></Node>
<StgValue><ssdm name="add_ln229_218"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:198 %add_ln229_209 = add i16 %add_ln229_218, i16 %or_ln885_70

]]></Node>
<StgValue><ssdm name="add_ln229_209"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:199 %add_ln497_28 = add i8 %tmp_12, i8 %zext_ln229_31

]]></Node>
<StgValue><ssdm name="add_ln497_28"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:200 %add_ln497_12 = add i8 %add_ln497_28, i8 %tmp_24

]]></Node>
<StgValue><ssdm name="add_ln497_12"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:201 %trunc_ln497_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_209, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_11"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1">
<![CDATA[
:208 %zext_ln1691_170 = zext i1 %tmp_315

]]></Node>
<StgValue><ssdm name="zext_ln1691_170"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="1">
<![CDATA[
:209 %zext_ln229_32 = zext i1 %tmp_315

]]></Node>
<StgValue><ssdm name="zext_ln229_32"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210 %add_ln229_220 = add i16 %or_ln885_73, i16 %zext_ln1691_170

]]></Node>
<StgValue><ssdm name="add_ln229_220"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:211 %add_ln229_211 = add i16 %add_ln229_220, i16 %or_ln885_72

]]></Node>
<StgValue><ssdm name="add_ln229_211"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:212 %add_ln497_29 = add i8 %tmp_13, i8 %zext_ln229_32

]]></Node>
<StgValue><ssdm name="add_ln497_29"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:213 %add_ln497_13 = add i8 %add_ln497_29, i8 %tmp_25

]]></Node>
<StgValue><ssdm name="add_ln497_13"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:214 %trunc_ln497_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_211, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_12"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="1">
<![CDATA[
:221 %zext_ln1691_171 = zext i1 %tmp_316

]]></Node>
<StgValue><ssdm name="zext_ln1691_171"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1">
<![CDATA[
:222 %zext_ln229_33 = zext i1 %tmp_316

]]></Node>
<StgValue><ssdm name="zext_ln229_33"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:223 %add_ln229_222 = add i16 %or_ln885_75, i16 %zext_ln1691_171

]]></Node>
<StgValue><ssdm name="add_ln229_222"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:224 %add_ln229_213 = add i16 %add_ln229_222, i16 %or_ln885_74

]]></Node>
<StgValue><ssdm name="add_ln229_213"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:225 %add_ln497_30 = add i8 %tmp_14, i8 %zext_ln229_33

]]></Node>
<StgValue><ssdm name="add_ln497_30"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:226 %add_ln497_14 = add i8 %add_ln497_30, i8 %tmp_26

]]></Node>
<StgValue><ssdm name="add_ln497_14"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:227 %trunc_ln497_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_213, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_13"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1">
<![CDATA[
:234 %zext_ln1691_172 = zext i1 %tmp_317

]]></Node>
<StgValue><ssdm name="zext_ln1691_172"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="1">
<![CDATA[
:235 %zext_ln229_34 = zext i1 %tmp_317

]]></Node>
<StgValue><ssdm name="zext_ln229_34"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:236 %add_ln229_235 = add i16 %or_ln885_76, i16 %zext_ln1691_172

]]></Node>
<StgValue><ssdm name="add_ln229_235"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:237 %add_ln229_215 = add i16 %add_ln229_235, i16 %or_ln885_77

]]></Node>
<StgValue><ssdm name="add_ln229_215"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:238 %add_ln497_31 = add i8 %trunc_ln144_60, i8 %zext_ln229_34

]]></Node>
<StgValue><ssdm name="add_ln497_31"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:239 %add_ln497_15 = add i8 %add_ln497_31, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="add_ln497_15"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:240 %trunc_ln497_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_215, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln497_14"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:241 %tmp_123_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_8, i8 %add_ln497_8

]]></Node>
<StgValue><ssdm name="tmp_123_i"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="17" op_0_bw="16">
<![CDATA[
:242 %zext_ln885 = zext i16 %tmp_123_i

]]></Node>
<StgValue><ssdm name="zext_ln885"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:243 %tmp_124_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln, i8 %add_ln497

]]></Node>
<StgValue><ssdm name="tmp_124_i"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="16">
<![CDATA[
:244 %zext_ln885_155 = zext i16 %tmp_124_i

]]></Node>
<StgValue><ssdm name="zext_ln885_155"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:245 %add_ln885_176 = add i17 %zext_ln885, i17 %zext_ln885_155

]]></Node>
<StgValue><ssdm name="add_ln885_176"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:246 %tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_176, i32 16

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1">
<![CDATA[
:247 %zext_ln1691_173 = zext i1 %tmp_318

]]></Node>
<StgValue><ssdm name="zext_ln1691_173"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:249 %add_ln229_236 = add i16 %tmp_124_i, i16 %zext_ln1691_173

]]></Node>
<StgValue><ssdm name="add_ln229_236"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:250 %add_ln229_217 = add i16 %add_ln229_236, i16 %tmp_123_i

]]></Node>
<StgValue><ssdm name="add_ln229_217"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:253 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_217, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:254 %tmp_125_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_9, i8 %add_ln497_9

]]></Node>
<StgValue><ssdm name="tmp_125_i"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="17" op_0_bw="16">
<![CDATA[
:255 %zext_ln885_156 = zext i16 %tmp_125_i

]]></Node>
<StgValue><ssdm name="zext_ln885_156"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:256 %tmp_126_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_1, i8 %add_ln497_1

]]></Node>
<StgValue><ssdm name="tmp_126_i"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="16">
<![CDATA[
:257 %zext_ln885_157 = zext i16 %tmp_126_i

]]></Node>
<StgValue><ssdm name="zext_ln885_157"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:258 %add_ln885_177 = add i17 %zext_ln885_156, i17 %zext_ln885_157

]]></Node>
<StgValue><ssdm name="add_ln885_177"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:259 %tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_177, i32 16

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="1">
<![CDATA[
:260 %zext_ln1691_174 = zext i1 %tmp_319

]]></Node>
<StgValue><ssdm name="zext_ln1691_174"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:262 %add_ln229_237 = add i16 %tmp_126_i, i16 %zext_ln1691_174

]]></Node>
<StgValue><ssdm name="add_ln229_237"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:263 %add_ln229_219 = add i16 %add_ln229_237, i16 %tmp_125_i

]]></Node>
<StgValue><ssdm name="add_ln229_219"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:266 %trunc_ln507_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_219, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln507_1"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:267 %tmp_127_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_s, i8 %add_ln497_10

]]></Node>
<StgValue><ssdm name="tmp_127_i"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="16">
<![CDATA[
:268 %zext_ln885_158 = zext i16 %tmp_127_i

]]></Node>
<StgValue><ssdm name="zext_ln885_158"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:269 %tmp_128_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_2, i8 %add_ln497_2

]]></Node>
<StgValue><ssdm name="tmp_128_i"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="17" op_0_bw="16">
<![CDATA[
:270 %zext_ln885_159 = zext i16 %tmp_128_i

]]></Node>
<StgValue><ssdm name="zext_ln885_159"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:271 %add_ln885_178 = add i17 %zext_ln885_158, i17 %zext_ln885_159

]]></Node>
<StgValue><ssdm name="add_ln885_178"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:272 %tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_178, i32 16

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1">
<![CDATA[
:273 %zext_ln1691_175 = zext i1 %tmp_320

]]></Node>
<StgValue><ssdm name="zext_ln1691_175"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:275 %add_ln229_238 = add i16 %tmp_128_i, i16 %zext_ln1691_175

]]></Node>
<StgValue><ssdm name="add_ln229_238"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:276 %add_ln229_221 = add i16 %add_ln229_238, i16 %tmp_127_i

]]></Node>
<StgValue><ssdm name="add_ln229_221"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:279 %trunc_ln507_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_221, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln507_2"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:280 %tmp_129_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_10, i8 %add_ln497_11

]]></Node>
<StgValue><ssdm name="tmp_129_i"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="16">
<![CDATA[
:281 %zext_ln885_160 = zext i16 %tmp_129_i

]]></Node>
<StgValue><ssdm name="zext_ln885_160"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:282 %tmp_130_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_3, i8 %add_ln497_3

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="17" op_0_bw="16">
<![CDATA[
:283 %zext_ln885_161 = zext i16 %tmp_130_i

]]></Node>
<StgValue><ssdm name="zext_ln885_161"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:284 %add_ln885_179 = add i17 %zext_ln885_160, i17 %zext_ln885_161

]]></Node>
<StgValue><ssdm name="add_ln885_179"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:285 %tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_179, i32 16

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1">
<![CDATA[
:286 %zext_ln1691_176 = zext i1 %tmp_321

]]></Node>
<StgValue><ssdm name="zext_ln1691_176"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:288 %add_ln229_239 = add i16 %tmp_130_i, i16 %zext_ln1691_176

]]></Node>
<StgValue><ssdm name="add_ln229_239"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:289 %add_ln229_223 = add i16 %add_ln229_239, i16 %tmp_129_i

]]></Node>
<StgValue><ssdm name="add_ln229_223"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:292 %trunc_ln507_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_223, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln507_3"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:293 %tmp_131_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_11, i8 %add_ln497_12

]]></Node>
<StgValue><ssdm name="tmp_131_i"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="17" op_0_bw="16">
<![CDATA[
:294 %zext_ln885_162 = zext i16 %tmp_131_i

]]></Node>
<StgValue><ssdm name="zext_ln885_162"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:295 %tmp_132_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_4, i8 %add_ln497_4

]]></Node>
<StgValue><ssdm name="tmp_132_i"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="17" op_0_bw="16">
<![CDATA[
:296 %zext_ln885_163 = zext i16 %tmp_132_i

]]></Node>
<StgValue><ssdm name="zext_ln885_163"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:297 %add_ln885_180 = add i17 %zext_ln885_162, i17 %zext_ln885_163

]]></Node>
<StgValue><ssdm name="add_ln885_180"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:298 %tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_180, i32 16

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="1">
<![CDATA[
:299 %zext_ln1691_177 = zext i1 %tmp_322

]]></Node>
<StgValue><ssdm name="zext_ln1691_177"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300 %add_ln229_240 = add i16 %tmp_132_i, i16 %zext_ln1691_177

]]></Node>
<StgValue><ssdm name="add_ln229_240"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:301 %add_ln229_224 = add i16 %add_ln229_240, i16 %tmp_131_i

]]></Node>
<StgValue><ssdm name="add_ln229_224"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:303 %tmp_133_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_12, i8 %add_ln497_13

]]></Node>
<StgValue><ssdm name="tmp_133_i"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="17" op_0_bw="16">
<![CDATA[
:304 %zext_ln885_165 = zext i16 %tmp_133_i

]]></Node>
<StgValue><ssdm name="zext_ln885_165"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:305 %tmp_134_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_5, i8 %add_ln497_5

]]></Node>
<StgValue><ssdm name="tmp_134_i"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="17" op_0_bw="16">
<![CDATA[
:306 %zext_ln885_166 = zext i16 %tmp_134_i

]]></Node>
<StgValue><ssdm name="zext_ln885_166"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:307 %add_ln885_181 = add i17 %zext_ln885_165, i17 %zext_ln885_166

]]></Node>
<StgValue><ssdm name="add_ln885_181"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:308 %tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_181, i32 16

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="1">
<![CDATA[
:309 %zext_ln1691_178 = zext i1 %tmp_323

]]></Node>
<StgValue><ssdm name="zext_ln1691_178"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:310 %add_ln229_241 = add i16 %tmp_134_i, i16 %zext_ln1691_178

]]></Node>
<StgValue><ssdm name="add_ln229_241"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:311 %add_ln229_225 = add i16 %add_ln229_241, i16 %tmp_133_i

]]></Node>
<StgValue><ssdm name="add_ln229_225"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:313 %tmp_135_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_13, i8 %add_ln497_14

]]></Node>
<StgValue><ssdm name="tmp_135_i"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="16">
<![CDATA[
:314 %zext_ln885_168 = zext i16 %tmp_135_i

]]></Node>
<StgValue><ssdm name="zext_ln885_168"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:315 %tmp_136_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_6, i8 %add_ln497_6

]]></Node>
<StgValue><ssdm name="tmp_136_i"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="16">
<![CDATA[
:316 %zext_ln885_169 = zext i16 %tmp_136_i

]]></Node>
<StgValue><ssdm name="zext_ln885_169"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:317 %add_ln885_182 = add i17 %zext_ln885_168, i17 %zext_ln885_169

]]></Node>
<StgValue><ssdm name="add_ln885_182"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:318 %tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_182, i32 16

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="1">
<![CDATA[
:319 %zext_ln1691_179 = zext i1 %tmp_324

]]></Node>
<StgValue><ssdm name="zext_ln1691_179"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:320 %add_ln229_242 = add i16 %tmp_136_i, i16 %zext_ln1691_179

]]></Node>
<StgValue><ssdm name="add_ln229_242"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:321 %add_ln229_226 = add i16 %add_ln229_242, i16 %tmp_135_i

]]></Node>
<StgValue><ssdm name="add_ln229_226"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:323 %tmp_137_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_14, i8 %add_ln497_15

]]></Node>
<StgValue><ssdm name="tmp_137_i"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="17" op_0_bw="16">
<![CDATA[
:324 %zext_ln885_171 = zext i16 %tmp_137_i

]]></Node>
<StgValue><ssdm name="zext_ln885_171"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:325 %tmp_138_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln497_7, i8 %add_ln497_7

]]></Node>
<StgValue><ssdm name="tmp_138_i"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="17" op_0_bw="16">
<![CDATA[
:326 %zext_ln885_172 = zext i16 %tmp_138_i

]]></Node>
<StgValue><ssdm name="zext_ln885_172"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:327 %add_ln885_183 = add i17 %zext_ln885_172, i17 %zext_ln885_171

]]></Node>
<StgValue><ssdm name="add_ln885_183"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:328 %tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_183, i32 16

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="1">
<![CDATA[
:329 %zext_ln1691_180 = zext i1 %tmp_325

]]></Node>
<StgValue><ssdm name="zext_ln1691_180"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:330 %add_ln229_243 = add i16 %tmp_137_i, i16 %zext_ln1691_180

]]></Node>
<StgValue><ssdm name="add_ln229_243"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:331 %add_ln229_227 = add i16 %add_ln229_243, i16 %tmp_138_i

]]></Node>
<StgValue><ssdm name="add_ln229_227"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="1">
<![CDATA[
:248 %zext_ln229_35 = zext i1 %tmp_318

]]></Node>
<StgValue><ssdm name="zext_ln229_35"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:251 %add_ln507_4 = add i8 %add_ln497, i8 %zext_ln229_35

]]></Node>
<StgValue><ssdm name="add_ln507_4"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:252 %add_ln507 = add i8 %add_ln507_4, i8 %add_ln497_8

]]></Node>
<StgValue><ssdm name="add_ln507"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="1">
<![CDATA[
:261 %zext_ln229_36 = zext i1 %tmp_319

]]></Node>
<StgValue><ssdm name="zext_ln229_36"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:264 %add_ln507_5 = add i8 %add_ln497_1, i8 %zext_ln229_36

]]></Node>
<StgValue><ssdm name="add_ln507_5"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:265 %add_ln507_1 = add i8 %add_ln507_5, i8 %add_ln497_9

]]></Node>
<StgValue><ssdm name="add_ln507_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="1">
<![CDATA[
:274 %zext_ln229_37 = zext i1 %tmp_320

]]></Node>
<StgValue><ssdm name="zext_ln229_37"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:277 %add_ln507_6 = add i8 %add_ln497_2, i8 %zext_ln229_37

]]></Node>
<StgValue><ssdm name="add_ln507_6"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:278 %add_ln507_2 = add i8 %add_ln507_6, i8 %add_ln497_10

]]></Node>
<StgValue><ssdm name="add_ln507_2"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="1">
<![CDATA[
:287 %zext_ln229_38 = zext i1 %tmp_321

]]></Node>
<StgValue><ssdm name="zext_ln229_38"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:290 %add_ln507_7 = add i8 %add_ln497_3, i8 %zext_ln229_38

]]></Node>
<StgValue><ssdm name="add_ln507_7"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:291 %add_ln507_3 = add i8 %add_ln507_7, i8 %add_ln497_11

]]></Node>
<StgValue><ssdm name="add_ln507_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="16">
<![CDATA[
:302 %zext_ln885_164 = zext i16 %add_ln229_224

]]></Node>
<StgValue><ssdm name="zext_ln885_164"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="16">
<![CDATA[
:312 %zext_ln885_167 = zext i16 %add_ln229_225

]]></Node>
<StgValue><ssdm name="zext_ln885_167"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="16">
<![CDATA[
:322 %zext_ln885_170 = zext i16 %add_ln229_226

]]></Node>
<StgValue><ssdm name="zext_ln885_170"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="17" op_0_bw="16">
<![CDATA[
:332 %zext_ln885_173 = zext i16 %add_ln229_227

]]></Node>
<StgValue><ssdm name="zext_ln885_173"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:333 %tmp_139_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln1, i8 %add_ln507

]]></Node>
<StgValue><ssdm name="tmp_139_i"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="16">
<![CDATA[
:334 %zext_ln885_174 = zext i16 %tmp_139_i

]]></Node>
<StgValue><ssdm name="zext_ln885_174"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:335 %add_ln885_184 = add i17 %zext_ln885_174, i17 %zext_ln885_164

]]></Node>
<StgValue><ssdm name="add_ln885_184"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:336 %tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_184, i32 16

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="1">
<![CDATA[
:337 %zext_ln1691_181 = zext i1 %tmp_326

]]></Node>
<StgValue><ssdm name="zext_ln1691_181"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:338 %add_ln229_244 = add i16 %add_ln229_224, i16 %zext_ln1691_181

]]></Node>
<StgValue><ssdm name="add_ln229_244"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:339 %add_ln229_228 = add i16 %add_ln229_244, i16 %tmp_139_i

]]></Node>
<StgValue><ssdm name="add_ln229_228"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:341 %tmp_140_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln507_1, i8 %add_ln507_1

]]></Node>
<StgValue><ssdm name="tmp_140_i"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="16">
<![CDATA[
:342 %zext_ln885_176 = zext i16 %tmp_140_i

]]></Node>
<StgValue><ssdm name="zext_ln885_176"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:343 %add_ln885_185 = add i17 %zext_ln885_176, i17 %zext_ln885_167

]]></Node>
<StgValue><ssdm name="add_ln885_185"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:344 %tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_185, i32 16

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="1">
<![CDATA[
:345 %zext_ln1691_182 = zext i1 %tmp_327

]]></Node>
<StgValue><ssdm name="zext_ln1691_182"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:346 %add_ln229_245 = add i16 %add_ln229_225, i16 %zext_ln1691_182

]]></Node>
<StgValue><ssdm name="add_ln229_245"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:347 %add_ln229_229 = add i16 %add_ln229_245, i16 %tmp_140_i

]]></Node>
<StgValue><ssdm name="add_ln229_229"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:349 %tmp_141_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln507_2, i8 %add_ln507_2

]]></Node>
<StgValue><ssdm name="tmp_141_i"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="16">
<![CDATA[
:350 %zext_ln885_178 = zext i16 %tmp_141_i

]]></Node>
<StgValue><ssdm name="zext_ln885_178"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:351 %add_ln885_186 = add i17 %zext_ln885_178, i17 %zext_ln885_170

]]></Node>
<StgValue><ssdm name="add_ln885_186"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:352 %tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_186, i32 16

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="1">
<![CDATA[
:353 %zext_ln1691_183 = zext i1 %tmp_328

]]></Node>
<StgValue><ssdm name="zext_ln1691_183"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:354 %add_ln229_246 = add i16 %add_ln229_226, i16 %zext_ln1691_183

]]></Node>
<StgValue><ssdm name="add_ln229_246"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:355 %add_ln229_230 = add i16 %add_ln229_246, i16 %tmp_141_i

]]></Node>
<StgValue><ssdm name="add_ln229_230"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:357 %tmp_142_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln507_3, i8 %add_ln507_3

]]></Node>
<StgValue><ssdm name="tmp_142_i"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="17" op_0_bw="16">
<![CDATA[
:358 %zext_ln885_180 = zext i16 %tmp_142_i

]]></Node>
<StgValue><ssdm name="zext_ln885_180"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:359 %add_ln885_187 = add i17 %zext_ln885_180, i17 %zext_ln885_173

]]></Node>
<StgValue><ssdm name="add_ln885_187"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:360 %tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_187, i32 16

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1">
<![CDATA[
:361 %zext_ln1691_184 = zext i1 %tmp_329

]]></Node>
<StgValue><ssdm name="zext_ln1691_184"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:362 %add_ln229_247 = add i16 %add_ln229_227, i16 %zext_ln1691_184

]]></Node>
<StgValue><ssdm name="add_ln229_247"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:363 %add_ln229_231 = add i16 %add_ln229_247, i16 %tmp_142_i

]]></Node>
<StgValue><ssdm name="add_ln229_231"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="17" op_0_bw="16">
<![CDATA[
:340 %zext_ln885_175 = zext i16 %add_ln229_228

]]></Node>
<StgValue><ssdm name="zext_ln885_175"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="16">
<![CDATA[
:348 %zext_ln885_177 = zext i16 %add_ln229_229

]]></Node>
<StgValue><ssdm name="zext_ln885_177"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="17" op_0_bw="16">
<![CDATA[
:356 %zext_ln885_179 = zext i16 %add_ln229_230

]]></Node>
<StgValue><ssdm name="zext_ln885_179"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="16">
<![CDATA[
:364 %zext_ln885_181 = zext i16 %add_ln229_231

]]></Node>
<StgValue><ssdm name="zext_ln885_181"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:365 %add_ln885_188 = add i17 %zext_ln885_179, i17 %zext_ln885_175

]]></Node>
<StgValue><ssdm name="add_ln885_188"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:366 %add_ln885_189 = add i17 %zext_ln885_181, i17 %zext_ln885_177

]]></Node>
<StgValue><ssdm name="add_ln885_189"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:367 %tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_188, i32 16

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1">
<![CDATA[
:368 %zext_ln1691_185 = zext i1 %tmp_330

]]></Node>
<StgValue><ssdm name="zext_ln1691_185"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:369 %add_ln229_248 = add i16 %add_ln229_228, i16 %zext_ln1691_185

]]></Node>
<StgValue><ssdm name="add_ln229_248"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:370 %add_ln229_232 = add i16 %add_ln229_248, i16 %add_ln229_230

]]></Node>
<StgValue><ssdm name="add_ln229_232"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="16">
<![CDATA[
:371 %zext_ln1691_186 = zext i16 %add_ln229_232

]]></Node>
<StgValue><ssdm name="zext_ln1691_186"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:372 %tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_189, i32 16

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="1">
<![CDATA[
:373 %zext_ln1691_187 = zext i1 %tmp_331

]]></Node>
<StgValue><ssdm name="zext_ln1691_187"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:374 %add_ln229_249 = add i16 %add_ln229_229, i16 %zext_ln1691_187

]]></Node>
<StgValue><ssdm name="add_ln229_249"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:375 %add_ln229_233 = add i16 %add_ln229_249, i16 %add_ln229_231

]]></Node>
<StgValue><ssdm name="add_ln229_233"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="17" op_0_bw="16">
<![CDATA[
:376 %zext_ln885_182 = zext i16 %add_ln229_233

]]></Node>
<StgValue><ssdm name="zext_ln885_182"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:377 %add_ln885_190 = add i17 %zext_ln885_182, i17 %zext_ln1691_186

]]></Node>
<StgValue><ssdm name="add_ln885_190"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:378 %tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_190, i32 16

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="1">
<![CDATA[
:379 %zext_ln1691_188 = zext i1 %tmp_332

]]></Node>
<StgValue><ssdm name="zext_ln1691_188"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:380 %add_ln229_250 = add i16 %add_ln229_232, i16 %zext_ln1691_188

]]></Node>
<StgValue><ssdm name="add_ln229_250"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:381 %add_ln229_234 = add i16 %add_ln229_250, i16 %add_ln229_233

]]></Node>
<StgValue><ssdm name="add_ln229_234"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:382 %r = xor i16 %add_ln229_234, i16 65535

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:383 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %txEng_tcpChecksumFifo, i16 %r

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
:384 %br_ln531 = br void %finalize_ipv4_checksum<32>.exit

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0">
<![CDATA[
finalize_ipv4_checksum<32>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
