

================================================================
== Vivado HLS Report for 'aes_shift_rows'
================================================================
* Date:           Sun Dec 12 23:30:48 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.752|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   31|   70|   31|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   30|   69|  10 ~ 23 |          -|          -|      3|    no    |
        | + Loop 1.1  |    0|    9|         3|          -|          -| 0 ~ 3 |    no    |
        | + Loop 1.2  |    2|    6|         2|          -|          -| 1 ~ 3 |    no    |
        | + Loop 1.3  |    3|    9|         3|          -|          -| 1 ~ 3 |    no    |
        | + Loop 1.4  |    0|    6|         2|          -|          -| 0 ~ 3 |    no    |
        | + Loop 1.5  |    4|    4|         1|          -|          -|      4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 11 12 
7 --> 6 
8 --> 9 6 
9 --> 10 
10 --> 8 
11 --> 6 
12 --> 12 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%round_factor_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %round_factor)" [AES-XTS/main.cpp:53]   --->   Operation 13 'read' 'round_factor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln58 = icmp eq i2 %round_factor_read, 1" [AES-XTS/main.cpp:58]   --->   Operation 14 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:55]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%temp_row_3_V_0 = phi i16 [ undef, %0 ], [ %temp_row_3_V_5, %8 ]" [AES-XTS/main.cpp:80]   --->   Operation 16 'phi' 'temp_row_3_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%temp_row_2_V_0 = phi i16 [ undef, %0 ], [ %temp_row_2_V_9, %8 ]" [AES-XTS/main.cpp:75]   --->   Operation 17 'phi' 'temp_row_2_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%temp_row_1_V_0 = phi i16 [ undef, %0 ], [ %temp_row_1_V_9, %8 ]" [AES-XTS/main.cpp:75]   --->   Operation 18 'phi' 'temp_row_1_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%temp_row_0_V_0 = phi i16 [ undef, %0 ], [ %temp_row_0_V_5, %8 ]" [AES-XTS/main.cpp:75]   --->   Operation 19 'phi' 'temp_row_0_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv20 = phi i2 [ -1, %0 ], [ %add_ln55, %8 ]" [AES-XTS/main.cpp:55]   --->   Operation 20 'phi' 'indvars_iv20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv17 = phi i3 [ 1, %0 ], [ %row_index, %8 ]"   --->   Operation 21 'phi' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln55 = icmp eq i3 %indvars_iv17, -4" [AES-XTS/main.cpp:55]   --->   Operation 22 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %9, label %arrayctor.loop.preheader" [AES-XTS/main.cpp:55]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %indvars_iv17, i2 0)" [AES-XTS/main.cpp:62]   --->   Operation 25 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %tmp_5 to i6" [AES-XTS/main.cpp:58]   --->   Operation 26 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %.preheader27.preheader, label %.preheader24.preheader" [AES-XTS/main.cpp:58]   --->   Operation 27 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader24" [AES-XTS/main.cpp:73]   --->   Operation 28 'br' <Predicate = (!icmp_ln55 & !icmp_ln58)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader27" [AES-XTS/main.cpp:60]   --->   Operation 29 'br' <Predicate = (!icmp_ln55 & icmp_ln58)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:92]   --->   Operation 30 'ret' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.75>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%temp_row_2_V_5 = phi i16 [ %temp_row_2_V_0, %.preheader24.preheader ], [ %temp_row_2_V_5_be, %.preheader24.backedge ]" [AES-XTS/main.cpp:80]   --->   Operation 31 'phi' 'temp_row_2_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%temp_row_1_V_53 = phi i16 [ %temp_row_1_V_0, %.preheader24.preheader ], [ %temp_row_1_V_53_be, %.preheader24.backedge ]" [AES-XTS/main.cpp:80]   --->   Operation 32 'phi' 'temp_row_1_V_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%temp_row_0_V_31 = phi i16 [ %temp_row_0_V_0, %.preheader24.preheader ], [ %temp_row_0_V_31_be, %.preheader24.backedge ]" [AES-XTS/main.cpp:62]   --->   Operation 33 'phi' 'temp_row_0_V_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%idx_subscript3_0 = phi i2 [ 0, %.preheader24.preheader ], [ %idx_subscript3, %.preheader24.backedge ]"   --->   Operation 34 'phi' 'idx_subscript3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i2 %idx_subscript3_0 to i3" [AES-XTS/main.cpp:73]   --->   Operation 35 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.13ns)   --->   "%icmp_ln73 = icmp eq i3 %zext_ln73, %indvars_iv17" [AES-XTS/main.cpp:73]   --->   Operation 36 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)"   --->   Operation 37 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.56ns)   --->   "%idx_subscript3 = add i2 %idx_subscript3_0, 1" [AES-XTS/main.cpp:73]   --->   Operation 38 'add' 'idx_subscript3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %.preheader.preheader, label %4" [AES-XTS/main.cpp:73]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.65ns)   --->   "%sub_ln75 = sub i3 %zext_ln73, %indvars_iv17" [AES-XTS/main.cpp:75]   --->   Operation 40 'sub' 'sub_ln75' <Predicate = (!icmp_ln73)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i3 %sub_ln75 to i6" [AES-XTS/main.cpp:75]   --->   Operation 41 'sext' 'sext_ln180' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln180_2 = add i6 %zext_ln58, %sext_ln180" [AES-XTS/main.cpp:75]   --->   Operation 42 'add' 'add_ln180_2' <Predicate = (!icmp_ln73)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i6 %add_ln180_2 to i64" [AES-XTS/main.cpp:75]   --->   Operation 43 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_1 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %sext_ln180_1" [AES-XTS/main.cpp:75]   --->   Operation 44 'getelementptr' 'state_matrix_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.32ns)   --->   "%temp_row_0_V_3 = load i16* %state_matrix_V_addr_1, align 2" [AES-XTS/main.cpp:75]   --->   Operation 45 'load' 'temp_row_0_V_3' <Predicate = (!icmp_ln73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i3 %indvars_iv17 to i2" [AES-XTS/main.cpp:80]   --->   Operation 46 'trunc' 'trunc_ln80' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:78]   --->   Operation 47 'br' <Predicate = (icmp_ln73)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%temp_row_0_V_3 = load i16* %state_matrix_V_addr_1, align 2" [AES-XTS/main.cpp:75]   --->   Operation 48 'load' 'temp_row_0_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 49 [1/1] (1.76ns)   --->   "switch i2 %idx_subscript3_0, label %branch6 [
    i2 0, label %.preheader24.backedge
    i2 1, label %branch5
  ]" [AES-XTS/main.cpp:75]   --->   Operation 49 'switch' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader24.backedge" [AES-XTS/main.cpp:75]   --->   Operation 50 'br' <Predicate = (idx_subscript3_0 == 1)> <Delay = 1.76>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader24.backedge" [AES-XTS/main.cpp:75]   --->   Operation 51 'br' <Predicate = (idx_subscript3_0 != 0 & idx_subscript3_0 != 1)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%temp_row_2_V_5_be = phi i16 [ %temp_row_0_V_3, %branch6 ], [ %temp_row_2_V_5, %branch5 ], [ %temp_row_2_V_5, %4 ]"   --->   Operation 52 'phi' 'temp_row_2_V_5_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%temp_row_1_V_53_be = phi i16 [ %temp_row_1_V_53, %branch6 ], [ %temp_row_0_V_3, %branch5 ], [ %temp_row_1_V_53, %4 ]"   --->   Operation 53 'phi' 'temp_row_1_V_53_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%temp_row_0_V_31_be = phi i16 [ %temp_row_0_V_31, %branch6 ], [ %temp_row_0_V_31, %branch5 ], [ %temp_row_0_V_3, %4 ]"   --->   Operation 54 'phi' 'temp_row_0_V_31_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader24"   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.32>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%temp_row_3_V_3 = phi i16 [ %temp_row_3_V_0, %.preheader.preheader ], [ %temp_row_3_V_3_be, %.preheader.backedge ]" [AES-XTS/main.cpp:67]   --->   Operation 56 'phi' 'temp_row_3_V_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%temp_row_2_V_7 = phi i16 [ %temp_row_2_V_5, %.preheader.preheader ], [ %temp_row_2_V_7_be, %.preheader.backedge ]" [AES-XTS/main.cpp:62]   --->   Operation 57 'phi' 'temp_row_2_V_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%temp_row_1_V_7 = phi i16 [ %temp_row_1_V_53, %.preheader.preheader ], [ %temp_row_1_V_7_be, %.preheader.backedge ]" [AES-XTS/main.cpp:62]   --->   Operation 58 'phi' 'temp_row_1_V_7' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%idx_subscript4_0 = phi i2 [ 0, %.preheader.preheader ], [ %idx_subscript4, %.preheader.backedge ]"   --->   Operation 59 'phi' 'idx_subscript4_0' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.95ns)   --->   "%icmp_ln78 = icmp eq i2 %idx_subscript4_0, %indvars_iv20" [AES-XTS/main.cpp:78]   --->   Operation 60 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln58)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)"   --->   Operation 61 'speclooptripcount' 'empty_24' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.56ns)   --->   "%idx_subscript4 = add i2 %idx_subscript4_0, 1" [AES-XTS/main.cpp:78]   --->   Operation 62 'add' 'idx_subscript4' <Predicate = (!icmp_ln58)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %.loopexit.loopexit, label %5" [AES-XTS/main.cpp:78]   --->   Operation 63 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %indvars_iv17, i2 %idx_subscript4_0)" [AES-XTS/main.cpp:80]   --->   Operation 64 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln58 & !icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i5 %tmp_7 to i64" [AES-XTS/main.cpp:80]   --->   Operation 65 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln58 & !icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_3 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_2" [AES-XTS/main.cpp:80]   --->   Operation 66 'getelementptr' 'state_matrix_V_addr_3' <Predicate = (!icmp_ln58 & !icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.32ns)   --->   "%temp_row_1_V_6 = load i16* %state_matrix_V_addr_3, align 2" [AES-XTS/main.cpp:80]   --->   Operation 67 'load' 'temp_row_1_V_6' <Predicate = (!icmp_ln58 & !icmp_ln78)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 68 [1/1] (1.56ns)   --->   "%add_ln180 = add i2 %trunc_ln80, %idx_subscript4_0" [AES-XTS/main.cpp:80]   --->   Operation 68 'add' 'add_ln180' <Predicate = (!icmp_ln58 & !icmp_ln78)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 69 'br' <Predicate = (!icmp_ln58 & icmp_ln78)> <Delay = 1.76>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%temp_row_3_V_1 = phi i16 [ %temp_row_3_V_0, %.preheader25.preheader ], [ %temp_row_3_V_1_be, %.preheader25.backedge ]" [AES-XTS/main.cpp:80]   --->   Operation 70 'phi' 'temp_row_3_V_1' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%temp_row_2_V_3 = phi i16 [ %temp_row_2_V_1, %.preheader25.preheader ], [ %temp_row_2_V_3_be, %.preheader25.backedge ]" [AES-XTS/main.cpp:75]   --->   Operation 71 'phi' 'temp_row_2_V_3' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%temp_row_1_V_3 = phi i16 [ %temp_row_1_V_1, %.preheader25.preheader ], [ %temp_row_1_V_3_be, %.preheader25.backedge ]" [AES-XTS/main.cpp:75]   --->   Operation 72 'phi' 'temp_row_1_V_3' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%idx_subscript2_0 = phi i2 [ 0, %.preheader25.preheader ], [ %idx_subscript2, %.preheader25.backedge ]"   --->   Operation 73 'phi' 'idx_subscript2_0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %idx_subscript2_0 to i3" [AES-XTS/main.cpp:65]   --->   Operation 74 'zext' 'zext_ln65' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.13ns)   --->   "%icmp_ln65 = icmp eq i3 %zext_ln65, %indvars_iv17" [AES-XTS/main.cpp:65]   --->   Operation 75 'icmp' 'icmp_ln65' <Predicate = (icmp_ln58)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)"   --->   Operation 76 'speclooptripcount' 'empty_22' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.56ns)   --->   "%idx_subscript2 = add i2 %idx_subscript2_0, 1" [AES-XTS/main.cpp:65]   --->   Operation 77 'add' 'idx_subscript2' <Predicate = (icmp_ln58)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.loopexit.loopexit57, label %3" [AES-XTS/main.cpp:65]   --->   Operation 78 'br' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %indvars_iv17, i2 %idx_subscript2_0)" [AES-XTS/main.cpp:67]   --->   Operation 79 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln58 & !icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i5 %tmp_6 to i64" [AES-XTS/main.cpp:67]   --->   Operation 80 'zext' 'zext_ln180_1' <Predicate = (icmp_ln58 & !icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_2 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_1" [AES-XTS/main.cpp:67]   --->   Operation 81 'getelementptr' 'state_matrix_V_addr_2' <Predicate = (icmp_ln58 & !icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (2.32ns)   --->   "%temp_row_1_V = load i16* %state_matrix_V_addr_2, align 2" [AES-XTS/main.cpp:67]   --->   Operation 82 'load' 'temp_row_1_V' <Predicate = (icmp_ln58 & !icmp_ln65)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 83 [1/1] (1.56ns)   --->   "%sub_ln180 = sub i2 %idx_subscript2_0, %trunc_ln67" [AES-XTS/main.cpp:67]   --->   Operation 83 'sub' 'sub_ln180' <Predicate = (icmp_ln58 & !icmp_ln65)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 84 'br' <Predicate = (icmp_ln58 & icmp_ln65)> <Delay = 1.76>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%temp_row_3_V_5 = phi i16 [ %temp_row_3_V_3, %.loopexit.loopexit ], [ %temp_row_3_V_1, %.loopexit.loopexit57 ]" [AES-XTS/main.cpp:80]   --->   Operation 85 'phi' 'temp_row_3_V_5' <Predicate = (icmp_ln58 & icmp_ln65) | (!icmp_ln58 & icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%temp_row_2_V_9 = phi i16 [ %temp_row_2_V_7, %.loopexit.loopexit ], [ %temp_row_2_V_3, %.loopexit.loopexit57 ]" [AES-XTS/main.cpp:75]   --->   Operation 86 'phi' 'temp_row_2_V_9' <Predicate = (icmp_ln58 & icmp_ln65) | (!icmp_ln58 & icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%temp_row_1_V_9 = phi i16 [ %temp_row_1_V_7, %.loopexit.loopexit ], [ %temp_row_1_V_3, %.loopexit.loopexit57 ]" [AES-XTS/main.cpp:75]   --->   Operation 87 'phi' 'temp_row_1_V_9' <Predicate = (icmp_ln58 & icmp_ln65) | (!icmp_ln58 & icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%temp_row_0_V_5 = phi i16 [ %temp_row_0_V_31, %.loopexit.loopexit ], [ %temp_row_0_V_1, %.loopexit.loopexit57 ]" [AES-XTS/main.cpp:75]   --->   Operation 88 'phi' 'temp_row_0_V_5' <Predicate = (icmp_ln58 & icmp_ln65) | (!icmp_ln58 & icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.76ns)   --->   "br label %6" [AES-XTS/main.cpp:85]   --->   Operation 89 'br' <Predicate = (icmp_ln58 & icmp_ln65) | (!icmp_ln58 & icmp_ln78)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 4.09>
ST_7 : Operation 90 [1/2] (2.32ns)   --->   "%temp_row_1_V_6 = load i16* %state_matrix_V_addr_3, align 2" [AES-XTS/main.cpp:80]   --->   Operation 90 'load' 'temp_row_1_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 91 [1/1] (1.76ns)   --->   "switch i2 %add_ln180, label %branch3 [
    i2 1, label %.preheader.backedge
    i2 -2, label %branch2
  ]" [AES-XTS/main.cpp:80]   --->   Operation 91 'switch' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 92 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES-XTS/main.cpp:80]   --->   Operation 92 'br' <Predicate = (add_ln180 == 2)> <Delay = 1.76>
ST_7 : Operation 93 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES-XTS/main.cpp:80]   --->   Operation 93 'br' <Predicate = (add_ln180 != 1 & add_ln180 != 2)> <Delay = 1.76>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%temp_row_3_V_3_be = phi i16 [ %temp_row_1_V_6, %branch3 ], [ %temp_row_3_V_3, %branch2 ], [ %temp_row_3_V_3, %5 ]"   --->   Operation 94 'phi' 'temp_row_3_V_3_be' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%temp_row_2_V_7_be = phi i16 [ %temp_row_2_V_7, %branch3 ], [ %temp_row_1_V_6, %branch2 ], [ %temp_row_2_V_7, %5 ]"   --->   Operation 95 'phi' 'temp_row_2_V_7_be' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%temp_row_1_V_7_be = phi i16 [ %temp_row_1_V_7, %branch3 ], [ %temp_row_1_V_7, %branch2 ], [ %temp_row_1_V_6, %5 ]"   --->   Operation 96 'phi' 'temp_row_1_V_7_be' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 5.75>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%temp_row_2_V_1 = phi i16 [ %temp_row_2_V_0, %.preheader27.preheader ], [ %temp_row_2_V_1_be, %.preheader27.backedge ]" [AES-XTS/main.cpp:75]   --->   Operation 98 'phi' 'temp_row_2_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%temp_row_1_V_1 = phi i16 [ %temp_row_1_V_0, %.preheader27.preheader ], [ %temp_row_1_V_1_be, %.preheader27.backedge ]" [AES-XTS/main.cpp:75]   --->   Operation 99 'phi' 'temp_row_1_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%temp_row_0_V_1 = phi i16 [ %temp_row_0_V_0, %.preheader27.preheader ], [ %temp_row_0_V_1_be, %.preheader27.backedge ]" [AES-XTS/main.cpp:75]   --->   Operation 100 'phi' 'temp_row_0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%idx_subscript_0 = phi i2 [ 0, %.preheader27.preheader ], [ %idx_subscript, %.preheader27.backedge ]"   --->   Operation 101 'phi' 'idx_subscript_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %idx_subscript_0 to i3" [AES-XTS/main.cpp:60]   --->   Operation 102 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.95ns)   --->   "%icmp_ln60 = icmp eq i2 %idx_subscript_0, %indvars_iv20" [AES-XTS/main.cpp:60]   --->   Operation 103 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)"   --->   Operation 104 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (1.56ns)   --->   "%idx_subscript = add i2 %idx_subscript_0, 1" [AES-XTS/main.cpp:60]   --->   Operation 105 'add' 'idx_subscript' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader25.preheader, label %2" [AES-XTS/main.cpp:60]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.65ns)   --->   "%add_ln62 = add i3 %zext_ln60, %indvars_iv17" [AES-XTS/main.cpp:62]   --->   Operation 107 'add' 'add_ln62' <Predicate = (!icmp_ln60)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %add_ln62 to i6" [AES-XTS/main.cpp:62]   --->   Operation 108 'zext' 'zext_ln180' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.78ns)   --->   "%add_ln180_1 = add i6 %zext_ln58, %zext_ln180" [AES-XTS/main.cpp:62]   --->   Operation 109 'add' 'add_ln180_1' <Predicate = (!icmp_ln60)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i6 %add_ln180_1 to i64" [AES-XTS/main.cpp:62]   --->   Operation 110 'zext' 'zext_ln180_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_3" [AES-XTS/main.cpp:62]   --->   Operation 111 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 112 [2/2] (2.32ns)   --->   "%temp_row_0_V = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:62]   --->   Operation 112 'load' 'temp_row_0_V' <Predicate = (!icmp_ln60)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i3 %indvars_iv17 to i2" [AES-XTS/main.cpp:67]   --->   Operation 113 'trunc' 'trunc_ln67' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.76ns)   --->   "br label %.preheader25" [AES-XTS/main.cpp:65]   --->   Operation 114 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>

State 9 <SV = 3> <Delay = 2.32>
ST_9 : Operation 115 [1/2] (2.32ns)   --->   "%temp_row_0_V = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:62]   --->   Operation 115 'load' 'temp_row_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 116 [1/1] (1.76ns)   --->   "switch i2 %idx_subscript_0, label %branch14 [
    i2 0, label %.preheader27.backedge
    i2 1, label %branch13
  ]" [AES-XTS/main.cpp:62]   --->   Operation 116 'switch' <Predicate = true> <Delay = 1.76>
ST_9 : Operation 117 [1/1] (1.76ns)   --->   "br label %.preheader27.backedge" [AES-XTS/main.cpp:62]   --->   Operation 117 'br' <Predicate = (idx_subscript_0 == 1)> <Delay = 1.76>
ST_9 : Operation 118 [1/1] (1.76ns)   --->   "br label %.preheader27.backedge" [AES-XTS/main.cpp:62]   --->   Operation 118 'br' <Predicate = (idx_subscript_0 != 0 & idx_subscript_0 != 1)> <Delay = 1.76>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%temp_row_2_V_1_be = phi i16 [ %temp_row_0_V, %branch14 ], [ %temp_row_2_V_1, %branch13 ], [ %temp_row_2_V_1, %2 ]"   --->   Operation 119 'phi' 'temp_row_2_V_1_be' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%temp_row_1_V_1_be = phi i16 [ %temp_row_1_V_1, %branch14 ], [ %temp_row_0_V, %branch13 ], [ %temp_row_1_V_1, %2 ]"   --->   Operation 120 'phi' 'temp_row_1_V_1_be' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%temp_row_0_V_1_be = phi i16 [ %temp_row_0_V_1, %branch14 ], [ %temp_row_0_V_1, %branch13 ], [ %temp_row_0_V, %2 ]"   --->   Operation 121 'phi' 'temp_row_0_V_1_be' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader27"   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 4.09>
ST_11 : Operation 123 [1/2] (2.32ns)   --->   "%temp_row_1_V = load i16* %state_matrix_V_addr_2, align 2" [AES-XTS/main.cpp:67]   --->   Operation 123 'load' 'temp_row_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_11 : Operation 124 [1/1] (1.76ns)   --->   "switch i2 %sub_ln180, label %branch11 [
    i2 1, label %.preheader25.backedge
    i2 -2, label %branch10
  ]" [AES-XTS/main.cpp:67]   --->   Operation 124 'switch' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 125 [1/1] (1.76ns)   --->   "br label %.preheader25.backedge" [AES-XTS/main.cpp:67]   --->   Operation 125 'br' <Predicate = (sub_ln180 == 2)> <Delay = 1.76>
ST_11 : Operation 126 [1/1] (1.76ns)   --->   "br label %.preheader25.backedge" [AES-XTS/main.cpp:67]   --->   Operation 126 'br' <Predicate = (sub_ln180 != 1 & sub_ln180 != 2)> <Delay = 1.76>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%temp_row_3_V_1_be = phi i16 [ %temp_row_1_V, %branch11 ], [ %temp_row_3_V_1, %branch10 ], [ %temp_row_3_V_1, %3 ]"   --->   Operation 127 'phi' 'temp_row_3_V_1_be' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%temp_row_2_V_3_be = phi i16 [ %temp_row_2_V_3, %branch11 ], [ %temp_row_1_V, %branch10 ], [ %temp_row_2_V_3, %3 ]"   --->   Operation 128 'phi' 'temp_row_2_V_3_be' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%temp_row_1_V_3_be = phi i16 [ %temp_row_1_V_3, %branch11 ], [ %temp_row_1_V_3, %branch10 ], [ %temp_row_1_V, %3 ]"   --->   Operation 129 'phi' 'temp_row_1_V_3_be' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader25"   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 4.28>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%i_chaining_1_0 = phi i3 [ 0, %.loopexit ], [ %i_chaining_1, %7 ]"   --->   Operation 131 'phi' 'i_chaining_1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (1.13ns)   --->   "%icmp_ln85 = icmp eq i3 %i_chaining_1_0, -4" [AES-XTS/main.cpp:85]   --->   Operation 132 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 133 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (1.65ns)   --->   "%i_chaining_1 = add i3 %i_chaining_1_0, 1" [AES-XTS/main.cpp:85]   --->   Operation 134 'add' 'i_chaining_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %8, label %7" [AES-XTS/main.cpp:85]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i3 %i_chaining_1_0 to i6" [AES-XTS/main.cpp:87]   --->   Operation 136 'zext' 'zext_ln180_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.78ns)   --->   "%add_ln180_3 = add i6 %zext_ln58, %zext_ln180_4" [AES-XTS/main.cpp:87]   --->   Operation 137 'add' 'add_ln180_3' <Predicate = (!icmp_ln85)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i6 %add_ln180_3 to i64" [AES-XTS/main.cpp:87]   --->   Operation 138 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_4 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_5" [AES-XTS/main.cpp:87]   --->   Operation 139 'getelementptr' 'state_matrix_V_addr_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i3 %i_chaining_1_0 to i2" [AES-XTS/main.cpp:87]   --->   Operation 140 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (1.95ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %temp_row_0_V_5, i16 %temp_row_1_V_9, i16 %temp_row_2_V_9, i16 %temp_row_3_V_5, i2 %trunc_ln180)" [AES-XTS/main.cpp:87]   --->   Operation 141 'mux' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (2.32ns)   --->   "store i16 %tmp, i16* %state_matrix_V_addr_4, align 2" [AES-XTS/main.cpp:87]   --->   Operation 142 'store' <Predicate = (!icmp_ln85)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "br label %6" [AES-XTS/main.cpp:85]   --->   Operation 143 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.65ns)   --->   "%row_index = add i3 %indvars_iv17, 1" [AES-XTS/main.cpp:55]   --->   Operation 144 'add' 'row_index' <Predicate = (icmp_ln85)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (1.56ns)   --->   "%add_ln55 = add i2 %indvars_iv20, -1" [AES-XTS/main.cpp:55]   --->   Operation 145 'add' 'add_ln55' <Predicate = (icmp_ln85)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:55]   --->   Operation 146 'br' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ round_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_factor_read     (read             ) [ 0000000000000]
icmp_ln58             (icmp             ) [ 0011111111111]
br_ln55               (br               ) [ 0111111111111]
temp_row_3_V_0        (phi              ) [ 0011111111110]
temp_row_2_V_0        (phi              ) [ 0011110011100]
temp_row_1_V_0        (phi              ) [ 0011110011100]
temp_row_0_V_0        (phi              ) [ 0011110011100]
indvars_iv20          (phi              ) [ 0011111111111]
indvars_iv17          (phi              ) [ 0011111111111]
icmp_ln55             (icmp             ) [ 0011111111111]
empty                 (speclooptripcount) [ 0000000000000]
br_ln55               (br               ) [ 0000000000000]
tmp_5                 (bitconcatenate   ) [ 0000000000000]
zext_ln58             (zext             ) [ 0001111111111]
br_ln58               (br               ) [ 0000000000000]
br_ln73               (br               ) [ 0011111111111]
br_ln60               (br               ) [ 0011111111111]
ret_ln92              (ret              ) [ 0000000000000]
temp_row_2_V_5        (phi              ) [ 0001111111110]
temp_row_1_V_53       (phi              ) [ 0001111111110]
temp_row_0_V_31       (phi              ) [ 0001111111110]
idx_subscript3_0      (phi              ) [ 0001100000000]
zext_ln73             (zext             ) [ 0000000000000]
icmp_ln73             (icmp             ) [ 0011111111111]
empty_23              (speclooptripcount) [ 0000000000000]
idx_subscript3        (add              ) [ 0011111111111]
br_ln73               (br               ) [ 0000000000000]
sub_ln75              (sub              ) [ 0000000000000]
sext_ln180            (sext             ) [ 0000000000000]
add_ln180_2           (add              ) [ 0000000000000]
sext_ln180_1          (sext             ) [ 0000000000000]
state_matrix_V_addr_1 (getelementptr    ) [ 0000100000000]
trunc_ln80            (trunc            ) [ 0010001111111]
br_ln78               (br               ) [ 0011111111111]
temp_row_0_V_3        (load             ) [ 0011111111111]
switch_ln75           (switch           ) [ 0011111111111]
br_ln75               (br               ) [ 0011111111111]
br_ln75               (br               ) [ 0011111111111]
temp_row_2_V_5_be     (phi              ) [ 0011011111111]
temp_row_1_V_53_be    (phi              ) [ 0011011111111]
temp_row_0_V_31_be    (phi              ) [ 0011011111111]
br_ln0                (br               ) [ 0011111111111]
temp_row_3_V_3        (phi              ) [ 0010001111111]
temp_row_2_V_7        (phi              ) [ 0010001111111]
temp_row_1_V_7        (phi              ) [ 0010001111111]
idx_subscript4_0      (phi              ) [ 0000001000000]
icmp_ln78             (icmp             ) [ 0011111111111]
empty_24              (speclooptripcount) [ 0000000000000]
idx_subscript4        (add              ) [ 0011111111111]
br_ln78               (br               ) [ 0000000000000]
tmp_7                 (bitconcatenate   ) [ 0000000000000]
zext_ln180_2          (zext             ) [ 0000000000000]
state_matrix_V_addr_3 (getelementptr    ) [ 0000000100000]
add_ln180             (add              ) [ 0000000100000]
br_ln0                (br               ) [ 0000000000000]
temp_row_3_V_1        (phi              ) [ 0011111100011]
temp_row_2_V_3        (phi              ) [ 0011111100011]
temp_row_1_V_3        (phi              ) [ 0011111100011]
idx_subscript2_0      (phi              ) [ 0000001000000]
zext_ln65             (zext             ) [ 0000000000000]
icmp_ln65             (icmp             ) [ 0011111111111]
empty_22              (speclooptripcount) [ 0000000000000]
idx_subscript2        (add              ) [ 0011111111111]
br_ln65               (br               ) [ 0000000000000]
tmp_6                 (bitconcatenate   ) [ 0000000000000]
zext_ln180_1          (zext             ) [ 0000000000000]
state_matrix_V_addr_2 (getelementptr    ) [ 0000000000010]
sub_ln180             (sub              ) [ 0000000000010]
br_ln0                (br               ) [ 0000000000000]
temp_row_3_V_5        (phi              ) [ 0110000000001]
temp_row_2_V_9        (phi              ) [ 0110000000001]
temp_row_1_V_9        (phi              ) [ 0110000000001]
temp_row_0_V_5        (phi              ) [ 0111111111111]
br_ln85               (br               ) [ 0011111111111]
temp_row_1_V_6        (load             ) [ 0000000000000]
switch_ln80           (switch           ) [ 0000000000000]
br_ln80               (br               ) [ 0000000000000]
br_ln80               (br               ) [ 0000000000000]
temp_row_3_V_3_be     (phi              ) [ 0011111111111]
temp_row_2_V_7_be     (phi              ) [ 0011111111111]
temp_row_1_V_7_be     (phi              ) [ 0011111111111]
br_ln0                (br               ) [ 0011111111111]
temp_row_2_V_1        (phi              ) [ 0001111111110]
temp_row_1_V_1        (phi              ) [ 0001111111110]
temp_row_0_V_1        (phi              ) [ 0001111111110]
idx_subscript_0       (phi              ) [ 0000000011000]
zext_ln60             (zext             ) [ 0000000000000]
icmp_ln60             (icmp             ) [ 0011111111111]
empty_21              (speclooptripcount) [ 0000000000000]
idx_subscript         (add              ) [ 0011111111111]
br_ln60               (br               ) [ 0000000000000]
add_ln62              (add              ) [ 0000000000000]
zext_ln180            (zext             ) [ 0000000000000]
add_ln180_1           (add              ) [ 0000000000000]
zext_ln180_3          (zext             ) [ 0000000000000]
state_matrix_V_addr   (getelementptr    ) [ 0000000001000]
trunc_ln67            (trunc            ) [ 0011111100011]
br_ln65               (br               ) [ 0011111111111]
temp_row_0_V          (load             ) [ 0011111111111]
switch_ln62           (switch           ) [ 0011111111111]
br_ln62               (br               ) [ 0011111111111]
br_ln62               (br               ) [ 0011111111111]
temp_row_2_V_1_be     (phi              ) [ 0011111110111]
temp_row_1_V_1_be     (phi              ) [ 0011111110111]
temp_row_0_V_1_be     (phi              ) [ 0011111110111]
br_ln0                (br               ) [ 0011111111111]
temp_row_1_V          (load             ) [ 0000000000000]
switch_ln67           (switch           ) [ 0000000000000]
br_ln67               (br               ) [ 0000000000000]
br_ln67               (br               ) [ 0000000000000]
temp_row_3_V_1_be     (phi              ) [ 0011111111111]
temp_row_2_V_3_be     (phi              ) [ 0011111111111]
temp_row_1_V_3_be     (phi              ) [ 0011111111111]
br_ln0                (br               ) [ 0011111111111]
i_chaining_1_0        (phi              ) [ 0000000000001]
icmp_ln85             (icmp             ) [ 0011111111111]
empty_25              (speclooptripcount) [ 0000000000000]
i_chaining_1          (add              ) [ 0011111111111]
br_ln85               (br               ) [ 0000000000000]
zext_ln180_4          (zext             ) [ 0000000000000]
add_ln180_3           (add              ) [ 0000000000000]
zext_ln180_5          (zext             ) [ 0000000000000]
state_matrix_V_addr_4 (getelementptr    ) [ 0000000000000]
trunc_ln180           (trunc            ) [ 0000000000000]
tmp                   (mux              ) [ 0000000000000]
store_ln87            (store            ) [ 0000000000000]
br_ln85               (br               ) [ 0011111111111]
row_index             (add              ) [ 0111111111111]
add_ln55              (add              ) [ 0111111111111]
br_ln55               (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_matrix_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="round_factor">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_factor"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="round_factor_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="2" slack="0"/>
<pin id="38" dir="0" index="1" bw="2" slack="0"/>
<pin id="39" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_factor_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="state_matrix_V_addr_1_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_1/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_row_0_V_3/3 temp_row_1_V_6/6 temp_row_1_V/6 temp_row_0_V/8 store_ln87/12 "/>
</bind>
</comp>

<comp id="55" class="1004" name="state_matrix_V_addr_3_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_3/6 "/>
</bind>
</comp>

<comp id="63" class="1004" name="state_matrix_V_addr_2_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_2/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="state_matrix_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="state_matrix_V_addr_4_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_4/12 "/>
</bind>
</comp>

<comp id="87" class="1005" name="temp_row_3_V_0_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="1"/>
<pin id="89" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_3_V_0 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="temp_row_3_V_0_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="16" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_3_V_0/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="temp_row_2_V_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="1"/>
<pin id="101" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="temp_row_2_V_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="16" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_0/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="temp_row_1_V_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="1"/>
<pin id="113" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="temp_row_1_V_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="16" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_0/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="temp_row_0_V_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="1"/>
<pin id="125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_0_V_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="temp_row_0_V_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="16" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_0_V_0/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvars_iv20_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="1"/>
<pin id="137" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv20 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvars_iv20_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="2" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv20/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvars_iv17_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="1"/>
<pin id="149" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv17 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvars_iv17_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="3" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv17/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="temp_row_2_V_5_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_5 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="temp_row_2_V_5_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="16" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_5/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="temp_row_1_V_53_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="1"/>
<pin id="172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_53 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="temp_row_1_V_53_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="16" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_53/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="temp_row_0_V_31_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="1"/>
<pin id="183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_0_V_31 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="temp_row_0_V_31_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="16" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_0_V_31/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="idx_subscript3_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="idx_subscript3_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="idx_subscript3_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_subscript3_0/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="temp_row_2_V_5_be_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_5_be (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="temp_row_2_V_5_be_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="16" slack="2"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="4" bw="16" slack="2"/>
<pin id="214" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_5_be/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="temp_row_1_V_53_be_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_53_be (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="temp_row_1_V_53_be_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="2"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="16" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="4" bw="16" slack="2"/>
<pin id="229" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_53_be/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="temp_row_0_V_31_be_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_0_V_31_be (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="temp_row_0_V_31_be_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="2"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="16" slack="2"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="16" slack="1"/>
<pin id="244" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_0_V_31_be/5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="temp_row_3_V_3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_3_V_3 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="temp_row_3_V_3_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="16" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_3_V_3/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="temp_row_2_V_7_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_7 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="temp_row_2_V_7_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="16" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_7/6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="temp_row_1_V_7_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_7 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="temp_row_1_V_7_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="16" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_7/6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="idx_subscript4_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="1"/>
<pin id="284" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="idx_subscript4_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="idx_subscript4_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="2" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_subscript4_0/6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="temp_row_3_V_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="temp_row_3_V_1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="2"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="16" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_3_V_1/6 "/>
</bind>
</comp>

<comp id="304" class="1005" name="temp_row_2_V_3_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="1"/>
<pin id="306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_3 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="temp_row_2_V_3_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="16" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_3/6 "/>
</bind>
</comp>

<comp id="314" class="1005" name="temp_row_1_V_3_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_3 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="temp_row_1_V_3_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="16" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_3/6 "/>
</bind>
</comp>

<comp id="324" class="1005" name="idx_subscript2_0_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="1"/>
<pin id="326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="idx_subscript2_0 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="idx_subscript2_0_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="2" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_subscript2_0/6 "/>
</bind>
</comp>

<comp id="335" class="1005" name="temp_row_3_V_5_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_3_V_5 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="temp_row_3_V_5_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="16" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_3_V_5/6 "/>
</bind>
</comp>

<comp id="348" class="1005" name="temp_row_2_V_9_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_9 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="temp_row_2_V_9_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_9/6 "/>
</bind>
</comp>

<comp id="361" class="1005" name="temp_row_1_V_9_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="1"/>
<pin id="363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_9 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="temp_row_1_V_9_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="16" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_9/6 "/>
</bind>
</comp>

<comp id="374" class="1005" name="temp_row_0_V_5_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_0_V_5 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="temp_row_0_V_5_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="16" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_0_V_5/6 "/>
</bind>
</comp>

<comp id="386" class="1005" name="temp_row_3_V_3_be_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_3_V_3_be (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="temp_row_3_V_3_be_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="16" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="4" bw="16" slack="1"/>
<pin id="396" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_3_V_3_be/7 "/>
</bind>
</comp>

<comp id="402" class="1005" name="temp_row_2_V_7_be_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_7_be (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="temp_row_2_V_7_be_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="16" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="16" slack="1"/>
<pin id="412" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_7_be/7 "/>
</bind>
</comp>

<comp id="418" class="1005" name="temp_row_1_V_7_be_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="1"/>
<pin id="420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_7_be (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="temp_row_1_V_7_be_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="16" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="4" bw="16" slack="0"/>
<pin id="428" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_7_be/7 "/>
</bind>
</comp>

<comp id="434" class="1005" name="temp_row_2_V_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="temp_row_2_V_1_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="16" slack="1"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_1/8 "/>
</bind>
</comp>

<comp id="446" class="1005" name="temp_row_1_V_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="temp_row_1_V_1_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="16" slack="1"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_1/8 "/>
</bind>
</comp>

<comp id="458" class="1005" name="temp_row_0_V_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="1"/>
<pin id="460" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="temp_row_0_V_1_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="16" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_0_V_1/8 "/>
</bind>
</comp>

<comp id="470" class="1005" name="idx_subscript_0_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="1"/>
<pin id="472" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="idx_subscript_0 (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="idx_subscript_0_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="2" slack="0"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_subscript_0/8 "/>
</bind>
</comp>

<comp id="482" class="1005" name="temp_row_2_V_1_be_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_1_be (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="temp_row_2_V_1_be_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="16" slack="2"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="4" bw="16" slack="2"/>
<pin id="492" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_1_be/10 "/>
</bind>
</comp>

<comp id="497" class="1005" name="temp_row_1_V_1_be_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_1_be (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="temp_row_1_V_1_be_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="2"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="16" slack="1"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="4" bw="16" slack="2"/>
<pin id="507" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_1_be/10 "/>
</bind>
</comp>

<comp id="512" class="1005" name="temp_row_0_V_1_be_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_0_V_1_be (phireg) "/>
</bind>
</comp>

<comp id="516" class="1004" name="temp_row_0_V_1_be_phi_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="2"/>
<pin id="518" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="16" slack="2"/>
<pin id="520" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="4" bw="16" slack="1"/>
<pin id="522" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_0_V_1_be/10 "/>
</bind>
</comp>

<comp id="527" class="1005" name="temp_row_3_V_1_be_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="1"/>
<pin id="529" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_3_V_1_be (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="temp_row_3_V_1_be_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="16" slack="1"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="4" bw="16" slack="1"/>
<pin id="537" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_3_V_1_be/11 "/>
</bind>
</comp>

<comp id="543" class="1005" name="temp_row_2_V_3_be_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="1"/>
<pin id="545" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_2_V_3_be (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="temp_row_2_V_3_be_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="1"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="16" slack="0"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="4" bw="16" slack="1"/>
<pin id="553" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_2_V_3_be/11 "/>
</bind>
</comp>

<comp id="559" class="1005" name="temp_row_1_V_3_be_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="1"/>
<pin id="561" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_1_V_3_be (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="temp_row_1_V_3_be_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="16" slack="1"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="4" bw="16" slack="0"/>
<pin id="569" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_row_1_V_3_be/11 "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_chaining_1_0_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="1"/>
<pin id="577" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_chaining_1_0 (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="i_chaining_1_0_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="3" slack="0"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_chaining_1_0/12 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln58_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln55_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_5_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln58_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln73_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="0"/>
<pin id="612" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln73_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="3" slack="1"/>
<pin id="617" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="idx_subscript3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_subscript3/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sub_ln75_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="0" index="1" bw="3" slack="1"/>
<pin id="629" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln180_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln180_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="1"/>
<pin id="638" dir="0" index="1" bw="3" slack="0"/>
<pin id="639" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln180_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_1/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln80_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln78_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="0" index="1" bw="2" slack="2"/>
<pin id="653" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="idx_subscript4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_subscript4/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="0"/>
<pin id="664" dir="0" index="1" bw="3" slack="2"/>
<pin id="665" dir="0" index="2" bw="2" slack="0"/>
<pin id="666" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln180_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln180_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="1"/>
<pin id="677" dir="0" index="1" bw="2" slack="0"/>
<pin id="678" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln65_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln65_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="0" index="1" bw="3" slack="2"/>
<pin id="687" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="idx_subscript2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_subscript2/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_6_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="3" slack="2"/>
<pin id="699" dir="0" index="2" bw="2" slack="0"/>
<pin id="700" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln180_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sub_ln180_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="0" index="1" bw="2" slack="1"/>
<pin id="712" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln60_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="0"/>
<pin id="716" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln60_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="0" index="1" bw="2" slack="1"/>
<pin id="721" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="idx_subscript_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_subscript/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln62_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="0"/>
<pin id="732" dir="0" index="1" bw="3" slack="1"/>
<pin id="733" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln180_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="0"/>
<pin id="738" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln180_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="1"/>
<pin id="742" dir="0" index="1" bw="3" slack="0"/>
<pin id="743" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln180_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="6" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln67_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="1"/>
<pin id="752" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln85_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="0"/>
<pin id="756" dir="0" index="1" bw="3" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/12 "/>
</bind>
</comp>

<comp id="760" class="1004" name="i_chaining_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_chaining_1/12 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln180_4_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="3" slack="0"/>
<pin id="768" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_4/12 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln180_3_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="3"/>
<pin id="772" dir="0" index="1" bw="3" slack="0"/>
<pin id="773" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_3/12 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln180_5_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="6" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/12 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln180_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="0"/>
<pin id="782" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/12 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="0" index="1" bw="16" slack="1"/>
<pin id="787" dir="0" index="2" bw="16" slack="1"/>
<pin id="788" dir="0" index="3" bw="16" slack="1"/>
<pin id="789" dir="0" index="4" bw="16" slack="1"/>
<pin id="790" dir="0" index="5" bw="2" slack="0"/>
<pin id="791" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="row_index_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="3" slack="3"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_index/12 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln55_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="3"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/12 "/>
</bind>
</comp>

<comp id="811" class="1005" name="icmp_ln58_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln58_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="1"/>
<pin id="820" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="828" class="1005" name="idx_subscript3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="2" slack="0"/>
<pin id="830" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="idx_subscript3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="state_matrix_V_addr_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="1"/>
<pin id="835" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="trunc_ln80_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="1"/>
<pin id="840" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80 "/>
</bind>
</comp>

<comp id="843" class="1005" name="temp_row_0_V_3_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="1"/>
<pin id="845" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_0_V_3 "/>
</bind>
</comp>

<comp id="853" class="1005" name="idx_subscript4_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="0"/>
<pin id="855" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="idx_subscript4 "/>
</bind>
</comp>

<comp id="858" class="1005" name="state_matrix_V_addr_3_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="1"/>
<pin id="860" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_3 "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln180_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="1"/>
<pin id="865" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="870" class="1005" name="idx_subscript2_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="2" slack="0"/>
<pin id="872" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="idx_subscript2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="state_matrix_V_addr_2_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="4" slack="1"/>
<pin id="877" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="sub_ln180_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="1"/>
<pin id="882" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="sub_ln180 "/>
</bind>
</comp>

<comp id="887" class="1005" name="idx_subscript_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="0"/>
<pin id="889" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="idx_subscript "/>
</bind>
</comp>

<comp id="892" class="1005" name="state_matrix_V_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="4" slack="1"/>
<pin id="894" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln67_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="1"/>
<pin id="899" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="902" class="1005" name="temp_row_0_V_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_row_0_V "/>
</bind>
</comp>

<comp id="912" class="1005" name="i_chaining_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="0"/>
<pin id="914" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_chaining_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="row_index_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="3" slack="1"/>
<pin id="919" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_index "/>
</bind>
</comp>

<comp id="922" class="1005" name="add_ln55_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="1"/>
<pin id="924" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="26" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="55" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="168"><net_src comp="99" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="179"><net_src comp="111" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="190"><net_src comp="123" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="216"><net_src comp="159" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="159" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="218"><net_src comp="208" pin="6"/><net_sink comp="204" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="231"><net_src comp="170" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="170" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="233"><net_src comp="223" pin="6"/><net_sink comp="219" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="246"><net_src comp="181" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="181" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="238" pin="6"/><net_sink comp="234" pin=0"/></net>

<net id="258"><net_src comp="87" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="269"><net_src comp="159" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="280"><net_src comp="170" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="302"><net_src comp="87" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="313"><net_src comp="307" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="323"><net_src comp="317" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="345"><net_src comp="252" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="296" pin="4"/><net_sink comp="339" pin=2"/></net>

<net id="347"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="358"><net_src comp="263" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="307" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="371"><net_src comp="274" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="317" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="365" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="384"><net_src comp="181" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="378" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="398"><net_src comp="49" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="249" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="249" pin="1"/><net_sink comp="390" pin=4"/></net>

<net id="401"><net_src comp="390" pin="6"/><net_sink comp="386" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="414"><net_src comp="260" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="49" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="260" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="417"><net_src comp="406" pin="6"/><net_sink comp="402" pin=0"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="430"><net_src comp="271" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="271" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="49" pin="3"/><net_sink comp="422" pin=4"/></net>

<net id="433"><net_src comp="422" pin="6"/><net_sink comp="418" pin=0"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="444"><net_src comp="99" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="438" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="456"><net_src comp="111" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="450" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="468"><net_src comp="123" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="474" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="494"><net_src comp="434" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="434" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="496"><net_src comp="486" pin="6"/><net_sink comp="482" pin=0"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="509"><net_src comp="446" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="446" pin="1"/><net_sink comp="501" pin=4"/></net>

<net id="511"><net_src comp="501" pin="6"/><net_sink comp="497" pin=0"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="524"><net_src comp="458" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="458" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="516" pin="6"/><net_sink comp="512" pin=0"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="539"><net_src comp="49" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="293" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="293" pin="1"/><net_sink comp="531" pin=4"/></net>

<net id="542"><net_src comp="531" pin="6"/><net_sink comp="527" pin=0"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="555"><net_src comp="304" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="49" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="304" pin="1"/><net_sink comp="547" pin=4"/></net>

<net id="558"><net_src comp="547" pin="6"/><net_sink comp="543" pin=0"/></net>

<net id="562"><net_src comp="559" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="571"><net_src comp="314" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="314" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="573"><net_src comp="49" pin="3"/><net_sink comp="563" pin=4"/></net>

<net id="574"><net_src comp="563" pin="6"/><net_sink comp="559" pin=0"/></net>

<net id="578"><net_src comp="30" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="590"><net_src comp="36" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="6" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="151" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="14" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="20" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="151" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="22" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="196" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="147" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="196" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="6" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="610" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="147" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="649"><net_src comp="147" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="286" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="135" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="286" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="6" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="20" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="147" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="286" pin="4"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="679"><net_src comp="286" pin="4"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="328" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="147" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="328" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="6" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="20" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="147" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="328" pin="4"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="713"><net_src comp="328" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="474" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="474" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="135" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="474" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="6" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="714" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="147" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="740" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="753"><net_src comp="147" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="579" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="14" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="579" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="12" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="579" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="783"><net_src comp="579" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="792"><net_src comp="34" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="374" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="361" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="795"><net_src comp="348" pin="1"/><net_sink comp="784" pin=3"/></net>

<net id="796"><net_src comp="335" pin="1"/><net_sink comp="784" pin=4"/></net>

<net id="797"><net_src comp="780" pin="1"/><net_sink comp="784" pin=5"/></net>

<net id="798"><net_src comp="784" pin="6"/><net_sink comp="49" pin=1"/></net>

<net id="803"><net_src comp="147" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="12" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="135" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="10" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="586" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="606" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="831"><net_src comp="620" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="836"><net_src comp="42" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="841"><net_src comp="646" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="846"><net_src comp="49" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="856"><net_src comp="656" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="861"><net_src comp="55" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="866"><net_src comp="675" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="873"><net_src comp="690" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="878"><net_src comp="63" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="883"><net_src comp="709" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="890"><net_src comp="724" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="895"><net_src comp="71" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="900"><net_src comp="750" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="905"><net_src comp="49" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="915"><net_src comp="760" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="920"><net_src comp="799" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="925"><net_src comp="805" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="139" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_matrix_V | {12 }
 - Input state : 
	Port: aes_shift_rows : state_matrix_V | {3 4 6 7 8 9 11 }
	Port: aes_shift_rows : round_factor | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln55 : 1
		br_ln55 : 2
		tmp_5 : 1
		zext_ln58 : 2
	State 3
		zext_ln73 : 1
		icmp_ln73 : 2
		idx_subscript3 : 1
		br_ln73 : 3
		sub_ln75 : 2
		sext_ln180 : 3
		add_ln180_2 : 4
		sext_ln180_1 : 5
		state_matrix_V_addr_1 : 6
		temp_row_0_V_3 : 7
	State 4
	State 5
	State 6
		icmp_ln78 : 1
		idx_subscript4 : 1
		br_ln78 : 2
		tmp_7 : 1
		zext_ln180_2 : 2
		state_matrix_V_addr_3 : 3
		temp_row_1_V_6 : 4
		add_ln180 : 1
		zext_ln65 : 1
		icmp_ln65 : 2
		idx_subscript2 : 1
		br_ln65 : 3
		tmp_6 : 1
		zext_ln180_1 : 2
		state_matrix_V_addr_2 : 3
		temp_row_1_V : 4
		sub_ln180 : 1
		temp_row_3_V_5 : 1
		temp_row_2_V_9 : 1
		temp_row_1_V_9 : 1
		temp_row_0_V_5 : 1
	State 7
		temp_row_3_V_3_be : 1
		temp_row_2_V_7_be : 1
		temp_row_1_V_7_be : 1
	State 8
		zext_ln60 : 1
		icmp_ln60 : 1
		idx_subscript : 1
		br_ln60 : 2
		add_ln62 : 2
		zext_ln180 : 3
		add_ln180_1 : 4
		zext_ln180_3 : 5
		state_matrix_V_addr : 6
		temp_row_0_V : 7
	State 9
	State 10
	State 11
		temp_row_3_V_1_be : 1
		temp_row_2_V_3_be : 1
		temp_row_1_V_3_be : 1
	State 12
		icmp_ln85 : 1
		i_chaining_1 : 1
		br_ln85 : 2
		zext_ln180_4 : 1
		add_ln180_3 : 2
		zext_ln180_5 : 3
		state_matrix_V_addr_4 : 4
		trunc_ln180 : 1
		tmp : 2
		store_ln87 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |     idx_subscript3_fu_620    |    0    |    10   |
|          |      add_ln180_2_fu_636      |    0    |    15   |
|          |     idx_subscript4_fu_656    |    0    |    10   |
|          |       add_ln180_fu_675       |    0    |    10   |
|          |     idx_subscript2_fu_690    |    0    |    10   |
|    add   |     idx_subscript_fu_724     |    0    |    10   |
|          |        add_ln62_fu_730       |    0    |    12   |
|          |      add_ln180_1_fu_740      |    0    |    15   |
|          |      i_chaining_1_fu_760     |    0    |    12   |
|          |      add_ln180_3_fu_770      |    0    |    15   |
|          |       row_index_fu_799       |    0    |    12   |
|          |        add_ln55_fu_805       |    0    |    10   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln58_fu_586       |    0    |    8    |
|          |       icmp_ln55_fu_592       |    0    |    9    |
|          |       icmp_ln73_fu_614       |    0    |    9    |
|   icmp   |       icmp_ln78_fu_650       |    0    |    8    |
|          |       icmp_ln65_fu_684       |    0    |    9    |
|          |       icmp_ln60_fu_718       |    0    |    8    |
|          |       icmp_ln85_fu_754       |    0    |    9    |
|----------|------------------------------|---------|---------|
|    sub   |        sub_ln75_fu_626       |    0    |    12   |
|          |       sub_ln180_fu_709       |    0    |    10   |
|----------|------------------------------|---------|---------|
|    mux   |          tmp_fu_784          |    0    |    21   |
|----------|------------------------------|---------|---------|
|   read   | round_factor_read_read_fu_36 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_5_fu_598         |    0    |    0    |
|bitconcatenate|         tmp_7_fu_662         |    0    |    0    |
|          |         tmp_6_fu_696         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln58_fu_606       |    0    |    0    |
|          |       zext_ln73_fu_610       |    0    |    0    |
|          |      zext_ln180_2_fu_670     |    0    |    0    |
|          |       zext_ln65_fu_680       |    0    |    0    |
|   zext   |      zext_ln180_1_fu_704     |    0    |    0    |
|          |       zext_ln60_fu_714       |    0    |    0    |
|          |       zext_ln180_fu_736      |    0    |    0    |
|          |      zext_ln180_3_fu_745     |    0    |    0    |
|          |      zext_ln180_4_fu_766     |    0    |    0    |
|          |      zext_ln180_5_fu_775     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln180_fu_632      |    0    |    0    |
|          |      sext_ln180_1_fu_641     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       trunc_ln80_fu_646      |    0    |    0    |
|   trunc  |       trunc_ln67_fu_750      |    0    |    0    |
|          |      trunc_ln180_fu_780      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   244   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln180_reg_863      |    2   |
|       add_ln55_reg_922      |    2   |
|    i_chaining_1_0_reg_575   |    3   |
|     i_chaining_1_reg_912    |    3   |
|      icmp_ln58_reg_811      |    1   |
|   idx_subscript2_0_reg_324  |    2   |
|    idx_subscript2_reg_870   |    2   |
|   idx_subscript3_0_reg_192  |    2   |
|    idx_subscript3_reg_828   |    2   |
|   idx_subscript4_0_reg_282  |    2   |
|    idx_subscript4_reg_853   |    2   |
|   idx_subscript_0_reg_470   |    2   |
|    idx_subscript_reg_887    |    2   |
|     indvars_iv17_reg_147    |    3   |
|     indvars_iv20_reg_135    |    2   |
|      row_index_reg_917      |    3   |
|state_matrix_V_addr_1_reg_833|    4   |
|state_matrix_V_addr_2_reg_875|    4   |
|state_matrix_V_addr_3_reg_858|    4   |
| state_matrix_V_addr_reg_892 |    4   |
|      sub_ln180_reg_880      |    2   |
|    temp_row_0_V_0_reg_123   |   16   |
|  temp_row_0_V_1_be_reg_512  |   16   |
|    temp_row_0_V_1_reg_458   |   16   |
|  temp_row_0_V_31_be_reg_234 |   16   |
|   temp_row_0_V_31_reg_181   |   16   |
|    temp_row_0_V_3_reg_843   |   16   |
|    temp_row_0_V_5_reg_374   |   16   |
|     temp_row_0_V_reg_902    |   16   |
|    temp_row_1_V_0_reg_111   |   16   |
|  temp_row_1_V_1_be_reg_497  |   16   |
|    temp_row_1_V_1_reg_446   |   16   |
|  temp_row_1_V_3_be_reg_559  |   16   |
|    temp_row_1_V_3_reg_314   |   16   |
|  temp_row_1_V_53_be_reg_219 |   16   |
|   temp_row_1_V_53_reg_170   |   16   |
|  temp_row_1_V_7_be_reg_418  |   16   |
|    temp_row_1_V_7_reg_271   |   16   |
|    temp_row_1_V_9_reg_361   |   16   |
|    temp_row_2_V_0_reg_99    |   16   |
|  temp_row_2_V_1_be_reg_482  |   16   |
|    temp_row_2_V_1_reg_434   |   16   |
|  temp_row_2_V_3_be_reg_543  |   16   |
|    temp_row_2_V_3_reg_304   |   16   |
|  temp_row_2_V_5_be_reg_204  |   16   |
|    temp_row_2_V_5_reg_159   |   16   |
|  temp_row_2_V_7_be_reg_402  |   16   |
|    temp_row_2_V_7_reg_260   |   16   |
|    temp_row_2_V_9_reg_348   |   16   |
|    temp_row_3_V_0_reg_87    |   16   |
|  temp_row_3_V_1_be_reg_527  |   16   |
|    temp_row_3_V_1_reg_293   |   16   |
|  temp_row_3_V_3_be_reg_386  |   16   |
|    temp_row_3_V_3_reg_249   |   16   |
|    temp_row_3_V_5_reg_335   |   16   |
|      trunc_ln67_reg_897     |    2   |
|      trunc_ln80_reg_838     |    2   |
|      zext_ln58_reg_818      |    6   |
+-----------------------------+--------+
|            Total            |   607  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_49     |  p0  |   9  |   4  |   36   ||    44   |
|   temp_row_3_V_0_reg_87  |  p0  |   2  |  16  |   32   ||    9    |
|   temp_row_2_V_0_reg_99  |  p0  |   2  |  16  |   32   ||    9    |
|  temp_row_1_V_0_reg_111  |  p0  |   2  |  16  |   32   ||    9    |
|  temp_row_0_V_0_reg_123  |  p0  |   2  |  16  |   32   ||    9    |
|   indvars_iv20_reg_135   |  p0  |   2  |   2  |    4   ||    9    |
|   indvars_iv17_reg_147   |  p0  |   2  |   3  |    6   ||    9    |
| idx_subscript3_0_reg_192 |  p0  |   2  |   2  |    4   ||    9    |
|  idx_subscript_0_reg_470 |  p0  |   2  |   2  |    4   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   182  || 16.1781 ||   116   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   244  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   16   |    -   |   116  |
|  Register |    -   |   607  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   607  |   360  |
+-----------+--------+--------+--------+
