{
  "sha": "9d95b8e9d631e76eb152c86003db6b89e913bdd9",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OWQ5NWI4ZTlkNjMxZTc2ZWIxNTJjODYwMDNkYjZiODllOTEzYmRkOQ==",
  "commit": {
    "author": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-05-14T10:26:26Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-05-14T10:26:26Z"
    },
    "message": "Update Swedish translation for the gas sub-directory and a new Serbian translation for the gold sub-directory.",
    "tree": {
      "sha": "e041d8296a07779e6ebe66baf48ff5f2bc1ac79e",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/e041d8296a07779e6ebe66baf48ff5f2bc1ac79e"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/9d95b8e9d631e76eb152c86003db6b89e913bdd9",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9d95b8e9d631e76eb152c86003db6b89e913bdd9",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/9d95b8e9d631e76eb152c86003db6b89e913bdd9",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9d95b8e9d631e76eb152c86003db6b89e913bdd9/comments",
  "author": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "fc46e8bd351bf9b4eef5110f5ef6f30f8bd57739",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/fc46e8bd351bf9b4eef5110f5ef6f30f8bd57739",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/fc46e8bd351bf9b4eef5110f5ef6f30f8bd57739"
    }
  ],
  "stats": {
    "total": 4846,
    "additions": 4456,
    "deletions": 390
  },
  "files": [
    {
      "sha": "3a1f406fd8298675364554a701e052617585c87a",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9d95b8e9d631e76eb152c86003db6b89e913bdd9/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9d95b8e9d631e76eb152c86003db6b89e913bdd9/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=9d95b8e9d631e76eb152c86003db6b89e913bdd9",
      "patch": "@@ -1,3 +1,7 @@\n+2020-05-14  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/sv.po: Updated Swedish translation.\n+\n 2020-05-11  Alan Modra  <amodra@gmail.com>\n \n \t* testsuite/gas/ppc/scalarquad.d,"
    },
    {
      "sha": "c891c625403ea35c1cf71755e1664baad20bc46b",
      "filename": "gas/po/sv.po",
      "status": "modified",
      "additions": 231,
      "deletions": 390,
      "changes": 621,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9d95b8e9d631e76eb152c86003db6b89e913bdd9/gas/po/sv.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9d95b8e9d631e76eb152c86003db6b89e913bdd9/gas/po/sv.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/po/sv.po?ref=9d95b8e9d631e76eb152c86003db6b89e913bdd9",
      "patch": "@@ -20,7 +20,7 @@ msgstr \"\"\n \"Project-Id-Version: gas 2.33.90\\n\"\n \"Report-Msgid-Bugs-To: bug-binutils@gnu.org\\n\"\n \"POT-Creation-Date: 2020-01-18 14:02+0000\\n\"\n-\"PO-Revision-Date: 2020-05-05 04:48+0800\\n\"\n+\"PO-Revision-Date: 2020-05-14 00:50+0800\\n\"\n \"Last-Translator: Sebastian Rasmussen <sebras@gmail.com>\\n\"\n \"Language-Team: Swedish <tp-sv-list@lists.sourceforge.net>\\n\"\n \"Language: sv\\n\"\n@@ -551,10 +551,9 @@ msgid \"failed to read instruction table %s\\n\"\n msgstr \"misslyckades med att l\u00e4sa instruktionstabellen %s\\n\"\n \n #: as.c:847\n-#, fuzzy, c-format\n-#| msgid \"Invalid --size-check= option: `%s'\"\n+#, c-format\n msgid \"Invalid --gdwarf-cie-version `%s'\"\n-msgstr \"Ogiltig --size-check=-flagga: \u201d%s\u201d\"\n+msgstr \"Ogiltig --gdwarf-cie-version \u201d%s\u201d\"\n \n #: as.c:925\n #, c-format\n@@ -765,16 +764,12 @@ msgid \"cannot create floating-point number\"\n msgstr \"kan inte skapa flyttalsnummer\"\n \n #: config/atof-ieee.c:318\n-#, fuzzy\n-#| msgid \"NaNs are not supported by this target\\n\"\n msgid \"NaNs are not supported by this target\"\n-msgstr \"NaN st\u00f6ds inte av detta m\u00e5l\\n\"\n+msgstr \"NaN st\u00f6ds inte av detta m\u00e5l\"\n \n #: config/atof-ieee.c:362 config/atof-ieee.c:407\n-#, fuzzy\n-#| msgid \"Infinities are not supported by this target\\n\"\n msgid \"Infinities are not supported by this target\"\n-msgstr \"O\u00e4ndligheter st\u00f6ds inte av detta m\u00e5l\\n\"\n+msgstr \"O\u00e4ndligheter st\u00f6ds inte av detta m\u00e5l\"\n \n #: config/atof-ieee.c:829 config/atof-vax.c:449 config/tc-arm.c:1294\n #: config/tc-ia64.c:11603 config/tc-tic30.c:1263 config/tc-tic4x.c:2583\n@@ -984,10 +979,9 @@ msgid \"missing name\"\n msgstr \"saknar namn\"\n \n #: config/obj-elf.c:1050\n-#, fuzzy, c-format\n-#| msgid \"address calculation needs a strongly defined nearby symbol\"\n+#, c-format\n msgid \"section name '%s' already defined as another symbol\"\n-msgstr \"adressutr\u00e4kning beh\u00f6ver en v\u00e4ldefinierad n\u00e4rliggande symbol\"\n+msgstr \"sektionsnamn \u201d%s\u201d redan definierat som en annan symbol\"\n \n #: config/obj-elf.c:1143\n msgid \"invalid merge entity size\"\n@@ -1020,10 +1014,8 @@ msgid \"SHF_ALLOC isn't set for GNU_MBIND section: %s\"\n msgstr \"SHF_ALLOC \u00e4r inte satt f\u00f6r GNU_MBIND-sektion: %s\"\n \n #: config/obj-elf.c:1256\n-#, fuzzy\n-#| msgid \"symbol type \\\"%s\\\" is supported only by GNU and FreeBSD targets\"\n msgid \"GNU_MBIND section is supported only by GNU and FreeBSD targets\"\n-msgstr \"st\u00f6d f\u00f6r symboltyp \u201d%s\u201d finns bara f\u00f6r GNU- och FreeBSD-m\u00e5l\"\n+msgstr \"GNU_MBIND-sektion st\u00f6ds endast f\u00f6r GNU och FreeBSD-m\u00e5l\"\n \n #: config/obj-elf.c:1359\n msgid \".previous without corresponding .section; ignored\"\n@@ -1120,10 +1112,9 @@ msgid \"unrecognized symbol type \\\"%s\\\"\"\n msgstr \"symboltyp \u201d%s\u201d st\u00f6ds inte\"\n \n #: config/obj-elf.c:2117\n-#, fuzzy, c-format\n-#| msgid \"`%s' can't be equated to common symbol `%s'\"\n+#, c-format\n msgid \"cannot change type of common symbol '%s'\"\n-msgstr \"\u201d%s\u201d kan inte likst\u00e4llas med allm\u00e4n symbol \u201d%s\u201d\"\n+msgstr \"kan inte \u00e4ndra typ f\u00f6r allm\u00e4n symbol \u201d%s\u201d\"\n \n #: config/obj-elf.c:2129\n #, c-format\n@@ -1482,10 +1473,8 @@ msgid \"bad segment\"\n msgstr \"felaktigt segment\"\n \n #: config/tc-aarch64.c:651 config/tc-arm.c:1234\n-#, fuzzy\n-#| msgid \"Invalid floating point number\"\n msgid \"invalid floating point number\"\n-msgstr \"Ogiltigt flyttalsnummer\"\n+msgstr \"ogiltigt flyttalsnummer\"\n \n #: config/tc-aarch64.c:882\n #, c-format\n@@ -3182,10 +3171,8 @@ msgid \"XScale accumulator register expected\"\n msgstr \"XScale-ackumulatorregister f\u00f6rv\u00e4ntades\"\n \n #: config/tc-arm.c:707\n-#, fuzzy\n-#| msgid \"SVE vector register expected\"\n msgid \"MVE vector register expected\"\n-msgstr \"SVE-vektorregister f\u00f6rv\u00e4ntades\"\n+msgstr \"MVE-vektorregister f\u00f6rv\u00e4ntades\"\n \n #. For score5u : div/mul will pop warning message, mmu/alw/asw will pop error message.\n #: config/tc-arm.c:873 config/tc-score.c:259\n@@ -3233,20 +3220,16 @@ msgid \"branch must be last instruction in IT block\"\n msgstr \"gren m\u00e5ste vara sista instruktion i IT-block\"\n \n #: config/tc-arm.c:884\n-#, fuzzy\n-#| msgid \"%s out of domain (%d is not a multiple of %d)\"\n msgid \"branch out of range or not a multiple of 2\"\n-msgstr \"%s utanf\u00f6r intervall (%d \u00e4r inte en multipel av %d)\"\n+msgstr \"gren utanf\u00f6r intervall eller inte en multipel av 2\"\n \n #: config/tc-arm.c:885\n msgid \"instruction not allowed in IT block\"\n msgstr \"instruktion inte till\u00e5ten i IT-block\"\n \n #: config/tc-arm.c:886\n-#, fuzzy\n-#| msgid \"No instruction or missing opcode.\"\n msgid \"instruction missing MVE vector predication code\"\n-msgstr \"Ingen instruktion eller s\u00e5 saknas opkod.\"\n+msgstr \"instruktion saknar MVE-vektorvillkorskod\"\n \n #: config/tc-arm.c:887\n msgid \"selected FPU does not support instruction\"\n@@ -3257,20 +3240,16 @@ msgid \"thumb conditional instruction should be in IT block\"\n msgstr \"villkorad thumb-instruktion b\u00f6r vara i IT-block\"\n \n #: config/tc-arm.c:890\n-#, fuzzy\n-#| msgid \"thumb conditional instruction should be in IT block\"\n msgid \"vector predicated instruction should be in VPT/VPST block\"\n-msgstr \"villkorad thumb-instruktion b\u00f6r vara i IT-block\"\n+msgstr \"vektorvillkorad instruktion b\u00f6r vara i VPT/VPST-block\"\n \n #: config/tc-arm.c:891\n msgid \"incorrect condition in IT block\"\n msgstr \"felaktigt villkor i IT-block\"\n \n #: config/tc-arm.c:892\n-#, fuzzy\n-#| msgid \"incorrect condition in IT block\"\n msgid \"incorrect condition in VPT/VPST block\"\n-msgstr \"felaktigt villkor i IT-block\"\n+msgstr \"felaktigt villkor i VPT/VPST-block\"\n \n #: config/tc-arm.c:893\n msgid \"IT falling in the range of a previous IT block\"\n@@ -3293,10 +3272,8 @@ msgid \"selected processor does not support fp16 instruction\"\n msgstr \"vald processor har inte st\u00f6d f\u00f6r fp16-instruktion\"\n \n #: config/tc-arm.c:901\n-#, fuzzy\n-#| msgid \"selected processor does not support fp16 instruction\"\n msgid \"selected processor does not support bf16 instruction\"\n-msgstr \"vald processor har inte st\u00f6d f\u00f6r fp16-instruktion\"\n+msgstr \"vald processor har inte st\u00f6d f\u00f6r bf16-instruktion\"\n \n #: config/tc-arm.c:902\n msgid \"using \"\n@@ -3323,10 +3300,8 @@ msgid \"Warning: instruction is UNPREDICTABLE with SP operand\"\n msgstr \"Varning: instruktion \u00e4r OTILLF\u00d6RLITLIG med SP-operand\"\n \n #: config/tc-arm.c:912\n-#, fuzzy\n-#| msgid \"bad type in Neon instruction\"\n msgid \"bad type in SIMD instruction\"\n-msgstr \"felaktig typ i Neon-instruktion\"\n+msgstr \"felaktig typ i SIMD-instruktion\"\n \n #: config/tc-arm.c:914\n msgid \"GAS auto-detection mode and -march=all is deprecated for MVE, please use a valid -march or -mcpu option.\"\n@@ -3341,10 +3316,8 @@ msgid \"bad element type for instruction\"\n msgstr \"felaktig elementtyp f\u00f6r instruktion\"\n \n #: config/tc-arm.c:919\n-#, fuzzy\n-#| msgid \"SVE vector register expected\"\n msgid \"MVE vector register Q[0..7] expected\"\n-msgstr \"SVE-vektorregister f\u00f6rv\u00e4ntades\"\n+msgstr \"MVE-vektorregister Q[0..7] f\u00f6rv\u00e4ntades\"\n \n #: config/tc-arm.c:1139\n msgid \"immediate expression requires a # prefix\"\n@@ -3368,10 +3341,8 @@ msgid \"bad size %d in type specifier\"\n msgstr \"felaktig storlek %d i typespecificerare\"\n \n #: config/tc-arm.c:1539\n-#, fuzzy\n-#| msgid \"unexpected character `%c' in element size\"\n msgid \"unexpected type character `b' -- did you mean `bf'?\"\n-msgstr \"ov\u00e4ntat tecken \u201d%c\u201d i elementstorlek\"\n+msgstr \"ov\u00e4ntat typtecken \u201db\u201d, menade du \u201dbf\u201d?\"\n \n #: config/tc-arm.c:1546\n #, c-format\n@@ -3387,10 +3358,8 @@ msgid \"vector type expected\"\n msgstr \"vektortyp f\u00f6rv\u00e4ntades\"\n \n #: config/tc-arm.c:1728\n-#, fuzzy\n-#| msgid \"expected EP register\"\n msgid \"expected MVE register [q0..q7]\"\n-msgstr \"f\u00f6rv\u00e4ntade EP-register\"\n+msgstr \"f\u00f6rv\u00e4ntade MVE-register [q0..q7]\"\n \n #: config/tc-arm.c:1748\n msgid \"can't redefine type for operand\"\n@@ -3422,10 +3391,8 @@ msgid \"scalar index out of range\"\n msgstr \"skal\u00e4rindex utanf\u00f6r intervall\"\n \n #: config/tc-arm.c:1961\n-#, fuzzy\n-#| msgid \"'APSR', 'CPSR' or 'SPSR' expected\"\n msgid \"r0-r12, lr or APSR expected\"\n-msgstr \"\u201dAPSR\u201d, \u201dCPSR\u201d eller \u201dSPSR\u201d f\u00f6rv\u00e4ntades\"\n+msgstr \"r0-r12, lr eller APSR f\u00f6rv\u00e4ntades\"\n \n #: config/tc-arm.c:1980\n msgid \"bad range in register list\"\n@@ -3453,17 +3420,13 @@ msgid \"VPR expected last\"\n msgstr \"VPR f\u00f6rv\u00e4ntas sist\"\n \n #: config/tc-arm.c:2177\n-#, fuzzy\n-#| msgid \"VFP single precision register expected\"\n msgid \"VFP single precision register or VPR expected\"\n-msgstr \"VFP-enkelprecisionsregister f\u00f6rv\u00e4ntades\"\n+msgstr \"VFP-enkelprecisionsregister eller VPR f\u00f6rv\u00e4ntades\"\n \n #. regtype == REG_TYPE_VFD.\n #: config/tc-arm.c:2180\n-#, fuzzy\n-#| msgid \"VFP/Neon double precision register expected\"\n msgid \"VFP/Neon double precision register or VPR expected\"\n-msgstr \"VFP-/Neon-dubbelprecisionsregister f\u00f6rv\u00e4ntades\"\n+msgstr \"VFP-/Neon-dubbelprecisionsregister eller VPR f\u00f6rv\u00e4ntades\"\n \n #: config/tc-arm.c:2197 config/tc-arm.c:2241\n msgid \"register out of range in list\"\n@@ -3746,10 +3709,9 @@ msgid \"invalid unwind opcode\"\n msgstr \"ogiltig upprullningsopkod\"\n \n #: config/tc-arm.c:5052 config/tc-arm.c:31762\n-#, fuzzy, c-format\n-#| msgid \"unrecognized option \\\"%s\\\"\"\n+#, c-format\n msgid \"unrecognised float16 format \\\"%s\\\"\"\n-msgstr \"ok\u00e4nd flagga \u201d%s\u201d\"\n+msgstr \"ok\u00e4nt float16-format \u201d%s\u201d\"\n \n #: config/tc-arm.c:5063\n msgid \"float16 format cannot be set more than once, ignoring.\"\n@@ -3769,10 +3731,8 @@ msgid \"invalid FPA immediate expression\"\n msgstr \"ogiltigt omedelbart FPA-uttryck\"\n \n #: config/tc-arm.c:5533\n-#, fuzzy\n-#| msgid \"SP not allowed here\"\n msgid \"'UXTW' not allowed here\"\n-msgstr \"SP till\u00e5ts inte h\u00e4r\"\n+msgstr \"\u201dUXTW\u201d till\u00e5ts inte h\u00e4r\"\n \n #: config/tc-arm.c:5541\n msgid \"'LSL' or 'ASR' required\"\n@@ -3787,10 +3747,8 @@ msgid \"'ASR' required\"\n msgstr \"\u201dASR\u201d kr\u00e4vs\"\n \n #: config/tc-arm.c:5564\n-#, fuzzy\n-#| msgid \"')' required\"\n msgid \"'UXTW' required\"\n-msgstr \"\u201d)\u201d kr\u00e4vs\"\n+msgstr \"\u201dUXTW\u201d kr\u00e4vs\"\n \n #: config/tc-arm.c:5643\n msgid \"invalid rotation\"\n@@ -3878,10 +3836,8 @@ msgid \"invalid shift\"\n msgstr \"ogiltig skift\"\n \n #: config/tc-arm.c:6767\n-#, fuzzy\n-#| msgid \"expected EP register\"\n msgid \"expected ARM or MVE vector register\"\n-msgstr \"f\u00f6rv\u00e4ntade EP-register\"\n+msgstr \"f\u00f6rv\u00e4ntade ARM- eller MVE-vektorregister\"\n \n #: config/tc-arm.c:6816\n msgid \"can't use Neon quad register here\"\n@@ -3892,20 +3848,16 @@ msgid \"expected <Rm> or <Dm> or <Qm> operand\"\n msgstr \"f\u00f6rv\u00e4ntade <Rm>- eller <Dm>- eller <Qm>-operand\"\n \n #: config/tc-arm.c:6985\n-#, fuzzy\n-#| msgid \"VFP single or double precision register expected\"\n msgid \"VFP single, double or MVE vector register expected\"\n-msgstr \"VFP-enkel- eller dubbelprecisionsregister f\u00f6rv\u00e4ntades\"\n+msgstr \"VFP-enkel- eller -dubbelregister eller MVE-vektorregister f\u00f6rv\u00e4ntades\"\n \n #: config/tc-arm.c:7005\n msgid \"parse error\"\n msgstr \"tolkningfel\"\n \n #: config/tc-arm.c:7299\n-#, fuzzy\n-#| msgid \"immediate 1 or 2 expected\"\n msgid \"immediate value 48 or 64 expected\"\n-msgstr \"omedelbar 1 eller 2 f\u00f6rv\u00e4ntad\"\n+msgstr \"omedelbart v\u00e4rde 48 eller 64 f\u00f6rv\u00e4ntades\"\n \n #. ISB can only take SY as an option.\n #: config/tc-arm.c:7348\n@@ -3929,10 +3881,8 @@ msgid \"Banked registers are not available with this architecture.\"\n msgstr \"Bankregister \u00e4r inte till\u00e5tna med denna arkitektur.\"\n \n #: config/tc-arm.c:8067\n-#, fuzzy\n-#| msgid \"source operand must be 8 bit register\"\n msgid \"operand must be LR register\"\n-msgstr \"k\u00e4lloperand m\u00e5ste vara 8-bitarsregister\"\n+msgstr \"operand m\u00e5ste vara LR-register\"\n \n #: config/tc-arm.c:8138 config/tc-score.c:264\n msgid \"garbage following instruction\"\n@@ -4113,16 +4063,12 @@ msgstr \"operand 1 m\u00e5ste vara FPSCR\"\n \n #: config/tc-arm.c:10040 config/tc-arm.c:10049 config/tc-arm.c:10103\n #: config/tc-arm.c:10112\n-#, fuzzy\n-#| msgid \"selected processor does not support fp16 instruction\"\n msgid \"selected processor does not support instruction\"\n-msgstr \"vald processor har inte st\u00f6d f\u00f6r fp16-instruktion\"\n+msgstr \"vald processor har inte st\u00f6d f\u00f6r instruktion\"\n \n #: config/tc-arm.c:10052 config/tc-arm.c:10115\n-#, fuzzy\n-#| msgid \"writeback of base register is UNPREDICTABLE\"\n msgid \"accessing MVE system register without MVE is UNPREDICTABLE\"\n-msgstr \"\u00e5terskrivning av basregister \u00e4r OP\u00c5LITLIGT\"\n+msgstr \"\u00e5tkomst av MVE-systemregister utan MVE \u00e4r OP\u00c5LITLIGT\"\n \n #: config/tc-arm.c:10143 config/tc-arm.c:13345\n msgid \"bad register for mrs\"\n@@ -4178,10 +4124,8 @@ msgid \"extraneous shift as part of operand to shift insn\"\n msgstr \"extra skift som del av operand till skift-instr\"\n \n #: config/tc-arm.c:10421 config/tc-arm.c:14053\n-#, fuzzy\n-#| msgid \"5-bit immediate too large\"\n msgid \"immediate too large (bigger than 0xF)\"\n-msgstr \"5-bitars omedelbar f\u00f6r stor\"\n+msgstr \"omedelbar f\u00f6r stor (st\u00f6rre \u00e4n 0xF)\"\n \n #: config/tc-arm.c:10445 config/tc-arm.c:10454\n msgid \"selected processor does not support SETPAN instruction\"\n@@ -4474,34 +4418,24 @@ msgid \"inconsistent types in Neon instruction\"\n msgstr \"inkonsekventa typer i Neon-instruktion\"\n \n #: config/tc-arm.c:15927\n-#, fuzzy\n-#| msgid \"zero flag is not valid for this instruction\"\n msgid \"Type is not allowed for this instruction\"\n-msgstr \"nollflagga inte giltig f\u00f6r denna instruktion\"\n+msgstr \"Typ \u00e4r inte till\u00e5ten f\u00f6r denna instruktion\"\n \n #: config/tc-arm.c:16002\n-#, fuzzy\n-#| msgid \"SVE vector register expected\"\n msgid \"MVE vector or ARM register expected\"\n-msgstr \"SVE-vektorregister f\u00f6rv\u00e4ntades\"\n+msgstr \"MVE-vektor eller ARM-register f\u00f6rv\u00e4ntades\"\n \n #: config/tc-arm.c:16119\n-#, fuzzy\n-#| msgid \"immediate must be 1 or 2\"\n msgid \"immediate must be either 1, 2, 4 or 8\"\n-msgstr \"omedelbar m\u00e5ste vara 1 eller 2\"\n+msgstr \"omedelbart v\u00e4rde m\u00e5ste vara antingen 1, 2, 4 eller 8\"\n \n #: config/tc-arm.c:16276\n-#, fuzzy\n-#| msgid \"immediate value out of range, expected range [1, 32]\"\n msgid \"immediate operand expected in the range [1,8]\"\n-msgstr \"omedelbart v\u00e4rde utanf\u00f6r intervall, f\u00f6rv\u00e4ntat intervall [1, 32]\"\n+msgstr \"omedelbart v\u00e4rde f\u00f6rv\u00e4ntat i intervall [1,8]\"\n \n #: config/tc-arm.c:16277\n-#, fuzzy\n-#| msgid \"immediate value out of range, expected range [0, 16]\"\n msgid \"immediate operand expected in the range [1,16]\"\n-msgstr \"omedelbart v\u00e4rde utanf\u00f6r intervall, f\u00f6rv\u00e4ntat intervall [0, 16]\"\n+msgstr \"omedelbart v\u00e4rde f\u00f6rv\u00e4ntat i intervall [1,16]\"\n \n #: config/tc-arm.c:16419\n msgid \"expected LR\"\n@@ -4517,22 +4451,16 @@ msgid \"first and second operands shall be the same register\"\n msgstr \"f\u00f6rsta och andra operander b\u00f6r vara samma register\"\n \n #: config/tc-arm.c:17326 config/tc-arm.c:17388\n-#, fuzzy\n-#| msgid \"destination register same as write-back base\"\n msgid \"destination register and offset register may not be the same\"\n-msgstr \"destinationsregister \u00e4r det samma som \u00e5terskrivningsbas\"\n+msgstr \"destinationsregister och avst\u00e5ndsregister f\u00e5r inte vara det samma\"\n \n #: config/tc-arm.c:17338 config/tc-arm.c:17457\n-#, fuzzy\n-#| msgid \"immediate value must be a multiple of %d at operand %d -- `%s'\"\n msgid \"immediate must be a multiple of 4 in the range of +/-[0,508]\"\n-msgstr \"omedelbart v\u00e4rde m\u00e5ste vara en multipel av %d vid operand %d -- \u201d%s\u201d\"\n+msgstr \"omedelbart v\u00e4rde m\u00e5ste vara en multipel av 4 i intervallet +-[0,508]\"\n \n #: config/tc-arm.c:17340\n-#, fuzzy\n-#| msgid \"immediate value must be a multiple of %d at operand %d -- `%s'\"\n msgid \"immediate must be a multiple of 8 in the range of +/-[0,1016]\"\n-msgstr \"omedelbart v\u00e4rde m\u00e5ste vara en multipel av %d vid operand %d -- \u201d%s\u201d\"\n+msgstr \"omedelbart v\u00e4rde m\u00e5ste vara en multipel av 8 i intervallet +/-[0,1016]\"\n \n #: config/tc-arm.c:17361\n msgid \"can not shift offsets when accessing less than half-word\"\n@@ -4543,38 +4471,28 @@ msgid \"shift immediate must be 1, 2 or 3 for half-word, word or double-word acce\n msgstr \"omedelbart skift m\u00e5ste vara 1, 2 eller 3 f\u00f6r halvords-, ord- respektive dubbelords\u00e5tkomster\"\n \n #: config/tc-arm.c:17450\n-#, fuzzy\n-#| msgid \"number of registers must be in the range [1:4]\"\n msgid \"immediate must be in the range of +/-[0,127]\"\n-msgstr \"antalet register m\u00e5ste vara i intervallet [1:4]\"\n+msgstr \"omedelbar m\u00e5ste vara i intervallet +/-[0,127]\"\n \n #: config/tc-arm.c:17453\n-#, fuzzy\n-#| msgid \"immediate value must be a multiple of %d at operand %d -- `%s'\"\n msgid \"immediate must be a multiple of 2 in the range of +/-[0,254]\"\n-msgstr \"omedelbart v\u00e4rde m\u00e5ste vara en multipel av %d vid operand %d -- \u201d%s\u201d\"\n+msgstr \"omedelbart v\u00e4rde m\u00e5ste vara en multipel av 2 i intervallet +/-[0,254]\"\n \n #: config/tc-arm.c:17467 config/tc-arm.c:18299\n-#, fuzzy\n-#| msgid \"SVE vector register expected\"\n msgid \"MVE vector register in the range [Q0..Q7] expected\"\n-msgstr \"SVE-vektorregister f\u00f6rv\u00e4ntades\"\n+msgstr \"MVE-vektorregister i intervallet [Q0..Q7] f\u00f6rv\u00e4ntades\"\n \n #: config/tc-arm.c:17783 config/tc-arm.c:19652\n msgid \"scalar out of range for multiply instruction\"\n msgstr \"skal\u00e4r utanf\u00f6r intervall f\u00f6r multiplkationsinstruktion\"\n \n #: config/tc-arm.c:17871\n-#, fuzzy\n-#| msgid \"Shift value should be in the range [0,31]\"\n msgid \"index must be in the range 0 to 3\"\n-msgstr \"Skiftv\u00e4rde b\u00f6r vara i intervall [0,31]\"\n+msgstr \"index m\u00e5ste vara i intervallet 0 till 3\"\n \n #: config/tc-arm.c:17874\n-#, fuzzy\n-#| msgid \"64-bit operator src/dst register must be less than 15\"\n msgid \"indexed register must be less than 8\"\n-msgstr \"64-bitarsoperator src/dst-register m\u00e5ste vara mindre \u00e4n 15\"\n+msgstr \"indexerat regsiter m\u00e5ste vara mindre \u00e4n 8\"\n \n #: config/tc-arm.c:18075 config/tc-arm.c:21394\n msgid \"Warning: 32-bit element size and same first and third operand makes instruction UNPREDICTABLE\"\n@@ -4633,10 +4551,8 @@ msgid \"Index one must be [2,3] and index two must be two less than index one.\"\n msgstr \"Index ett m\u00e5ste vara [2,3] och index tv\u00e5 m\u00e5ste vara tv\u00e5 mindre \u00e4n index ett.\"\n \n #: config/tc-arm.c:19951\n-#, fuzzy\n-#| msgid \"registers may not be the same\"\n msgid \"General purpose registers may not be the same\"\n-msgstr \"register kan inte vara de samma\"\n+msgstr \"Generella register kan inte vara desamma\"\n \n #: config/tc-arm.c:20149 config/tc-arm.c:20232\n msgid \"bad type for scalar\"\n@@ -4675,22 +4591,16 @@ msgid \"Use of PC here is deprecated\"\n msgstr \"Anv\u00e4ndning av PC h\u00e4r \u00e4r f\u00f6r\u00e5ldrat\"\n \n #: config/tc-arm.c:20733\n-#, fuzzy\n-#| msgid \"instruction does not accept scaled register index\"\n msgid \"instruction does not accept register index\"\n-msgstr \"instruktion accepterar inte skalat registerindex\"\n+msgstr \"instruktion accepterar inte registerindex\"\n \n #: config/tc-arm.c:20736\n-#, fuzzy\n-#| msgid \"instruction does not accept preindexed addressing\"\n msgid \"instruction does not accept PC-relative addressing\"\n-msgstr \"instruktionen accepterar inte f\u00f6rindexerad adressering\"\n+msgstr \"instruktionen accepterar inte PC-relativ adressering\"\n \n #: config/tc-arm.c:20758 config/tc-arm.c:20767\n-#, fuzzy\n-#| msgid \"Instruction not supported by this architecture\"\n msgid \"Instruction not permitted on this architecture\"\n-msgstr \"Instruktion st\u00f6ds inte av denna arkitektur\"\n+msgstr \"Instruktion inte till\u00e5ten f\u00f6r denna arkitektur\"\n \n #: config/tc-arm.c:20816\n msgid \"bad alignment\"\n@@ -4734,16 +4644,12 @@ msgid \"Dot Product instructions cannot be conditional,  the behaviour is UNPREDI\n msgstr \"Korsprodukt-instruktioner kan inte vara villkorade, beteende \u00e4r OF\u00d6RUTS\u00c4GBART\"\n \n #: config/tc-arm.c:21514 config/tc-arm.c:21542 config/tc-arm.c:21777\n-#, fuzzy\n-#| msgid \"immediate must be 1 or 2\"\n msgid \"index must be 0 or 1\"\n-msgstr \"omedelbar m\u00e5ste vara 1 eller 2\"\n+msgstr \"index m\u00e5ste vara 0 eller 1\"\n \n #: config/tc-arm.c:21517 config/tc-arm.c:21545 config/tc-arm.c:21780\n-#, fuzzy\n-#| msgid \"64-bit operator src/dst register must be less than 15\"\n msgid \"indexed register must be less than 16\"\n-msgstr \"64-bitarsoperator src/dst-register m\u00e5ste vara mindre \u00e4n 15\"\n+msgstr \"indexerat register m\u00e5ste vara mindre \u00e4n 16\"\n \n #: config/tc-arm.c:22130 config/tc-arm.c:22234\n msgid \"conditional infixes are deprecated in unified syntax\"\n@@ -4854,20 +4760,17 @@ msgid \"section '%s' finished with an open IT block.\"\n msgstr \"sektion \u201d%s\u201d avslutad med ett \u00f6ppet IT-block.\"\n \n #: config/tc-arm.c:23127\n-#, fuzzy, c-format\n-#| msgid \"section '%s' finished with an open IT block.\"\n+#, c-format\n msgid \"section '%s' finished with an open VPT/VPST block.\"\n-msgstr \"sektion \u201d%s\u201d avslutad med ett \u00f6ppet IT-block.\"\n+msgstr \"sektion \u201d%s\u201d avslutad med ett \u00f6ppet VPT/VPST-block.\"\n \n #: config/tc-arm.c:23134\n msgid \"file finished with an open IT block.\"\n msgstr \"fil avslutad med ett \u00f6ppet IT-block.\"\n \n #: config/tc-arm.c:23136\n-#, fuzzy\n-#| msgid \"file finished with an open IT block.\"\n msgid \"file finished with an open VPT/VPST block.\"\n-msgstr \"fil avslutad med ett \u00f6ppet IT-block.\"\n+msgstr \"fil avslutad med ett \u00f6ppet VPT/VPST-block.\"\n \n #: config/tc-arm.c:26787\n #, c-format\n@@ -5075,10 +4978,9 @@ msgid \"ADRL used for a symbol not defined in the same file\"\n msgstr \"ADRL anv\u00e4nt f\u00f6r en symbol som inte definierats i samma fil\"\n \n #: config/tc-arm.c:29638\n-#, fuzzy, c-format\n-#| msgid \"ADRL used for a symbol not defined in the same file\"\n+#, c-format\n msgid \"%s used for a symbol not defined in the same file\"\n-msgstr \"ADRL anv\u00e4nt f\u00f6r en symbol som inte definierats i samma fil\"\n+msgstr \"%s anv\u00e4nt f\u00f6r en symbol \u00e4r inte definierat i samma fil\"\n \n #: config/tc-arm.c:29654\n #, c-format\n@@ -5159,10 +5061,8 @@ msgid \"do not warn on use of deprecated feature\"\n msgstr \"varna inte vid anv\u00e4ndning av funktion som \u00e4r f\u00f6r\u00e5ldrat\"\n \n #: config/tc-arm.c:30535\n-#, fuzzy\n-#| msgid \"IT blocks containing 32-bit Thumb instructions are performance deprecated in ARMv8-A and ARMv8-R\"\n msgid \"warn about performance deprecated IT instructions in ARMv8-A and ARMv8-R\"\n-msgstr \"IT-block som inneh\u00e5ller 32-bitars Thumb-instruktioner \u00e4r prestandaf\u00f6r\u00e5ldrade f\u00f6r ARMv8-A och ARMv8-R\"\n+msgstr \"varna f\u00f6r prestandaf\u00f6r\u00e5ldrade IT-instruktioner i ARMv8-A och ARMv8-R\"\n \n #: config/tc-arm.c:30539\n msgid \"warn about symbols that match instruction names [default]\"\n@@ -5443,6 +5343,9 @@ msgid \"\"\n \"                          set the encoding for half precision floating point numbers to IEEE\\n\"\n \"                          or Arm alternative format.\"\n msgstr \"\"\n+\"[ieee|alternative]\\n\"\n+\"                          st\u00e4ll in kodningen f\u00f6r halvprecisionsflyttal till IEEE\\n\"\n+\"                          eller Arm-alternativt format.\"\n \n #: config/tc-arm.c:32073\n #, c-format\n@@ -5823,18 +5726,13 @@ msgstr \"\"\n \"BPF-flaggor:\\n\"\n \n #: config/tc-bpf.c:144\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"PJ options:\\n\"\n-#| \"-little\\t\\t\\tgenerate little endian code\\n\"\n-#| \"-big\\t\\t\\tgenerate big endian code\\n\"\n+#, c-format\n msgid \"\"\n \"  --EL\\t\\t\\tgenerate code for a little endian machine\\n\"\n \"  --EB\\t\\t\\tgenerate code for a big endian machine\\n\"\n msgstr \"\"\n-\"PJ-flaggor:\\n\"\n-\"-little\\t\\t\\tgenerera kod med omv\u00e4nd byteordning\\n\"\n-\"-big\\t\\t\\tgenerera kod med rak byteordning\\n\"\n+\"  --EL\\t\\t\\tgenerera kod med omv\u00e4nd byteordning\\n\"\n+\"  --EB\\t\\t\\tgenerera kod med rak byteordning\\n\"\n \n #: config/tc-bpf.c:279\n msgid \"convert_frag called\"\n@@ -8162,10 +8060,9 @@ msgid \"translating to `%sp'\"\n msgstr \"\u00f6vers\u00e4tter till \u201d%sp\u201d\"\n \n #: config/tc-i386.c:4518\n-#, fuzzy, c-format\n-#| msgid \"instruction `%s' isn't supported in 16-bit mode.\"\n+#, c-format\n msgid \"instruction `%s' isn't supported outside of protected mode.\"\n-msgstr \"instruktion \u201d%s\u201d st\u00f6ds inte i 16-bitarsl\u00e4ge.\"\n+msgstr \"instruktion \u201d%s\u201d st\u00f6ds inte utanf\u00f6r skyddatl\u00e4ge.\"\n \n #: config/tc-i386.c:4579\n #, c-format\n@@ -8364,10 +8261,9 @@ msgid \"stand-alone `%s' prefix\"\n msgstr \"frist\u00e5ende \u201d%s\u201d-prefix\"\n \n #: config/tc-i386.c:6266\n-#, fuzzy, c-format\n-#| msgid \"`%s' operand %d must use `%ses' segment\"\n+#, c-format\n msgid \"`%s' operand %u must use `%ses' segment\"\n-msgstr \"\u201d%s\u201d operand %d m\u00e5ste anv\u00e4nda \u201d%ses\u201d-segment\"\n+msgstr \"\u201d%s\u201d operand %u m\u00e5ste anv\u00e4nda \u201d%ses\u201d-segment\"\n \n #. We have to know the operand size for crc32.\n #: config/tc-i386.c:6324\n@@ -8442,10 +8338,9 @@ msgid \"segment override on `%s' is ineffectual\"\n msgstr \"segment\u00e5sidos\u00e4ttning f\u00f6r \u201d%s\u201d har ingen effekt\"\n \n #: config/tc-i386.c:7912 config/tc-i386.c:8055 config/tc-i386.c:8116\n-#, fuzzy, c-format\n-#| msgid \"skipping prefixes on this instruction\"\n+#, c-format\n msgid \"skipping prefixes on `%s'\"\n-msgstr \"hoppar \u00f6ver prefix f\u00f6r denna instruktion\"\n+msgstr \"hoppar \u00f6ver prefix f\u00f6r \u201d%s\u201d\"\n \n #: config/tc-i386.c:8136\n msgid \"16-bit jump out of range\"\n@@ -8765,29 +8660,23 @@ msgid \"invalid -malign-branch-boundary= value: %s\"\n msgstr \"ogiltigt -malign-branch-boundary=-v\u00e4rde: %s\"\n \n #: config/tc-i386.c:12501\n-#, fuzzy, c-format\n-#| msgid \"invalid -momit-lock-prefix= option: `%s'\"\n+#, c-format\n msgid \"invalid -malign-branch-prefix-size= value: %s\"\n-msgstr \"ogiltig -momit-lock-prefix=-flagga: \u201d%s\u201d\"\n+msgstr \"ogiltig -malign-branch-prefix-size=-flagga: %s\"\n \n #: config/tc-i386.c:12528\n-#, fuzzy, c-format\n-#| msgid \"invalid -march= option: `%s'\"\n+#, c-format\n msgid \"invalid -malign-branch= option: `%s'\"\n-msgstr \"ogiltig -march=-flagga: \u201d%s\u201d\"\n+msgstr \"ogiltig -malign-branch=-flagga: \u201d%s\u201d\"\n \n #: config/tc-i386.c:12684\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -Q                      ignored\\n\"\n-#| \"  -V                      print assembler version number\\n\"\n-#| \"  -k                      ignored\\n\"\n+#, c-format\n msgid \"\"\n \"  -Qy, -Qn                ignored\\n\"\n \"  -V                      print assembler version number\\n\"\n \"  -k                      ignored\\n\"\n msgstr \"\"\n-\"  -Q                      hoppas \u00f6ver\\n\"\n+\"  -Qy, -Qn                hoppas \u00f6ver\\n\"\n \"  -V                      skriv ut versionsnummer f\u00f6r assembler\\n\"\n \"  -k                      hoppas \u00f6ver\\n\"\n \n@@ -9017,6 +8906,8 @@ msgid \"\"\n \"  -malign-branch-boundary=NUM (default: 0)\\n\"\n \"                          align branches within NUM byte boundary\\n\"\n msgstr \"\"\n+\"  -malign-branch-boundary=NUM (standardv\u00e4rde: 0)\\n\"\n+\"                          justera grenar inom NUM bytegr\u00e4ns\\n\"\n \n #: config/tc-i386.c:12797\n #, c-format\n@@ -9026,25 +8917,28 @@ msgid \"\"\n \"                           indirect\\n\"\n \"                          specify types of branches to align\\n\"\n msgstr \"\"\n+\"  -malign-branch=TYP[+TYP\u2026] (standardv\u00e4rde: jcc+fused+jmp)\\n\"\n+\"                          TYP \u00e4r en kobmination av jcc, fused, jmp call, ret,\\n\"\n+\"                           indirect\\n\"\n+\"                          ange typer av grenar att justera\\n\"\n \n #: config/tc-i386.c:12802\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"  -momit-lock-prefix=[no|yes] (default: no)\\n\"\n-#| \"                          strip all lock prefixes\\n\"\n+#, c-format\n msgid \"\"\n \"  -malign-branch-prefix-size=NUM (default: 5)\\n\"\n \"                          align branches with NUM prefixes per instruction\\n\"\n msgstr \"\"\n-\"  -momit-lock-prefix=[no|yes] (standard: no)\\n\"\n-\"                          rensa bort alla l\u00e5sprefix\\n\"\n+\"  -malign-branch-prefix-size=NUM (standardv\u00e4rde: 5)\\n\"\n+\"                          justera grenar med NUM prefix per instruktion\\n\"\n \n #: config/tc-i386.c:12805\n #, c-format\n msgid \"\"\n \"  -mbranches-within-32B-boundaries\\n\"\n \"                          align branches within 32 byte boundary\\n\"\n msgstr \"\"\n+\"  -mbranches-within-32B-boundaries\\n\"\n+\"                          justera grenar inom 32 bytegr\u00e4ns\\n\"\n \n #: config/tc-i386.c:12808\n #, c-format\n@@ -12969,32 +12863,20 @@ msgid \"\"\n \"-mfix-loongson3-llsc\\twork around Loongson3 LL/SC errata, default\\n\"\n \"-mno-fix-loongson3-llsc\\tdisable work around Loongson3 LL/SC errata\\n\"\n msgstr \"\"\n+\"-mfix-loongson3-llsc\\tg\u00e5 runt Loongson3 LL/SC-fel, standard\\n\"\n+\"-mno-fix-loongson3-llsc\\tinaktivera \u00e5tg\u00e4rder f\u00f6r Loongson3 LL/SC-fel\\n\"\n \n #: config/tc-mips.c:20418\n #, c-format\n msgid \"\"\n \"-mfix-loongson3-llsc\\twork around Loongson3 LL/SC errata\\n\"\n \"-mno-fix-loongson3-llsc\\tdisable work around Loongson3 LL/SC errata, default\\n\"\n msgstr \"\"\n+\"-mfix-loongson3-llsc\\tg\u00e5 runt Loongson3 LL/SC-fel\\n\"\n+\"-mno-fix-loongson3-llsc\\tinaktivera \u00e5tg\u00e4rder f\u00f6r Loongson3 LL/SC-fel, standard\\n\"\n \n #: config/tc-mips.c:20422\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-mfix-loongson2f-jump\\twork around Loongson2F JUMP instructions\\n\"\n-#| \"-mfix-loongson2f-nop\\twork around Loongson2F NOP errata\\n\"\n-#| \"-mfix-vr4120\\t\\twork around certain VR4120 errata\\n\"\n-#| \"-mfix-vr4130\\t\\twork around VR4130 mflo/mfhi errata\\n\"\n-#| \"-mfix-24k\\t\\tinsert a nop after ERET and DERET instructions\\n\"\n-#| \"-mfix-cn63xxp1\\t\\twork around CN63XXP1 PREF errata\\n\"\n-#| \"-mfix-r5900\\t\\twork around R5900 short loop errata\\n\"\n-#| \"-mgp32\\t\\t\\tuse 32-bit GPRs, regardless of the chosen ISA\\n\"\n-#| \"-mfp32\\t\\t\\tuse 32-bit FPRs, regardless of the chosen ISA\\n\"\n-#| \"-msym32\\t\\t\\tassume all symbols have 32-bit values\\n\"\n-#| \"-O0\\t\\t\\tdo not remove unneeded NOPs, do not swap branches\\n\"\n-#| \"-O, -O1\\t\\t\\tremove unneeded NOPs, do not swap branches\\n\"\n-#| \"-O2\\t\\t\\tremove unneeded NOPs and swap branches\\n\"\n-#| \"--trap, --no-break\\ttrap exception on div by 0 and mult overflow\\n\"\n-#| \"--break, --no-trap\\tbreak exception on div by 0 and mult overflow\\n\"\n+#, c-format\n msgid \"\"\n \"-mfix-loongson2f-jump\\twork around Loongson2F JUMP instructions\\n\"\n \"-mfix-loongson2f-nop\\twork around Loongson2F NOP errata\\n\"\n@@ -13014,16 +12896,18 @@ msgid \"\"\n \"--trap, --no-break\\ttrap exception on div by 0 and mult overflow\\n\"\n \"--break, --no-trap\\tbreak exception on div by 0 and mult overflow\\n\"\n msgstr \"\"\n-\"-mfix-loongson2f-jump\\tl\u00f6sning f\u00f6r Loongson2F JUMP-instruktioner\\n\"\n-\"-mfix-loongson2f-nop\\tl\u00f6sning f\u00f6r Loongson2F NOP-errata\\n\"\n-\"-mfix-vr4120\\t\\tl\u00f6sning f\u00f6r specifika VR4120-errata\\n\"\n-\"-mfix-vr4130\\t\\tl\u00f6sning f\u00f6r VR4130 mflo/mfhi-errata\\n\"\n+\"-mfix-loongson2f-jump\\tg\u00e5 runt Loongson2F JUMP-instruktioner\\n\"\n+\"-mfix-loongson2f-nop\\tg\u00e5 runt Loongson2F NOP-fel\\n\"\n+\"-mfix-loongson3-llsc\\tg\u00e5 runt Loongson3 LL/SC-fel\\n\"\n+\"-mno-fix-loongson3-llsc\\tinaktivera \u00e5tg\u00e4rder f\u00f6r Loongson3 LL/SC-fel\\n\"\n+\"-mfix-vr4120\\t\\tg\u00e5 runt specifika VR4120-fel\\n\"\n+\"-mfix-vr4130\\t\\tg\u00e5 runt VR4130 mflo/mfhi-fel\\n\"\n \"-mfix-24k\\t\\tinfoga en nop efter ERET- och DERET-instruktioner\\n\"\n \"-mfix-cn63xxp1\\t\\tl\u00f6sning f\u00f6r CN63XXP1 PREF-errata\\n\"\n-\"-mfix-r5900\\t\\tarbeta runt errata f\u00f6r kort loop p\u00e5 R5900\\n\"\n-\"-mgp32\\t\\t\\tanv\u00e4nd 32-bitars GPRs, oberoende av vald ISA\\n\"\n-\"-mfp32\\t\\t\\tanv\u00e4nd 32-bitars FPRs, oberoende av vald ISA\\n\"\n-\"-msym32\\t\\t\\tantag att alla symbole har 32-bitars v\u00e4rden\\n\"\n+\"-mfix-r5900\\t\\tarbeta runt fel f\u00f6r kort loop p\u00e5 R5900\\n\"\n+\"-mgp32\\t\\t\\tanv\u00e4nd 32-bitars GPR:s, oberoende av vald ISA\\n\"\n+\"-mfp32\\t\\t\\tanv\u00e4nd 32-bitars FPR:s, oberoende av vald ISA\\n\"\n+\"-msym32\\t\\t\\tantag att alla symboler har 32-bitarsv\u00e4rden\\n\"\n \"-O0\\t\\t\\tta inte bort on\u00f6diga NOP:ar, v\u00e4xla inte grenar\\n\"\n \"-O, -O1\\t\\t\\tta bort on\u00f6diga NOP:ar, v\u00e4xla inte grenar\\n\"\n \"-O2\\t\\t\\tta bort on\u00f6diga NOP:ar och v\u00e4xla grenar\\n\"\n@@ -13600,6 +13484,8 @@ msgid \"\"\n \"  -mU - for an instruction which changes interrupt state, but where it is not\\n\"\n \"        known how the state is changed, do not warn/insert NOPs\\n\"\n msgstr \"\"\n+\"  -mU - f\u00f6r en instruktion som \u00e4ndrar avbrottstillst\u00e5nd, men d\u00e4r det inte \u00e4r\\n\"\n+\"        k\u00e4nt hur tillst\u00e5ndet \u00e4ndras, varna inte/infoga inte NOP:ar\\n\"\n \n #: config/tc-msp430.c:1794\n #, c-format\n@@ -13608,6 +13494,9 @@ msgid \"\"\n \"        known how the state is changed, warn/insert NOPs (default)\\n\"\n \"        -mn and/or -my are required for this to have any effect\\n\"\n msgstr \"\"\n+\"  -mu - f\u00f6r en instruktion som \u00e4ndrar avbrottstillst\u00e5nd, men d\u00e4r det inte \u00e4r\\n\"\n+\"        k\u00e4nt hur tillst\u00e5ndet \u00e4ndras, varna inte/infoga inte NOP:par (standard)\\n\"\n+\"        -mn och/eller -my kr\u00e4vs f\u00f6r att detta ska f\u00e5 n\u00e5gon effekt\\n\"\n \n #: config/tc-msp430.c:1798\n #, c-format\n@@ -14916,325 +14805,298 @@ msgid \"PowerPC options:\\n\"\n msgstr \"PowerPC-flaggor:\\n\"\n \n #: config/tc-ppc.c:1347\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-a32                    generate ELF32/XCOFF32\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-a32                    generera ELF32/XCOFF32\\n\"\n \n #: config/tc-ppc.c:1350\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-a64                    generate ELF64/XCOFF64\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-a64                    generera ELF64/XCOFF64\\n\"\n \n #: config/tc-ppc.c:1352\n-#, fuzzy, c-format\n-#| msgid \"  -w                      ignored\\n\"\n+#, c-format\n msgid \"-u                      ignored\\n\"\n-msgstr \"  -w                      hoppas \u00f6ver\\n\"\n+msgstr \"-u                      hoppas \u00f6ver\\n\"\n \n #: config/tc-ppc.c:1354\n #, c-format\n msgid \"-mpwrx, -mpwr2          generate code for POWER/2 (RIOS2)\\n\"\n-msgstr \"\"\n+msgstr \"-mpwrx, -mpwr2          generera kod f\u00f6r POWER/2 (RIOS2)\\n\"\n \n #: config/tc-ppc.c:1356\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-mpwr                   generate code for POWER (RIOS1)\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-mpwr                   \u201d POWER (RIOS1)\\n\"\n \n #: config/tc-ppc.c:1358\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-m601                   generate code for PowerPC 601\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-m601                   generera kod f\u00f6r PowerPC 601\\n\"\n \n #: config/tc-ppc.c:1360\n #, c-format\n msgid \"\"\n \"-mppc, -mppc32, -m603, -m604\\n\"\n \"                        generate code for PowerPC 603/604\\n\"\n msgstr \"\"\n+\"-mppc, -mppc32, -m603, -m604\\n\"\n+\"                        generera kod f\u00f6r PowerPC 603/604\\n\"\n \n #: config/tc-ppc.c:1363\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-m403                   generate code for PowerPC 403\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-m403                   generera kod f\u00f6r PowerPC 403\\n\"\n \n #: config/tc-ppc.c:1365\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-m405                   generate code for PowerPC 405\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-m405                   generera kod f\u00f6r PowerPC 405\\n\"\n \n #: config/tc-ppc.c:1367\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-m440                   generate code for PowerPC 440\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-m440                   generera kod f\u00f6r PowerPC 440\\n\"\n \n #: config/tc-ppc.c:1369\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-m464                   generate code for PowerPC 464\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-m464                   generera kod f\u00f6r PowerPC 464\\n\"\n \n #: config/tc-ppc.c:1371\n-#, fuzzy, c-format\n-#| msgid \"  -KPIC                   generate PIC\\n\"\n+#, c-format\n msgid \"-m476                   generate code for PowerPC 476\\n\"\n-msgstr \"  -KPIC                   generera PIC\\n\"\n+msgstr \"-m476                   generera kod f\u00f6r PowerPC 476\\n\"\n \n #: config/tc-ppc.c:1373\n #, c-format\n msgid \"\"\n \"-m7400, -m7410, -m7450, -m7455\\n\"\n \"                        generate code for PowerPC 7400/7410/7450/7455\\n\"\n msgstr \"\"\n+\"-m7400, -m7410, -m7450, -m7455\\n\"\n+\"                        generera kod f\u00f6r PowerPC 7400/7410/7450/7455\\n\"\n \n #: config/tc-ppc.c:1376\n #, c-format\n msgid \"\"\n \"-m750cl, -mgekko, -mbroadway\\n\"\n \"                        generate code for PowerPC 750cl/Gekko/Broadway\\n\"\n msgstr \"\"\n+\"-m750cl, -mgekko, -mbroadway\\n\"\n+\"                        generera kod f\u00f6r PowerPC 750cl/Gekko/Broadway\\n\"\n \n #: config/tc-ppc.c:1379\n #, c-format\n msgid \"-m821, -m850, -m860     generate code for PowerPC 821/850/860\\n\"\n-msgstr \"\"\n+msgstr \"-m821, -m850, -m860     generera kod f\u00f6r PowerPC 821/850/860\\n\"\n \n #: config/tc-ppc.c:1381\n #, c-format\n msgid \"-mppc64, -m620          generate code for PowerPC 620/625/630\\n\"\n-msgstr \"\"\n+msgstr \"-mppc64, -m620          generera kod f\u00f6r PowerPC 620/625/630\\n\"\n \n #: config/tc-ppc.c:1383\n #, c-format\n msgid \"-mppc64bridge           generate code for PowerPC 64, including bridge insns\\n\"\n-msgstr \"\"\n+msgstr \"-mppc64bridge           generera kod f\u00f6r PowerPC 64, inklusive brygg-instr\\n\"\n \n #: config/tc-ppc.c:1385\n-#, fuzzy, c-format\n-#| msgid \"  -mbig-obj               generate big object files\\n\"\n+#, c-format\n msgid \"-mbooke                 generate code for 32-bit PowerPC BookE\\n\"\n-msgstr \"  -mbig-obj               generera stora objektfiler\\n\"\n+msgstr \"-mbooke                 generera kod f\u00f6r 32-bit PowerPC BookE\\n\"\n \n #: config/tc-ppc.c:1387\n-#, fuzzy, c-format\n-#| msgid \"  -Z                      generate object file even after errors\\n\"\n+#, c-format\n msgid \"-ma2                    generate code for A2 architecture\\n\"\n-msgstr \"  -Z                      generera objektfil \u00e4ven efter fel\\n\"\n+msgstr \"-ma2                    generera kod f\u00f6r A2-arkitektur\\n\"\n \n #: config/tc-ppc.c:1389\n #, c-format\n msgid \"-mpower4, -mpwr4        generate code for Power4 architecture\\n\"\n-msgstr \"\"\n+msgstr \"-mpower4, -mpwr4        generera kod f\u00f6r Power4-arkitektur\\n\"\n \n #: config/tc-ppc.c:1391\n-#, fuzzy, c-format\n-#| msgid \"  -Z                      generate object file even after errors\\n\"\n+#, c-format\n msgid \"\"\n \"-mpower5, -mpwr5, -mpwr5x\\n\"\n \"                        generate code for Power5 architecture\\n\"\n-msgstr \"  -Z                      generera objektfil \u00e4ven efter fel\\n\"\n+msgstr \"\"\n+\"-mpower5, -mpwr5, -mpwr5x\\n\"\n+\"                        generera kod f\u00f6r Power5-arkitektur\\n\"\n \n #: config/tc-ppc.c:1394\n #, c-format\n msgid \"-mpower6, -mpwr6        generate code for Power6 architecture\\n\"\n-msgstr \"\"\n+msgstr \"-mpower6, -mpwr6        generera kod f\u00f6r Power6-arkitektur\\n\"\n \n #: config/tc-ppc.c:1396\n #, c-format\n msgid \"-mpower7, -mpwr7        generate code for Power7 architecture\\n\"\n-msgstr \"\"\n+msgstr \"-mpower7, -mpwr7        generera kod f\u00f6r Power7-arkitektur\\n\"\n \n #: config/tc-ppc.c:1398\n #, c-format\n msgid \"-mpower8, -mpwr8        generate code for Power8 architecture\\n\"\n-msgstr \"\"\n+msgstr \"-mpower8, -mpwr8        generera kod f\u00f6r Power8-arkitektur\\n\"\n \n #: config/tc-ppc.c:1400\n #, c-format\n msgid \"-mpower9, -mpwr9        generate code for Power9 architecture\\n\"\n-msgstr \"\"\n+msgstr \"-mpower9, -mpwr9        generera kod f\u00f6r Power9-arkitektur\\n\"\n \n #: config/tc-ppc.c:1402\n #, c-format\n msgid \"-mcell                  generate code for Cell Broadband Engine architecture\\n\"\n-msgstr \"\"\n+msgstr \"-mcell                  generera kod f\u00f6r Cell Broadband Engine-arkitektur\\n\"\n \n #: config/tc-ppc.c:1404\n-#, fuzzy, c-format\n-#| msgid \"  -m32r                   disable support for the m32rx instruction set\\n\"\n+#, c-format\n msgid \"-mcom                   generate code for Power/PowerPC common instructions\\n\"\n-msgstr \"  -m32r                   inaktivera st\u00f6d f\u00f6r m32rx instruktionsupps\u00e4ttning\\n\"\n+msgstr \"-mcom                   generera kod f\u00f6r allm\u00e4nna Power/PowerPC-instruktioner\\n\"\n \n #: config/tc-ppc.c:1406\n-#, fuzzy, c-format\n-#| msgid \"  -Z                      generate object file even after errors\\n\"\n+#, c-format\n msgid \"-many                   generate code for any architecture (PWR/PWRX/PPC)\\n\"\n-msgstr \"  -Z                      generera objektfil \u00e4ven efter fel\\n\"\n+msgstr \"-many                   generera kod f\u00f6r vilken arkitektur som helst (PWR/PWRX/PPC)\\n\"\n \n #: config/tc-ppc.c:1408\n-#, fuzzy, c-format\n-#| msgid \"  -mbig-obj               generate big object files\\n\"\n+#, c-format\n msgid \"-maltivec               generate code for AltiVec\\n\"\n-msgstr \"  -mbig-obj               generera stora objektfiler\\n\"\n+msgstr \"-maltivec               generera kod f\u00f6r AltiVec\\n\"\n \n #: config/tc-ppc.c:1410\n-#, fuzzy, c-format\n-#| msgid \"                          generate relax relocations\\n\"\n+#, c-format\n msgid \"-mvsx                   generate code for Vector-Scalar (VSX) instructions\\n\"\n-msgstr \"                          generera l\u00e4ttnadsomlokaliseringar\\n\"\n+msgstr \"-mvsx                   generera kod f\u00f6r Vector-Scalar-instruktioner (VSX)\\n\"\n \n #: config/tc-ppc.c:1412\n-#, fuzzy, c-format\n-#| msgid \"  --fdpic                 generate an FDPIC object file\\n\"\n+#, c-format\n msgid \"-me300                  generate code for PowerPC e300 family\\n\"\n-msgstr \"  --fdpic                 generera en FDPIC-objektfil\\n\"\n+msgstr \"-me300                  generera kod f\u00f6r PowerPC e300-familjen\\n\"\n \n #: config/tc-ppc.c:1414\n #, c-format\n msgid \"-me500, -me500x2        generate code for Motorola e500 core complex\\n\"\n-msgstr \"\"\n+msgstr \"-me500, -me500x2        generera kod f\u00f6r Motorola e500-k\u00e4rnkomplex\\n\"\n \n #: config/tc-ppc.c:1416\n #, c-format\n msgid \"-me500mc,               generate code for Freescale e500mc core complex\\n\"\n-msgstr \"\"\n+msgstr \"-me500mc,               generera kod f\u00f6r Freescale e500mc-k\u00e4rnkomplex\\n\"\n \n #: config/tc-ppc.c:1418\n #, c-format\n msgid \"-me500mc64,             generate code for Freescale e500mc64 core complex\\n\"\n-msgstr \"\"\n+msgstr \"-me500mc64,             generera kod f\u00f6r Freescale e500mc64-k\u00e4rnkomplex\\n\"\n \n #: config/tc-ppc.c:1420\n #, c-format\n msgid \"-me5500,                generate code for Freescale e5500 core complex\\n\"\n-msgstr \"\"\n+msgstr \"-me5500,                generera kod f\u00f6r Freescale e5500-k\u00e4rnkomplex\\n\"\n \n #: config/tc-ppc.c:1422\n #, c-format\n msgid \"-me6500,                generate code for Freescale e6500 core complex\\n\"\n-msgstr \"\"\n+msgstr \"-me6500,                generera kod f\u00f6r Freescale e6500-k\u00e4rnkomplex\\n\"\n \n #: config/tc-ppc.c:1424\n-#, fuzzy, c-format\n-#| msgid \"                          generate relax relocations\\n\"\n+#, c-format\n msgid \"-mspe                   generate code for Motorola SPE instructions\\n\"\n-msgstr \"                          generera l\u00e4ttnadsomlokaliseringar\\n\"\n+msgstr \"-mspe                   generera kod f\u00f6r Motorola SPE-instruktioner\\n\"\n \n #: config/tc-ppc.c:1426\n-#, fuzzy, c-format\n-#| msgid \"  -m32r                   disable support for the m32rx instruction set\\n\"\n+#, c-format\n msgid \"-mspe2                  generate code for Freescale SPE2 instructions\\n\"\n-msgstr \"  -m32r                   inaktivera st\u00f6d f\u00f6r m32rx instruktionsupps\u00e4ttning\\n\"\n+msgstr \"-mspe2                  generera kod f\u00f6r Freescale SPE2-instruktioner\\n\"\n \n #: config/tc-ppc.c:1428\n-#, fuzzy, c-format\n-#| msgid \"                          generate relax relocations\\n\"\n+#, c-format\n msgid \"-mvle                   generate code for Freescale VLE instructions\\n\"\n-msgstr \"                          generera l\u00e4ttnadsomlokaliseringar\\n\"\n+msgstr \"-mvle                   generera kod f\u00f6r Freescale VLE-instruktioner\\n\"\n \n #: config/tc-ppc.c:1430\n #, c-format\n msgid \"-mtitan                 generate code for AppliedMicro Titan core complex\\n\"\n-msgstr \"\"\n+msgstr \"-mtitan                 generera kod f\u00f6r AppliedMicro Titan-k\u00e4rnkomplex\\n\"\n \n #: config/tc-ppc.c:1432\n-#, fuzzy, c-format\n-#| msgid \"  -mindex-reg             support pseudo index registers\\n\"\n+#, c-format\n msgid \"-mregnames              Allow symbolic names for registers\\n\"\n-msgstr \"  -mindex-reg             ha st\u00f6d f\u00f6r pseudoindexregister\\n\"\n+msgstr \"-mregnames              Till\u00e5t symboliska namn f\u00f6r register\\n\"\n \n #: config/tc-ppc.c:1434\n-#, fuzzy, c-format\n-#| msgid \"  -mindex-reg             support pseudo index registers\\n\"\n+#, c-format\n msgid \"-mno-regnames           Do not allow symbolic names for registers\\n\"\n-msgstr \"  -mindex-reg             ha st\u00f6d f\u00f6r pseudoindexregister\\n\"\n+msgstr \"-mno-regnames           Till\u00e5t inte symboliska namn f\u00f6r register\\n\"\n \n #: config/tc-ppc.c:1437\n #, c-format\n msgid \"-mrelocatable           support for GCC's -mrelocatble option\\n\"\n-msgstr \"\"\n+msgstr \"-mrelocatable           st\u00f6d f\u00f6r GCC:s -mrelocatble-flagga\\n\"\n \n #: config/tc-ppc.c:1439\n #, c-format\n msgid \"-mrelocatable-lib       support for GCC's -mrelocatble-lib option\\n\"\n-msgstr \"\"\n+msgstr \"-mrelocatable-lib       st\u00f6d f\u00f6r GCC:s -mrelocatble-lib-flagga\\n\"\n \n #: config/tc-ppc.c:1441\n #, c-format\n msgid \"-memb                   set PPC_EMB bit in ELF flags\\n\"\n-msgstr \"\"\n+msgstr \"-memb                   s\u00e4tt PPC_EMB biten bland ELF-flaggorna\\n\"\n \n #: config/tc-ppc.c:1443\n-#, fuzzy, c-format\n-#| msgid \"  -mlittle-endian         generate little-endian code\\n\"\n+#, c-format\n msgid \"\"\n \"-mlittle, -mlittle-endian, -le\\n\"\n \"                        generate code for a little endian machine\\n\"\n-msgstr \"  -mlittle-endian         generera kod enligt omv\u00e4nd byteordning\\n\"\n+msgstr \"\"\n+\"-mlittle, -mlittle-endian, -le\\n\"\n+\"                        generera kod f\u00f6r en maskin med omv\u00e4nd byteordning\\n\"\n \n #: config/tc-ppc.c:1446\n-#, fuzzy, c-format\n-#| msgid \"  -mbig-endian            generate big-endian code\\n\"\n+#, c-format\n msgid \"\"\n \"-mbig, -mbig-endian, -be\\n\"\n \"                        generate code for a big endian machine\\n\"\n-msgstr \"  -mbig-endian            generera kod enligt rak byteordning\\n\"\n+msgstr \"\"\n+\"-mbig, -mbig-endian, -be\\n\"\n+\"                        generera kod f\u00f6r en maskin med rak byteordning\\n\"\n \n #: config/tc-ppc.c:1449\n-#, fuzzy, c-format\n-#| msgid \"  -mbig-obj               generate big object files\\n\"\n+#, c-format\n msgid \"-msolaris               generate code for Solaris\\n\"\n-msgstr \"  -mbig-obj               generera stora objektfiler\\n\"\n+msgstr \"-msolaris               generera kod f\u00f6r Solaris\\n\"\n \n #: config/tc-ppc.c:1451\n-#, fuzzy, c-format\n-#| msgid \"  -mbig-obj               generate big object files\\n\"\n+#, c-format\n msgid \"-mno-solaris            do not generate code for Solaris\\n\"\n-msgstr \"  -mbig-obj               generera stora objektfiler\\n\"\n+msgstr \"-mno-solaris            generera inte kod f\u00f6r Solaris\\n\"\n \n #: config/tc-ppc.c:1453\n #, c-format\n msgid \"-K PIC                  set EF_PPC_RELOCATABLE_LIB in ELF flags\\n\"\n-msgstr \"\"\n+msgstr \"-K PIC                  s\u00e4tt EF_PPC_RELOCATABLE_LIB bland ELF-flaggorna\\n\"\n \n #: config/tc-ppc.c:1455\n-#, fuzzy, c-format\n-#| msgid \"  --version               print assembler version number and exit\\n\"\n+#, c-format\n msgid \"-V                      print assembler version number\\n\"\n-msgstr \"  --version               skriv ut versionsnummer f\u00f6r assembler och avsluta\\n\"\n+msgstr \"-V                      skriv ut versionsnummer f\u00f6r assembler\\n\"\n \n #: config/tc-ppc.c:1457\n-#, fuzzy, c-format\n-#| msgid \"  -nocpp                  ignored\\n\"\n+#, c-format\n msgid \"-Qy, -Qn                ignored\\n\"\n-msgstr \"  -nocpp                  hoppas \u00f6ver\\n\"\n+msgstr \"-Qy, -Qn                hoppas \u00f6ver\\n\"\n \n #: config/tc-ppc.c:1460\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-nops=count             when aligning, more than COUNT nops uses a branch\\n\"\n-#| \"-ppc476-workaround      warn if emitting data to code sections\\n\"\n+#, c-format\n msgid \"-nops=count             when aligning, more than COUNT nops uses a branch\\n\"\n-msgstr \"\"\n-\"-nops=antal             vid justering anv\u00e4nder mer \u00e4n ANTAL NOP:ar en gren\\n\"\n-\"-ppc476-workaround      varna om data matas ut till kodsektioner\\n\"\n+msgstr \"-nops=antal             vid justering anv\u00e4nder mer \u00e4n ANTAL NOP:ar en gren\\n\"\n \n #: config/tc-ppc.c:1462\n-#, fuzzy, c-format\n-#| msgid \"\"\n-#| \"-nops=count             when aligning, more than COUNT nops uses a branch\\n\"\n-#| \"-ppc476-workaround      warn if emitting data to code sections\\n\"\n+#, c-format\n msgid \"-ppc476-workaround      warn if emitting data to code sections\\n\"\n-msgstr \"\"\n-\"-nops=antal             vid justering anv\u00e4nder mer \u00e4n ANTAL NOP:ar en gren\\n\"\n-\"-ppc476-workaround      varna om data matas ut till kodsektioner\\n\"\n+msgstr \"-ppc476-workaround      varna om data matas ut till kodsektioner\\n\"\n \n #: config/tc-ppc.c:1492\n #, c-format\n@@ -15752,10 +15614,8 @@ msgid \"internal error: invalid macro\"\n msgstr \"internt fel: ogiltigt makro\"\n \n #: config/tc-riscv.c:953\n-#, fuzzy\n-#| msgid \"internal error: lookup/get operands failed\"\n msgid \"internal error: vasprintf failed\"\n-msgstr \"internt fel: uppslag/h\u00e4mtning av operander misslyckades\"\n+msgstr \"internt fel: vasprintf misslyckades\"\n \n #: config/tc-riscv.c:982 config/tc-riscv.c:1053\n msgid \"unsupported large constant\"\n@@ -16166,28 +16026,24 @@ msgstr \"\"\n \n #: config/tc-s12z.c:149\n msgid \"  -mreg-prefix=PREFIX     set a prefix used to indicate register names (default none)\\n\"\n-msgstr \"\"\n+msgstr \"  -mreg-prefix=PREFIX     s\u00e4tt ett prefix som anv\u00e4nds f\u00f6r att indikera register namn (standardv\u00e4rde inget)\\n\"\n \n #: config/tc-s12z.c:150\n msgid \"  -mdollar-hex            the prefix '$' instead of '0x' is used to indicate literal hexadecimal constants\\n\"\n-msgstr \"\"\n+msgstr \"  -mdollar-hex            prefixet \u201d$\u201d anv\u00e4nds ist\u00e4llet f\u00f6r \u201d0x\u201d f\u00f6r att indikera literala hexadecimala konstanter\\n\"\n \n #: config/tc-s12z.c:317\n-#, fuzzy\n-#| msgid \"non-constant expression in \\\".if\\\" statement\"\n msgid \"A non-constant expression is not permitted here\"\n-msgstr \"icke-konstant uttryck i \u201d.if\u201d-sats\"\n+msgstr \"Ett icke-konstant uttryck till\u00e5ts inte h\u00e4r\"\n \n #: config/tc-s12z.c:434\n #, c-format\n msgid \"Expecting '%c'\"\n msgstr \"F\u00f6rv\u00e4ntade \u201d%c\u201d\"\n \n #: config/tc-s12z.c:457\n-#, fuzzy\n-#| msgid \": Immediate value in cbcond is out of range.\"\n msgid \"An immediate value in a source operand is inappropriate\"\n-msgstr \": Omedelbart v\u00e4rde i cbcond \u00e4r utanf\u00f6r intervall.\"\n+msgstr \"Ett omedelbart v\u00e4rde i en k\u00e4lloperand \u00e4r ol\u00e4mpligt\"\n \n #: config/tc-s12z.c:506 config/tc-s12z.c:607\n msgid \"Bad operand for constant offset\"\n@@ -16232,10 +16088,8 @@ msgid \"Source register for %s is no larger than the destination register\"\n msgstr \"K\u00e4llregister f\u00f6r %s \u00e4r inte st\u00f6rre \u00e4n destinationsregistret\"\n \n #: config/tc-s12z.c:1433\n-#, fuzzy\n-#| msgid \"invalid source register list\"\n msgid \"The destination and source registers are identical\"\n-msgstr \"ogiltig registerlista f\u00f6r k\u00e4lla\"\n+msgstr \"Destinations och k\u00e4llregister \u00e4r identiska\"\n \n #: config/tc-s12z.c:1457\n #, c-format\n@@ -18283,10 +18137,8 @@ msgid \"Can't redirect stderr to the file '%s'\"\n msgstr \"Kan inte omdirigera stderr till filen \u201d%s\u201d\"\n \n #: config/tc-tic54x.c:2503\n-#, fuzzy\n-#| msgid \"macros nested too deeply\"\n msgid \"Macro nesting is too deep\"\n-msgstr \"makro n\u00e4stlade f\u00f6r djupt\"\n+msgstr \"Makron\u00e4stling f\u00f6r djup\"\n \n #: config/tc-tic54x.c:2602\n #, c-format\n@@ -20483,26 +20335,22 @@ msgid \"multiple sections remapped to output section %s\"\n msgstr \"multipla sektioner ommappade till utdatasektion %s\"\n \n #: config/tc-z80.c:194\n-#, fuzzy, c-format\n-#| msgid \"Invalid floating point number\"\n+#, c-format\n msgid \"invalid floating point numbers type `%s'\"\n-msgstr \"Ogiltigt flyttalsnummer\"\n+msgstr \"ogiltigt flyttalsnummertyp \u201d%s\u201d\"\n \n #: config/tc-z80.c:215 config/tc-z80.c:224\n-#, fuzzy, c-format\n-#| msgid \"Invalid FTEST completer: %s\"\n+#, c-format\n msgid \"invalid INST in command line: %s\"\n-msgstr \"Ogiltigt FTEST-slutf\u00f6rare: %s\"\n+msgstr \"ogiltig INST i kommandorad: %s\"\n \n #: config/tc-z80.c:583\n msgid \"-- unterminated string\"\n msgstr \"-- oterminerad str\u00e4ng\"\n \n #: config/tc-z80.c:750\n-#, fuzzy\n-#| msgid \"unrecognised instruction %s\"\n msgid \"undocumented instruction\"\n-msgstr \"ok\u00e4nd instruktion %s\"\n+msgstr \"odokumenterad instruktion\"\n \n #: config/tc-z80.c:794 config/tc-z80.c:800\n msgid \"mismatched parentheses\"\n@@ -20513,10 +20361,9 @@ msgid \"bad expression syntax\"\n msgstr \"felaktig uttryckssyntax\"\n \n #: config/tc-z80.c:1071\n-#, fuzzy, c-format\n-#| msgid \"invalid immediate size\"\n+#, c-format\n msgid \"invalid data size %d\"\n-msgstr \"ogiltig omedelbarstorlek\"\n+msgstr \"ogiltig datastorlek %d\"\n \n #: config/tc-z80.c:1140\n msgid \"cannot make a relative jump to an absolute location\"\n@@ -20547,20 +20394,16 @@ msgstr \"ADL-l\u00e4gesinstruktion\"\n #. SIL prefix, in Z80 it is LD D,D\n #. LIL prefix, in Z80 it is LD E,E\n #: config/tc-z80.c:2356\n-#, fuzzy\n-#| msgid \"unsupported instruction `%s'\"\n msgid \"unsupported instruction, assembled as NOP\"\n-msgstr \"instruktion \u201d%s\u201d st\u00f6ds inte\"\n+msgstr \"instruktion st\u00f6ds inte, assemblerad som NOP\"\n \n #: config/tc-z80.c:2849 config/tc-z80.c:2880\n msgid \"parentheses ignored\"\n msgstr \"parenteser \u00f6verhoppade\"\n \n #: config/tc-z80.c:2897\n-#, fuzzy\n-#| msgid \"opcode `%s' not supported for target %s\"\n msgid \"CPU mode is unsupported by target\"\n-msgstr \"opkod \u201d%s\u201d st\u00f6ds inte f\u00f6r m\u00e5l %s\"\n+msgstr \"CPU-l\u00e4ge st\u00f6ds inte av m\u00e5l\"\n \n #: config/tc-z80.c:2919\n msgid \"assignment expected\"\n@@ -20580,10 +20423,8 @@ msgid \"md_apply_fix: unknown r_type 0x%x\\n\"\n msgstr \"md_apply_fix: ok\u00e4nd r_type 0x%x\\n\"\n \n #: config/tc-z80.c:3611 config/tc-z80.c:3670\n-#, fuzzy\n-#| msgid \"invalid syntax class\"\n msgid \"invalid syntax\"\n-msgstr \"ogiltig syntaxklass\"\n+msgstr \"ogiltig syntax\"\n \n #: config/tc-z8k.c:281\n #, c-format\n@@ -20915,7 +20756,7 @@ msgstr \".cfi_personality_id st\u00f6ds inte f\u00f6r detta m\u00e5l\"\n #: dw2gencfi.c:1893\n #, c-format\n msgid \"return column number %d overflows in CIE version 1\"\n-msgstr \"\"\n+msgstr \"retur av kolumnnummer %d orsaka \u00f6verspill i CIE-version 1\"\n \n #: dw2gencfi.c:2385 dw2gencfi.c:2541\n msgid \"open CFI at the end of file; missing .cfi_endproc directive\"\n@@ -20939,10 +20780,9 @@ msgid \"file number less than one\"\n msgstr \"filnummer mindre \u00e4n ett\"\n \n #: dwarf2dbg.c:820\n-#, fuzzy, c-format\n-#| msgid \"file number %ld already allocated\"\n+#, c-format\n msgid \"file number %u already allocated\"\n-msgstr \"filnummer %ld redan allokerat\"\n+msgstr \"filnummer %u redan allokerat\"\n \n #: dwarf2dbg.c:859 dwarf2dbg.c:1727\n #, c-format\n@@ -21547,10 +21387,9 @@ msgid \"Please report this bug.\\n\"\n msgstr \"Rapportera denna bugg.\\n\"\n \n #: messages.c:400\n-#, fuzzy, c-format\n-#| msgid \".%s outside of %s\"\n+#, c-format\n msgid \"%s out of domain (%\"\n-msgstr \".%s utanf\u00f6r %s\"\n+msgstr \"%s utanf\u00f6r dom\u00e4n (%\"\n \n #: messages.c:417\n #, c-format\n@@ -22193,15 +22032,17 @@ msgstr \"oimplementerat .nops-direktiv\"\n #, c-format\n msgid \"can't write %ld byte to section %s of %s: '%s'\"\n msgid_plural \"can't write %ld bytes to section %s of %s: '%s'\"\n-msgstr[0] \"kan inte skriva %ld byte till avsnitt %s av %s eftersom : \u201d%s\u201d\"\n-msgstr[1] \"kan inte skriva %ld byte till avsnitt %s av %s eftersom : \u201d%s\u201d\"\n+msgstr[0] \"kan inte skriva %ld byte till sektion %s av %s eftersom : \u201d%s\u201d\"\n+msgstr[1] \"kan inte skriva %ld byte till sektion %s av %s eftersom : \u201d%s\u201d\"\n \n #: write.c:1648 write.c:1675 write.c:1711\n #, c-format\n msgid \"can't fill %ld byte in section %s of %s: '%s'\"\n msgid_plural \"can't fill %ld bytes in section %s of %s: '%s'\"\n-msgstr[0] \"kan inte skriva %ld byte till avsnitt %s av %s eftersom : \u201d%s\u201d\"\n-msgstr[1] \"kan inte skriva %ld byte till avsnitt %s av %s eftersom : \u201d%s\u201d\"\n+msgstr[0] \"kan inte skriva %ld byte till sektion %s av %s eftersom : \u201d%s\u201d\"\n+msgstr[1] \"\"\n+\"kan inte skriva %ld byte till sektion\\n\"\n+\" %s av %s eftersom : \u201d%s\u201d\"\n \n #: write.c:1914\n msgid \"unable to create reloc for build note\""
    },
    {
      "sha": "212c9fac9da139e48df31aa4592836acb563bb32",
      "filename": "gold/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9d95b8e9d631e76eb152c86003db6b89e913bdd9/gold/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9d95b8e9d631e76eb152c86003db6b89e913bdd9/gold/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gold/ChangeLog?ref=9d95b8e9d631e76eb152c86003db6b89e913bdd9",
      "patch": "@@ -1,3 +1,7 @@\n+2020-05-14  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/sr.po: New Serbian translation.\n+\n 2020-05-11  Alan Modra  <amodra@gmail.com>\n \n \t* powerpc.cc: Rename powerxx to power10 throughout."
    },
    {
      "sha": "ad22720539bd58ffcf64ee964b28b74c270209c8",
      "filename": "gold/po/sr.po",
      "status": "added",
      "additions": 4217,
      "deletions": 0,
      "changes": 4217,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9d95b8e9d631e76eb152c86003db6b89e913bdd9/gold/po/sr.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9d95b8e9d631e76eb152c86003db6b89e913bdd9/gold/po/sr.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gold/po/sr.po?ref=9d95b8e9d631e76eb152c86003db6b89e913bdd9"
    }
  ]
}