

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Jul 14 12:54:52 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.770 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max   | min |  max |   Type   |
    +---------+---------+----------+----------+-----+------+----------+
    |      103|     1978| 0.515 us | 9.890 us |  102|  1977| dataflow |
    +---------+---------+----------+----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+------+---------+
        |                                                 |                                                |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
        |                     Instance                    |                     Module                     |   min   |   max   |    min   |    max   | min |  max |   Type  |
        +-------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+------+---------+
        |conv_2d_cl_array_array_ap_fixed_8u_config2_U0    |conv_2d_cl_array_array_ap_fixed_8u_config2_s    |      101|     1976| 0.505 us | 9.880 us |  101|  1976|   none  |
        |zeropad2d_cl_array_array_ap_fixed_8u_config4_U0  |zeropad2d_cl_array_array_ap_fixed_8u_config4_s  |       28|       28| 0.140 us | 0.140 us |   28|    28|   none  |
        +-------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        0|      -|     824|     824|    -|
|Instance         |        4|      8|    5062|    8707|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      8|    5886|    9533|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+------------------------------------------------+---------+-------+------+------+-----+
    |                     Instance                    |                     Module                     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------------------------+------------------------------------------------+---------+-------+------+------+-----+
    |conv_2d_cl_array_array_ap_fixed_8u_config2_U0    |conv_2d_cl_array_array_ap_fixed_8u_config2_s    |        4|      8|  5043|  8268|    0|
    |zeropad2d_cl_array_array_ap_fixed_8u_config4_U0  |zeropad2d_cl_array_array_ap_fixed_8u_config4_s  |        0|      0|    19|   439|    0|
    +-------------------------------------------------+------------------------------------------------+---------+-------+------+------+-----+
    |Total                                            |                                                |        4|      8|  5062|  8707|    0|
    +-------------------------------------------------+------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+-----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+-----+----+-----+------+-----+---------+
    |layer4_out_V_data_0_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_V_data_1_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_V_data_2_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_V_data_3_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_V_data_4_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_V_data_5_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_V_data_6_V_U  |        0|  103|   0|    -|    25|   16|      400|
    |layer4_out_V_data_7_V_U  |        0|  103|   0|    -|    25|   16|      400|
    +-------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                    |        0|  824|   0|    0|   200|  128|     3200|
    +-------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|input_1_V_data_0_V_TDATA      |  in |   16|    axis    |   input_1_V_data_0_V  |    pointer   |
|input_1_V_data_0_V_TVALID     |  in |    1|    axis    |   input_1_V_data_0_V  |    pointer   |
|input_1_V_data_0_V_TREADY     | out |    1|    axis    |   input_1_V_data_0_V  |    pointer   |
|input_1_V_data_1_V_TDATA      |  in |   16|    axis    |   input_1_V_data_1_V  |    pointer   |
|input_1_V_data_1_V_TVALID     |  in |    1|    axis    |   input_1_V_data_1_V  |    pointer   |
|input_1_V_data_1_V_TREADY     | out |    1|    axis    |   input_1_V_data_1_V  |    pointer   |
|input_1_V_data_2_V_TDATA      |  in |   16|    axis    |   input_1_V_data_2_V  |    pointer   |
|input_1_V_data_2_V_TVALID     |  in |    1|    axis    |   input_1_V_data_2_V  |    pointer   |
|input_1_V_data_2_V_TREADY     | out |    1|    axis    |   input_1_V_data_2_V  |    pointer   |
|input_1_V_data_3_V_TDATA      |  in |   16|    axis    |   input_1_V_data_3_V  |    pointer   |
|input_1_V_data_3_V_TVALID     |  in |    1|    axis    |   input_1_V_data_3_V  |    pointer   |
|input_1_V_data_3_V_TREADY     | out |    1|    axis    |   input_1_V_data_3_V  |    pointer   |
|input_1_V_data_4_V_TDATA      |  in |   16|    axis    |   input_1_V_data_4_V  |    pointer   |
|input_1_V_data_4_V_TVALID     |  in |    1|    axis    |   input_1_V_data_4_V  |    pointer   |
|input_1_V_data_4_V_TREADY     | out |    1|    axis    |   input_1_V_data_4_V  |    pointer   |
|input_1_V_data_5_V_TDATA      |  in |   16|    axis    |   input_1_V_data_5_V  |    pointer   |
|input_1_V_data_5_V_TVALID     |  in |    1|    axis    |   input_1_V_data_5_V  |    pointer   |
|input_1_V_data_5_V_TREADY     | out |    1|    axis    |   input_1_V_data_5_V  |    pointer   |
|input_1_V_data_6_V_TDATA      |  in |   16|    axis    |   input_1_V_data_6_V  |    pointer   |
|input_1_V_data_6_V_TVALID     |  in |    1|    axis    |   input_1_V_data_6_V  |    pointer   |
|input_1_V_data_6_V_TREADY     | out |    1|    axis    |   input_1_V_data_6_V  |    pointer   |
|input_1_V_data_7_V_TDATA      |  in |   16|    axis    |   input_1_V_data_7_V  |    pointer   |
|input_1_V_data_7_V_TVALID     |  in |    1|    axis    |   input_1_V_data_7_V  |    pointer   |
|input_1_V_data_7_V_TREADY     | out |    1|    axis    |   input_1_V_data_7_V  |    pointer   |
|layer2_out_V_data_0_V_TDATA   | out |   16|    axis    | layer2_out_V_data_0_V |    pointer   |
|layer2_out_V_data_0_V_TVALID  | out |    1|    axis    | layer2_out_V_data_0_V |    pointer   |
|layer2_out_V_data_0_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_0_V |    pointer   |
|layer2_out_V_data_1_V_TDATA   | out |   16|    axis    | layer2_out_V_data_1_V |    pointer   |
|layer2_out_V_data_1_V_TVALID  | out |    1|    axis    | layer2_out_V_data_1_V |    pointer   |
|layer2_out_V_data_1_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_1_V |    pointer   |
|layer2_out_V_data_2_V_TDATA   | out |   16|    axis    | layer2_out_V_data_2_V |    pointer   |
|layer2_out_V_data_2_V_TVALID  | out |    1|    axis    | layer2_out_V_data_2_V |    pointer   |
|layer2_out_V_data_2_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_2_V |    pointer   |
|layer2_out_V_data_3_V_TDATA   | out |   16|    axis    | layer2_out_V_data_3_V |    pointer   |
|layer2_out_V_data_3_V_TVALID  | out |    1|    axis    | layer2_out_V_data_3_V |    pointer   |
|layer2_out_V_data_3_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_3_V |    pointer   |
|layer2_out_V_data_4_V_TDATA   | out |   16|    axis    | layer2_out_V_data_4_V |    pointer   |
|layer2_out_V_data_4_V_TVALID  | out |    1|    axis    | layer2_out_V_data_4_V |    pointer   |
|layer2_out_V_data_4_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_4_V |    pointer   |
|layer2_out_V_data_5_V_TDATA   | out |   16|    axis    | layer2_out_V_data_5_V |    pointer   |
|layer2_out_V_data_5_V_TVALID  | out |    1|    axis    | layer2_out_V_data_5_V |    pointer   |
|layer2_out_V_data_5_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_5_V |    pointer   |
|layer2_out_V_data_6_V_TDATA   | out |   16|    axis    | layer2_out_V_data_6_V |    pointer   |
|layer2_out_V_data_6_V_TVALID  | out |    1|    axis    | layer2_out_V_data_6_V |    pointer   |
|layer2_out_V_data_6_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_6_V |    pointer   |
|layer2_out_V_data_7_V_TDATA   | out |   16|    axis    | layer2_out_V_data_7_V |    pointer   |
|layer2_out_V_data_7_V_TVALID  | out |    1|    axis    | layer2_out_V_data_7_V |    pointer   |
|layer2_out_V_data_7_V_TREADY  |  in |    1|    axis    | layer2_out_V_data_7_V |    pointer   |
|ap_clk                        |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       myproject       | return value |
+------------------------------+-----+-----+------------+-----------------------+--------------+

