#--------------------------------------------------------------------------------
# Auto-generated by Migen (5585912) & LiteX (e637aa65) on 2019-10-25 10:46:46
#--------------------------------------------------------------------------------
csr_base,ctrl,0x82000000,,
csr_base,ethmac,0x8200a000,,
csr_base,ethphy,0x82009800,,
csr_base,front_panel,0x82005800,,
csr_base,hdmi_in0,0x8200b800,,
csr_base,hdmi_in0_freq,0x8200c000,,
csr_base,hdmi_in1,0x8200d000,,
csr_base,hdmi_in1_freq,0x8200d800,,
csr_base,hdmi_out0,0x8200a800,,
csr_base,hdmi_out1,0x8200b000,,
csr_base,info,0x82006800,,
csr_base,opsis_i2c,0x82008800,,
csr_base,sdram,0x82004000,,
csr_base,spiflash,0x82005000,,
csr_base,timer0,0x82001800,,
csr_base,uart,0x82009000,,
csr_base,hdmi_in0_edid_mem,0x8200c800,,
csr_base,hdmi_in1_edid_mem,0x8200e000,,
csr_base,identifier_mem,0x82001000,,
csr_register,ctrl_reset,0x82000000,1,rw
csr_register,ctrl_scratch,0x82000004,4,rw
csr_register,ctrl_bus_errors,0x82000014,4,ro
csr_register,ethmac_sram_writer_slot,0x8200a000,1,ro
csr_register,ethmac_sram_writer_length,0x8200a004,4,ro
csr_register,ethmac_sram_writer_errors,0x8200a014,4,ro
csr_register,ethmac_sram_writer_ev_status,0x8200a024,1,rw
csr_register,ethmac_sram_writer_ev_pending,0x8200a028,1,rw
csr_register,ethmac_sram_writer_ev_enable,0x8200a02c,1,rw
csr_register,ethmac_sram_reader_start,0x8200a030,1,rw
csr_register,ethmac_sram_reader_ready,0x8200a034,1,ro
csr_register,ethmac_sram_reader_level,0x8200a038,1,ro
csr_register,ethmac_sram_reader_slot,0x8200a03c,1,rw
csr_register,ethmac_sram_reader_length,0x8200a040,2,rw
csr_register,ethmac_sram_reader_ev_status,0x8200a048,1,rw
csr_register,ethmac_sram_reader_ev_pending,0x8200a04c,1,rw
csr_register,ethmac_sram_reader_ev_enable,0x8200a050,1,rw
csr_register,ethmac_preamble_crc,0x8200a054,1,ro
csr_register,ethmac_preamble_errors,0x8200a058,4,ro
csr_register,ethmac_crc_errors,0x8200a068,4,ro
csr_register,ethphy_crg_reset,0x82009800,1,rw
csr_register,ethphy_mdio_w,0x82009804,1,rw
csr_register,ethphy_mdio_r,0x82009808,1,ro
csr_register,front_panel_switches_in,0x82005800,1,ro
csr_register,front_panel_leds_out,0x82005804,1,rw
csr_register,hdmi_in0_edid_hpd_notif,0x8200b800,1,ro
csr_register,hdmi_in0_edid_hpd_en,0x8200b804,1,rw
csr_register,hdmi_in0_clocking_pll_reset,0x8200b808,1,rw
csr_register,hdmi_in0_clocking_locked,0x8200b80c,1,ro
csr_register,hdmi_in0_clocking_pll_adr,0x8200b810,1,rw
csr_register,hdmi_in0_clocking_pll_dat_r,0x8200b814,2,ro
csr_register,hdmi_in0_clocking_pll_dat_w,0x8200b81c,2,rw
csr_register,hdmi_in0_clocking_pll_read,0x8200b824,1,rw
csr_register,hdmi_in0_clocking_pll_write,0x8200b828,1,rw
csr_register,hdmi_in0_clocking_pll_drdy,0x8200b82c,1,ro
csr_register,hdmi_in0_data0_cap_dly_ctl,0x8200b830,1,rw
csr_register,hdmi_in0_data0_cap_dly_busy,0x8200b834,1,ro
csr_register,hdmi_in0_data0_cap_phase,0x8200b838,1,ro
csr_register,hdmi_in0_data0_cap_phase_reset,0x8200b83c,1,rw
csr_register,hdmi_in0_data0_charsync_char_synced,0x8200b840,1,ro
csr_register,hdmi_in0_data0_charsync_ctl_pos,0x8200b844,1,ro
csr_register,hdmi_in0_data0_wer_update,0x8200b848,1,rw
csr_register,hdmi_in0_data0_wer_value,0x8200b84c,3,ro
csr_register,hdmi_in0_data1_cap_dly_ctl,0x8200b858,1,rw
csr_register,hdmi_in0_data1_cap_dly_busy,0x8200b85c,1,ro
csr_register,hdmi_in0_data1_cap_phase,0x8200b860,1,ro
csr_register,hdmi_in0_data1_cap_phase_reset,0x8200b864,1,rw
csr_register,hdmi_in0_data1_charsync_char_synced,0x8200b868,1,ro
csr_register,hdmi_in0_data1_charsync_ctl_pos,0x8200b86c,1,ro
csr_register,hdmi_in0_data1_wer_update,0x8200b870,1,rw
csr_register,hdmi_in0_data1_wer_value,0x8200b874,3,ro
csr_register,hdmi_in0_data2_cap_dly_ctl,0x8200b880,1,rw
csr_register,hdmi_in0_data2_cap_dly_busy,0x8200b884,1,ro
csr_register,hdmi_in0_data2_cap_phase,0x8200b888,1,ro
csr_register,hdmi_in0_data2_cap_phase_reset,0x8200b88c,1,rw
csr_register,hdmi_in0_data2_charsync_char_synced,0x8200b890,1,ro
csr_register,hdmi_in0_data2_charsync_ctl_pos,0x8200b894,1,ro
csr_register,hdmi_in0_data2_wer_update,0x8200b898,1,rw
csr_register,hdmi_in0_data2_wer_value,0x8200b89c,3,ro
csr_register,hdmi_in0_chansync_channels_synced,0x8200b8a8,1,ro
csr_register,hdmi_in0_resdetection_hres,0x8200b8ac,2,ro
csr_register,hdmi_in0_resdetection_vres,0x8200b8b4,2,ro
csr_register,hdmi_in0_frame_overflow,0x8200b8bc,1,rw
csr_register,hdmi_in0_dma_frame_size,0x8200b8c0,4,rw
csr_register,hdmi_in0_dma_slot0_status,0x8200b8d0,1,rw
csr_register,hdmi_in0_dma_slot0_address,0x8200b8d4,4,rw
csr_register,hdmi_in0_dma_slot1_status,0x8200b8e4,1,rw
csr_register,hdmi_in0_dma_slot1_address,0x8200b8e8,4,rw
csr_register,hdmi_in0_dma_ev_status,0x8200b8f8,1,rw
csr_register,hdmi_in0_dma_ev_pending,0x8200b8fc,1,rw
csr_register,hdmi_in0_dma_ev_enable,0x8200b900,1,rw
csr_register,hdmi_in0_freq_value,0x8200c000,4,ro
csr_register,hdmi_in1_edid_hpd_notif,0x8200d000,1,ro
csr_register,hdmi_in1_edid_hpd_en,0x8200d004,1,rw
csr_register,hdmi_in1_clocking_pll_reset,0x8200d008,1,rw
csr_register,hdmi_in1_clocking_locked,0x8200d00c,1,ro
csr_register,hdmi_in1_clocking_pll_adr,0x8200d010,1,rw
csr_register,hdmi_in1_clocking_pll_dat_r,0x8200d014,2,ro
csr_register,hdmi_in1_clocking_pll_dat_w,0x8200d01c,2,rw
csr_register,hdmi_in1_clocking_pll_read,0x8200d024,1,rw
csr_register,hdmi_in1_clocking_pll_write,0x8200d028,1,rw
csr_register,hdmi_in1_clocking_pll_drdy,0x8200d02c,1,ro
csr_register,hdmi_in1_data0_cap_dly_ctl,0x8200d030,1,rw
csr_register,hdmi_in1_data0_cap_dly_busy,0x8200d034,1,ro
csr_register,hdmi_in1_data0_cap_phase,0x8200d038,1,ro
csr_register,hdmi_in1_data0_cap_phase_reset,0x8200d03c,1,rw
csr_register,hdmi_in1_data0_charsync_char_synced,0x8200d040,1,ro
csr_register,hdmi_in1_data0_charsync_ctl_pos,0x8200d044,1,ro
csr_register,hdmi_in1_data0_wer_update,0x8200d048,1,rw
csr_register,hdmi_in1_data0_wer_value,0x8200d04c,3,ro
csr_register,hdmi_in1_data1_cap_dly_ctl,0x8200d058,1,rw
csr_register,hdmi_in1_data1_cap_dly_busy,0x8200d05c,1,ro
csr_register,hdmi_in1_data1_cap_phase,0x8200d060,1,ro
csr_register,hdmi_in1_data1_cap_phase_reset,0x8200d064,1,rw
csr_register,hdmi_in1_data1_charsync_char_synced,0x8200d068,1,ro
csr_register,hdmi_in1_data1_charsync_ctl_pos,0x8200d06c,1,ro
csr_register,hdmi_in1_data1_wer_update,0x8200d070,1,rw
csr_register,hdmi_in1_data1_wer_value,0x8200d074,3,ro
csr_register,hdmi_in1_data2_cap_dly_ctl,0x8200d080,1,rw
csr_register,hdmi_in1_data2_cap_dly_busy,0x8200d084,1,ro
csr_register,hdmi_in1_data2_cap_phase,0x8200d088,1,ro
csr_register,hdmi_in1_data2_cap_phase_reset,0x8200d08c,1,rw
csr_register,hdmi_in1_data2_charsync_char_synced,0x8200d090,1,ro
csr_register,hdmi_in1_data2_charsync_ctl_pos,0x8200d094,1,ro
csr_register,hdmi_in1_data2_wer_update,0x8200d098,1,rw
csr_register,hdmi_in1_data2_wer_value,0x8200d09c,3,ro
csr_register,hdmi_in1_chansync_channels_synced,0x8200d0a8,1,ro
csr_register,hdmi_in1_resdetection_hres,0x8200d0ac,2,ro
csr_register,hdmi_in1_resdetection_vres,0x8200d0b4,2,ro
csr_register,hdmi_in1_frame_overflow,0x8200d0bc,1,rw
csr_register,hdmi_in1_dma_frame_size,0x8200d0c0,4,rw
csr_register,hdmi_in1_dma_slot0_status,0x8200d0d0,1,rw
csr_register,hdmi_in1_dma_slot0_address,0x8200d0d4,4,rw
csr_register,hdmi_in1_dma_slot1_status,0x8200d0e4,1,rw
csr_register,hdmi_in1_dma_slot1_address,0x8200d0e8,4,rw
csr_register,hdmi_in1_dma_ev_status,0x8200d0f8,1,rw
csr_register,hdmi_in1_dma_ev_pending,0x8200d0fc,1,rw
csr_register,hdmi_in1_dma_ev_enable,0x8200d100,1,rw
csr_register,hdmi_in1_freq_value,0x8200d800,4,ro
csr_register,hdmi_out0_core_underflow_enable,0x8200a800,1,rw
csr_register,hdmi_out0_core_underflow_update,0x8200a804,1,rw
csr_register,hdmi_out0_core_underflow_counter,0x8200a808,4,ro
csr_register,hdmi_out0_core_initiator_enable,0x8200a818,1,rw
csr_register,hdmi_out0_core_initiator_hres,0x8200a81c,2,rw
csr_register,hdmi_out0_core_initiator_hsync_start,0x8200a824,2,rw
csr_register,hdmi_out0_core_initiator_hsync_end,0x8200a82c,2,rw
csr_register,hdmi_out0_core_initiator_hscan,0x8200a834,2,rw
csr_register,hdmi_out0_core_initiator_vres,0x8200a83c,2,rw
csr_register,hdmi_out0_core_initiator_vsync_start,0x8200a844,2,rw
csr_register,hdmi_out0_core_initiator_vsync_end,0x8200a84c,2,rw
csr_register,hdmi_out0_core_initiator_vscan,0x8200a854,2,rw
csr_register,hdmi_out0_core_initiator_base,0x8200a85c,4,rw
csr_register,hdmi_out0_core_initiator_length,0x8200a86c,4,rw
csr_register,hdmi_out0_core_dma_delay_base,0x8200a87c,4,rw
csr_register,hdmi_out0_driver_clocking_cmd_data,0x8200a88c,2,rw
csr_register,hdmi_out0_driver_clocking_send_cmd_data,0x8200a894,1,rw
csr_register,hdmi_out0_driver_clocking_send_go,0x8200a898,1,rw
csr_register,hdmi_out0_driver_clocking_status,0x8200a89c,1,ro
csr_register,hdmi_out0_driver_clocking_pll_reset,0x8200a8a0,1,rw
csr_register,hdmi_out0_driver_clocking_pll_adr,0x8200a8a4,1,rw
csr_register,hdmi_out0_driver_clocking_pll_dat_r,0x8200a8a8,2,ro
csr_register,hdmi_out0_driver_clocking_pll_dat_w,0x8200a8b0,2,rw
csr_register,hdmi_out0_driver_clocking_pll_read,0x8200a8b8,1,rw
csr_register,hdmi_out0_driver_clocking_pll_write,0x8200a8bc,1,rw
csr_register,hdmi_out0_driver_clocking_pll_drdy,0x8200a8c0,1,ro
csr_register,hdmi_out0_i2c_w,0x8200a8c4,1,rw
csr_register,hdmi_out0_i2c_r,0x8200a8c8,1,ro
csr_register,hdmi_out1_core_underflow_enable,0x8200b000,1,rw
csr_register,hdmi_out1_core_underflow_update,0x8200b004,1,rw
csr_register,hdmi_out1_core_underflow_counter,0x8200b008,4,ro
csr_register,hdmi_out1_core_initiator_enable,0x8200b018,1,rw
csr_register,hdmi_out1_core_initiator_hres,0x8200b01c,2,rw
csr_register,hdmi_out1_core_initiator_hsync_start,0x8200b024,2,rw
csr_register,hdmi_out1_core_initiator_hsync_end,0x8200b02c,2,rw
csr_register,hdmi_out1_core_initiator_hscan,0x8200b034,2,rw
csr_register,hdmi_out1_core_initiator_vres,0x8200b03c,2,rw
csr_register,hdmi_out1_core_initiator_vsync_start,0x8200b044,2,rw
csr_register,hdmi_out1_core_initiator_vsync_end,0x8200b04c,2,rw
csr_register,hdmi_out1_core_initiator_vscan,0x8200b054,2,rw
csr_register,hdmi_out1_core_initiator_base,0x8200b05c,4,rw
csr_register,hdmi_out1_core_initiator_length,0x8200b06c,4,rw
csr_register,hdmi_out1_core_dma_delay_base,0x8200b07c,4,rw
csr_register,hdmi_out1_i2c_w,0x8200b08c,1,rw
csr_register,hdmi_out1_i2c_r,0x8200b090,1,ro
csr_register,info_dna_id,0x82006800,8,ro
csr_register,info_git_commit,0x82006820,20,ro
csr_register,info_platform_platform,0x82006870,8,ro
csr_register,info_platform_target,0x82006890,8,ro
csr_register,opsis_i2c_master_w,0x82008800,1,rw
csr_register,opsis_i2c_master_r,0x82008804,1,ro
csr_register,opsis_i2c_fx2_reset_out,0x82008808,1,rw
csr_register,opsis_i2c_fx2_hack_shift_reg,0x8200880c,1,rw
csr_register,opsis_i2c_fx2_hack_status,0x82008810,1,rw
csr_register,opsis_i2c_fx2_hack_slave_addr,0x82008814,1,rw
csr_register,opsis_i2c_mux_sel,0x82008818,1,rw
csr_register,sdram_dfii_control,0x82004000,1,rw
csr_register,sdram_dfii_pi0_command,0x82004004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0x82004008,1,rw
csr_register,sdram_dfii_pi0_address,0x8200400c,2,rw
csr_register,sdram_dfii_pi0_baddress,0x82004014,1,rw
csr_register,sdram_dfii_pi0_wrdata,0x82004018,4,rw
csr_register,sdram_dfii_pi0_rddata,0x82004028,4,ro
csr_register,sdram_dfii_pi1_command,0x82004038,1,rw
csr_register,sdram_dfii_pi1_command_issue,0x8200403c,1,rw
csr_register,sdram_dfii_pi1_address,0x82004040,2,rw
csr_register,sdram_dfii_pi1_baddress,0x82004048,1,rw
csr_register,sdram_dfii_pi1_wrdata,0x8200404c,4,rw
csr_register,sdram_dfii_pi1_rddata,0x8200405c,4,ro
csr_register,sdram_dfii_pi2_command,0x8200406c,1,rw
csr_register,sdram_dfii_pi2_command_issue,0x82004070,1,rw
csr_register,sdram_dfii_pi2_address,0x82004074,2,rw
csr_register,sdram_dfii_pi2_baddress,0x8200407c,1,rw
csr_register,sdram_dfii_pi2_wrdata,0x82004080,4,rw
csr_register,sdram_dfii_pi2_rddata,0x82004090,4,ro
csr_register,sdram_dfii_pi3_command,0x820040a0,1,rw
csr_register,sdram_dfii_pi3_command_issue,0x820040a4,1,rw
csr_register,sdram_dfii_pi3_address,0x820040a8,2,rw
csr_register,sdram_dfii_pi3_baddress,0x820040b0,1,rw
csr_register,sdram_dfii_pi3_wrdata,0x820040b4,4,rw
csr_register,sdram_dfii_pi3_rddata,0x820040c4,4,ro
csr_register,sdram_controller_bandwidth_update,0x820040d4,1,rw
csr_register,sdram_controller_bandwidth_nreads,0x820040d8,3,ro
csr_register,sdram_controller_bandwidth_nwrites,0x820040e4,3,ro
csr_register,sdram_controller_bandwidth_data_width,0x820040f0,1,ro
csr_register,spiflash_bitbang,0x82005000,1,rw
csr_register,spiflash_miso,0x82005004,1,ro
csr_register,spiflash_bitbang_en,0x82005008,1,rw
csr_register,timer0_load,0x82001800,4,rw
csr_register,timer0_reload,0x82001810,4,rw
csr_register,timer0_en,0x82001820,1,rw
csr_register,timer0_update_value,0x82001824,1,rw
csr_register,timer0_value,0x82001828,4,ro
csr_register,timer0_ev_status,0x82001838,1,rw
csr_register,timer0_ev_pending,0x8200183c,1,rw
csr_register,timer0_ev_enable,0x82001840,1,rw
csr_register,uart_rxtx,0x82009000,1,rw
csr_register,uart_txfull,0x82009004,1,ro
csr_register,uart_rxempty,0x82009008,1,ro
csr_register,uart_ev_status,0x8200900c,1,rw
csr_register,uart_ev_pending,0x82009010,1,rw
csr_register,uart_ev_enable,0x82009014,1,rw
constant,ethmac_interrupt,2,,
constant,hdmi_in0_interrupt,3,,
constant,hdmi_in1_interrupt,4,,
constant,timer0_interrupt,0,,
constant,uart_interrupt,1,,
constant,spiflash_page_size,256,,
constant,spiflash_sector_size,65536,,
constant,hdmi_in0_description,  The *third* HDMI port from the left.\r\n  Labeled J5 and HDMI In 1.\r\n,,
constant,hdmi_in0_mnemonic,RX1,,
constant,hdmi_in1_description,  The *fourth* HDMI port from the left. (Closest to the USB.)\r\n  Labeled J4 and HDMI In 2.\r\n,,
constant,hdmi_in1_mnemonic,RX2,,
constant,hdmi_out0_description,  The *first* HDMI port from the left.\r\n  Labeled J3 and HDMI Out 1.\r\n,,
constant,hdmi_out0_mnemonic,TX1,,
constant,hdmi_out1_description,  The *second* HDMI port from the left.\r\n  Labeled J2 and HDMI Out 2.\r\n,,
constant,hdmi_out1_mnemonic,TX2,,
constant,localip1,192,,
constant,localip2,168,,
constant,localip3,100,,
constant,localip4,50,,
constant,remoteip1,192,,
constant,remoteip2,168,,
constant,remoteip3,100,,
constant,remoteip4,100,,
constant,ethmac_rx_slots,2,,
constant,ethmac_tx_slots,2,,
constant,ethmac_slot_size,2048,,
constant,hdmi_out0_driver_clocking_max_pix_clk,100000000,,
constant,hdmi_out0_driver_clocking_clkfx_md_max_1000,2000,,
constant,config_clock_frequency,50000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type,LM32,,
constant,config_cpu_type_lm32,1,,
constant,config_csr_alignment,32,,
constant,config_csr_data_width,8,,
constant,config_l2_size,8192,,
constant,shadow_base,2147483648,,
constant,flash_boot_address,539000832,,
memory_region,rom,0x00000000,32768,
memory_region,sram,0x01000000,32768,
memory_region,csr,0x02000000,16777216,
memory_region,spiflash,0x20000000,16777216,
memory_region,main_ram,0x40000000,268435456,
memory_region,ethmac,0xb0000000,8192,
