# do micro_mips_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying /home/josh/altera/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/josh/altera/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/writeback_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/writeback_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity writeback_unit
# -- Compiling architecture rtl of writeback_unit
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/execute_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/execute_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_unit
# -- Compiling architecture rtl of execute_unit
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/decode_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/decode_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decode_unit
# -- Compiling architecture rtl of decode_unit
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/fetch_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/fetch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_unit
# -- Compiling architecture rtl of fetch_unit
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/clock_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/clock_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clock_unit
# -- Compiling architecture arc of clock_unit
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/soc.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/soc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity soc
# -- Compiling architecture arc of soc
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/chip_selector.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/chip_selector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity chip_selector
# -- Compiling architecture arc of chip_selector
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/core.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity core
# -- Compiling architecture arc of core
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/rom.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity rom
# -- Compiling architecture rtl of rom
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/register_file.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture rtl of register_file
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/ram.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram
# -- Compiling architecture rtl of ram
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/control_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josh/Documents/assignment/MicroMips/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 09:01:35 on Apr 13,2016
# vcom -reportprogress 300 -93 -work work /home/josh/Documents/assignment/MicroMips/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 09:01:35 on Apr 13,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.soc
# vsim work.soc 
# Start time: 09:01:41 on Apr 13,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.soc(arc)
# Loading work.chip_selector(arc)
# Loading ieee.numeric_std(body)
# Loading work.clock_unit(arc)
# Loading work.core(arc)
# Loading work.control_unit(rtl)
# Loading work.datapath(rtl)
# Loading work.fetch_unit(rtl)
# Loading work.decode_unit(rtl)
# Loading work.register_file(rtl)
# Loading work.execute_unit(rtl)
# Loading work.alu(rtl)
# Loading work.writeback_unit(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.rom(rtl)
# Loading work.ram(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /soc/core_inst/datap/execute_u/alu_zero has no driver.
# This port will contribute value (U) to the signal network.
do test_soc.tcl
# ** Warning: (vsim-8683) Uninitialized out port /soc/core_inst/datap/execute_u/alu_zero has no driver.
# This port will contribute value (U) to the signal network.
# FETCH
# DECODE
# 2
# FETCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /soc/ram_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /soc/core_inst/datap/decode_u/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /soc/core_inst/datap/decode_u/reg_file
# 0
# FETCH
# DECODE
# X Register: XXXXXXXX
# Y Register: XXXXXXXX
# DECODE
# X Register: XXXXXXXX
# Y Register: XXXXXXXX
# ALU_1
# ALU_1
# ALU_2
# ALU_2
# FETCH
# FETCH
# DECODE
# X Register: XXXXXXXX
# Y Register: XXXXXXXX
# 0 ps
# 106050 us
# End time: 09:04:30 on Apr 13,2016, Elapsed time: 0:02:49
# Errors: 0, Warnings: 5
