<stg><name>Differentiate_HW</name>


<trans_list>

<trans id="10448" from="1" to="2">
<condition id="227610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10449" from="2" to="3">
<condition id="227611">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10451" from="3" to="4">
<condition id="227613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10452" from="4" to="5">
<condition id="227615">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10453" from="4" to="6">
<condition id="227614">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10455" from="5" to="7">
<condition id="227617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10457" from="6" to="7">
<condition id="227619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10458" from="7" to="8">
<condition id="227620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10460" from="8" to="9">
<condition id="227623">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10461" from="8" to="10">
<condition id="227622">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10463" from="9" to="11">
<condition id="227625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10465" from="10" to="11">
<condition id="227627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10466" from="11" to="12">
<condition id="227628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10468" from="12" to="13">
<condition id="227630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10469" from="12" to="14">
<condition id="227631">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10471" from="13" to="14">
<condition id="227633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10472" from="14" to="15">
<condition id="227634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10474" from="15" to="16">
<condition id="227636">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10475" from="15" to="17">
<condition id="227637">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10477" from="16" to="17">
<condition id="227639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10478" from="17" to="18">
<condition id="227640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10480" from="18" to="19">
<condition id="227642">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10481" from="18" to="20">
<condition id="227643">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10483" from="19" to="20">
<condition id="227645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10484" from="20" to="21">
<condition id="227646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10486" from="21" to="22">
<condition id="227648">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10487" from="21" to="23">
<condition id="227649">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10489" from="22" to="23">
<condition id="227651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10490" from="23" to="24">
<condition id="227652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10492" from="24" to="25">
<condition id="227654">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10493" from="24" to="26">
<condition id="227655">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10495" from="25" to="26">
<condition id="227657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10496" from="26" to="27">
<condition id="227658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10498" from="27" to="28">
<condition id="227660">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10499" from="27" to="29">
<condition id="227661">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10501" from="28" to="29">
<condition id="227663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10502" from="29" to="30">
<condition id="227664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10504" from="30" to="31">
<condition id="227666">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10505" from="30" to="32">
<condition id="227667">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10507" from="31" to="32">
<condition id="227669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10508" from="32" to="33">
<condition id="227670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10510" from="33" to="34">
<condition id="227672">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10511" from="33" to="35">
<condition id="227673">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10513" from="34" to="35">
<condition id="227675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10514" from="35" to="36">
<condition id="227676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10516" from="36" to="37">
<condition id="227678">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10517" from="36" to="38">
<condition id="227679">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10519" from="37" to="38">
<condition id="227681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10520" from="38" to="39">
<condition id="227682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10522" from="39" to="40">
<condition id="227684">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10523" from="39" to="41">
<condition id="227685">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10525" from="40" to="41">
<condition id="227687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10526" from="41" to="42">
<condition id="227688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10528" from="42" to="43">
<condition id="227690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10529" from="42" to="44">
<condition id="227691">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10531" from="43" to="44">
<condition id="227693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10532" from="44" to="45">
<condition id="227694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10534" from="45" to="46">
<condition id="227696">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10535" from="45" to="47">
<condition id="227697">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10537" from="46" to="47">
<condition id="227699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10538" from="47" to="48">
<condition id="227700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10540" from="48" to="49">
<condition id="227702">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10541" from="48" to="50">
<condition id="227703">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10543" from="49" to="50">
<condition id="227705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10544" from="50" to="51">
<condition id="227706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10546" from="51" to="52">
<condition id="227708">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10547" from="51" to="53">
<condition id="227709">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10549" from="52" to="53">
<condition id="227711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10550" from="53" to="54">
<condition id="227712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10552" from="54" to="55">
<condition id="227714">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10553" from="54" to="56">
<condition id="227715">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10555" from="55" to="56">
<condition id="227717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10556" from="56" to="57">
<condition id="227718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10558" from="57" to="58">
<condition id="227720">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10559" from="57" to="59">
<condition id="227721">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10561" from="58" to="59">
<condition id="227723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10562" from="59" to="60">
<condition id="227724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10564" from="60" to="61">
<condition id="227726">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10565" from="60" to="62">
<condition id="227727">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10567" from="61" to="62">
<condition id="227729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10568" from="62" to="63">
<condition id="227730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10570" from="63" to="64">
<condition id="227732">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10571" from="63" to="65">
<condition id="227733">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10573" from="64" to="65">
<condition id="227735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10574" from="65" to="66">
<condition id="227736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10576" from="66" to="67">
<condition id="227738">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10577" from="66" to="68">
<condition id="227739">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10579" from="67" to="68">
<condition id="227741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10580" from="68" to="69">
<condition id="227742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10582" from="69" to="70">
<condition id="227744">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10583" from="69" to="71">
<condition id="227745">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10585" from="70" to="71">
<condition id="227747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10586" from="71" to="72">
<condition id="227748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10588" from="72" to="73">
<condition id="227750">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10589" from="72" to="74">
<condition id="227751">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10591" from="73" to="74">
<condition id="227753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10592" from="74" to="75">
<condition id="227754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10594" from="75" to="76">
<condition id="227756">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10595" from="75" to="77">
<condition id="227757">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10597" from="76" to="77">
<condition id="227759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10598" from="77" to="78">
<condition id="227760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10600" from="78" to="79">
<condition id="227762">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10601" from="78" to="80">
<condition id="227763">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10603" from="79" to="80">
<condition id="227765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10604" from="80" to="81">
<condition id="227766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10606" from="81" to="82">
<condition id="227768">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10607" from="81" to="83">
<condition id="227769">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10609" from="82" to="83">
<condition id="227771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10610" from="83" to="84">
<condition id="227772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10612" from="84" to="85">
<condition id="227774">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10613" from="84" to="86">
<condition id="227775">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10615" from="85" to="86">
<condition id="227777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10616" from="86" to="87">
<condition id="227778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10618" from="87" to="88">
<condition id="227780">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10619" from="87" to="89">
<condition id="227781">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10621" from="88" to="89">
<condition id="227783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10622" from="89" to="90">
<condition id="227784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10624" from="90" to="91">
<condition id="227786">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10625" from="90" to="92">
<condition id="227787">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10627" from="91" to="92">
<condition id="227789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10628" from="92" to="93">
<condition id="227790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10630" from="93" to="94">
<condition id="227792">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10631" from="93" to="95">
<condition id="227793">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10633" from="94" to="95">
<condition id="227795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10634" from="95" to="96">
<condition id="227796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10636" from="96" to="97">
<condition id="227798">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10637" from="96" to="98">
<condition id="227799">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10639" from="97" to="98">
<condition id="227801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10640" from="98" to="99">
<condition id="227802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10642" from="99" to="100">
<condition id="227804">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10643" from="99" to="101">
<condition id="227805">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10645" from="100" to="101">
<condition id="227807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10646" from="101" to="102">
<condition id="227808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10648" from="102" to="103">
<condition id="227810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10649" from="102" to="104">
<condition id="227811">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10651" from="103" to="104">
<condition id="227813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10652" from="104" to="105">
<condition id="227814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10654" from="105" to="106">
<condition id="227816">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10655" from="105" to="107">
<condition id="227817">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10657" from="106" to="107">
<condition id="227819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10658" from="107" to="108">
<condition id="227820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10660" from="108" to="109">
<condition id="227822">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10661" from="108" to="110">
<condition id="227823">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10663" from="109" to="110">
<condition id="227825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10664" from="110" to="111">
<condition id="227826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10666" from="111" to="112">
<condition id="227828">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10667" from="111" to="113">
<condition id="227829">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10669" from="112" to="113">
<condition id="227831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10670" from="113" to="114">
<condition id="227832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10672" from="114" to="115">
<condition id="227834">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10673" from="114" to="116">
<condition id="227835">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10675" from="115" to="116">
<condition id="227837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10676" from="116" to="117">
<condition id="227838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10678" from="117" to="118">
<condition id="227840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10679" from="117" to="119">
<condition id="227841">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10681" from="118" to="119">
<condition id="227843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10682" from="119" to="120">
<condition id="227844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10684" from="120" to="121">
<condition id="227846">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10685" from="120" to="122">
<condition id="227847">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10687" from="121" to="122">
<condition id="227849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10688" from="122" to="123">
<condition id="227850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10690" from="123" to="124">
<condition id="227852">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10691" from="123" to="125">
<condition id="227853">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10693" from="124" to="125">
<condition id="227855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10694" from="125" to="126">
<condition id="227856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10696" from="126" to="127">
<condition id="227858">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10697" from="126" to="128">
<condition id="227859">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10699" from="127" to="128">
<condition id="227861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10700" from="128" to="129">
<condition id="227862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10702" from="129" to="130">
<condition id="227864">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10703" from="129" to="131">
<condition id="227865">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10705" from="130" to="131">
<condition id="227867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10706" from="131" to="132">
<condition id="227868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10708" from="132" to="133">
<condition id="227870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10709" from="132" to="134">
<condition id="227871">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10711" from="133" to="134">
<condition id="227873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10712" from="134" to="135">
<condition id="227874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10714" from="135" to="136">
<condition id="227876">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10715" from="135" to="137">
<condition id="227877">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10717" from="136" to="137">
<condition id="227879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10718" from="137" to="138">
<condition id="227880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10720" from="138" to="139">
<condition id="227882">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10721" from="138" to="140">
<condition id="227883">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10723" from="139" to="140">
<condition id="227885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10724" from="140" to="141">
<condition id="227886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10726" from="141" to="142">
<condition id="227888">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10727" from="141" to="143">
<condition id="227889">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10729" from="142" to="143">
<condition id="227891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10730" from="143" to="144">
<condition id="227892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10732" from="144" to="145">
<condition id="227894">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10733" from="144" to="146">
<condition id="227895">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10735" from="145" to="146">
<condition id="227897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10736" from="146" to="147">
<condition id="227898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10738" from="147" to="148">
<condition id="227900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10739" from="147" to="149">
<condition id="227901">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10741" from="148" to="149">
<condition id="227903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10742" from="149" to="150">
<condition id="227904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10744" from="150" to="151">
<condition id="227906">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10745" from="150" to="152">
<condition id="227907">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10747" from="151" to="152">
<condition id="227909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10748" from="152" to="153">
<condition id="227910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10750" from="153" to="154">
<condition id="227912">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10751" from="153" to="155">
<condition id="227913">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10753" from="154" to="155">
<condition id="227915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10754" from="155" to="156">
<condition id="227916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10756" from="156" to="157">
<condition id="227918">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10757" from="156" to="158">
<condition id="227919">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10759" from="157" to="158">
<condition id="227921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10760" from="158" to="159">
<condition id="227922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10762" from="159" to="160">
<condition id="227924">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10763" from="159" to="161">
<condition id="227925">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10765" from="160" to="161">
<condition id="227927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10766" from="161" to="162">
<condition id="227928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10768" from="162" to="163">
<condition id="227930">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10769" from="162" to="164">
<condition id="227931">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10771" from="163" to="164">
<condition id="227933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10772" from="164" to="165">
<condition id="227934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10774" from="165" to="166">
<condition id="227936">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10775" from="165" to="167">
<condition id="227937">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10777" from="166" to="167">
<condition id="227939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10778" from="167" to="168">
<condition id="227940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10780" from="168" to="169">
<condition id="227942">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10781" from="168" to="170">
<condition id="227943">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10783" from="169" to="170">
<condition id="227945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10784" from="170" to="171">
<condition id="227946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10786" from="171" to="172">
<condition id="227948">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10787" from="171" to="173">
<condition id="227949">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10789" from="172" to="173">
<condition id="227951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10790" from="173" to="174">
<condition id="227952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10792" from="174" to="175">
<condition id="227954">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10793" from="174" to="176">
<condition id="227955">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10795" from="175" to="176">
<condition id="227957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10796" from="176" to="177">
<condition id="227958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10798" from="177" to="178">
<condition id="227960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10799" from="177" to="179">
<condition id="227961">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10801" from="178" to="179">
<condition id="227963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10802" from="179" to="180">
<condition id="227964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10804" from="180" to="181">
<condition id="227966">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10805" from="180" to="182">
<condition id="227967">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10807" from="181" to="182">
<condition id="227969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10808" from="182" to="183">
<condition id="227970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10810" from="183" to="184">
<condition id="227972">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10811" from="183" to="185">
<condition id="227973">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10813" from="184" to="185">
<condition id="227975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10814" from="185" to="186">
<condition id="227976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10816" from="186" to="187">
<condition id="227978">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10817" from="186" to="188">
<condition id="227979">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10819" from="187" to="188">
<condition id="227981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10820" from="188" to="189">
<condition id="227982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10822" from="189" to="190">
<condition id="227984">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10823" from="189" to="191">
<condition id="227985">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10825" from="190" to="191">
<condition id="227987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10826" from="191" to="192">
<condition id="227988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10828" from="192" to="193">
<condition id="227990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10829" from="192" to="194">
<condition id="227991">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10831" from="193" to="194">
<condition id="227993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10832" from="194" to="195">
<condition id="227994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10834" from="195" to="196">
<condition id="227996">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10835" from="195" to="197">
<condition id="227997">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10837" from="196" to="197">
<condition id="227999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10838" from="197" to="198">
<condition id="228000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10840" from="198" to="199">
<condition id="228002">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10841" from="198" to="200">
<condition id="228003">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10843" from="199" to="200">
<condition id="228005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10844" from="200" to="201">
<condition id="228006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10846" from="201" to="202">
<condition id="228008">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10847" from="201" to="203">
<condition id="228009">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10849" from="202" to="203">
<condition id="228011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10850" from="203" to="204">
<condition id="228012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10852" from="204" to="205">
<condition id="228014">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10853" from="204" to="206">
<condition id="228015">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10855" from="205" to="206">
<condition id="228017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10856" from="206" to="207">
<condition id="228018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10858" from="207" to="208">
<condition id="228020">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10859" from="207" to="209">
<condition id="228021">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10861" from="208" to="209">
<condition id="228023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10862" from="209" to="210">
<condition id="228024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10864" from="210" to="211">
<condition id="228026">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10865" from="210" to="212">
<condition id="228027">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10867" from="211" to="212">
<condition id="228029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10868" from="212" to="213">
<condition id="228030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10870" from="213" to="214">
<condition id="228032">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10871" from="213" to="215">
<condition id="228033">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10873" from="214" to="215">
<condition id="228035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10874" from="215" to="216">
<condition id="228036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10876" from="216" to="217">
<condition id="228038">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10877" from="216" to="218">
<condition id="228039">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10879" from="217" to="218">
<condition id="228041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10880" from="218" to="219">
<condition id="228042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10882" from="219" to="220">
<condition id="228044">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10883" from="219" to="221">
<condition id="228045">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10885" from="220" to="221">
<condition id="228047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10886" from="221" to="222">
<condition id="228048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10888" from="222" to="223">
<condition id="228050">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10889" from="222" to="224">
<condition id="228051">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10891" from="223" to="224">
<condition id="228053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10892" from="224" to="225">
<condition id="228054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10894" from="225" to="226">
<condition id="228056">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10895" from="225" to="227">
<condition id="228057">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10897" from="226" to="227">
<condition id="228059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10898" from="227" to="228">
<condition id="228060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10900" from="228" to="229">
<condition id="228062">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10901" from="228" to="230">
<condition id="228063">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10903" from="229" to="230">
<condition id="228065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10904" from="230" to="231">
<condition id="228066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10906" from="231" to="232">
<condition id="228068">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10907" from="231" to="233">
<condition id="228069">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10909" from="232" to="233">
<condition id="228071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10910" from="233" to="234">
<condition id="228072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10912" from="234" to="235">
<condition id="228074">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10913" from="234" to="236">
<condition id="228075">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10915" from="235" to="236">
<condition id="228077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10916" from="236" to="237">
<condition id="228078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10918" from="237" to="238">
<condition id="228080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10919" from="237" to="239">
<condition id="228081">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10921" from="238" to="239">
<condition id="228083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10922" from="239" to="240">
<condition id="228084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10924" from="240" to="241">
<condition id="228086">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10925" from="240" to="242">
<condition id="228087">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10927" from="241" to="242">
<condition id="228089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10928" from="242" to="243">
<condition id="228090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10930" from="243" to="244">
<condition id="228092">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10931" from="243" to="245">
<condition id="228093">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10933" from="244" to="245">
<condition id="228095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10934" from="245" to="246">
<condition id="228096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10936" from="246" to="247">
<condition id="228098">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10937" from="246" to="248">
<condition id="228099">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10939" from="247" to="248">
<condition id="228101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10940" from="248" to="249">
<condition id="228102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10942" from="249" to="250">
<condition id="228104">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10943" from="249" to="251">
<condition id="228105">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10945" from="250" to="251">
<condition id="228107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10946" from="251" to="252">
<condition id="228108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10948" from="252" to="253">
<condition id="228110">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10949" from="252" to="254">
<condition id="228111">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10951" from="253" to="254">
<condition id="228113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10952" from="254" to="255">
<condition id="228114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10954" from="255" to="256">
<condition id="228116">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10955" from="255" to="257">
<condition id="228117">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10957" from="256" to="257">
<condition id="228119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10958" from="257" to="258">
<condition id="228120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10960" from="258" to="259">
<condition id="228122">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10961" from="258" to="260">
<condition id="228123">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10963" from="259" to="260">
<condition id="228125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10964" from="260" to="261">
<condition id="228126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10966" from="261" to="262">
<condition id="228128">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10967" from="261" to="263">
<condition id="228129">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10969" from="262" to="263">
<condition id="228131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10970" from="263" to="264">
<condition id="228132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10972" from="264" to="265">
<condition id="228134">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10973" from="264" to="266">
<condition id="228135">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10975" from="265" to="266">
<condition id="228137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10976" from="266" to="267">
<condition id="228138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10978" from="267" to="268">
<condition id="228140">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10979" from="267" to="269">
<condition id="228141">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10981" from="268" to="269">
<condition id="228143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10982" from="269" to="270">
<condition id="228144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10984" from="270" to="271">
<condition id="228146">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10985" from="270" to="272">
<condition id="228147">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10987" from="271" to="272">
<condition id="228149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10988" from="272" to="273">
<condition id="228150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10990" from="273" to="274">
<condition id="228152">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10991" from="273" to="275">
<condition id="228153">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10993" from="274" to="275">
<condition id="228155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10994" from="275" to="276">
<condition id="228156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10996" from="276" to="277">
<condition id="228158">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10997" from="276" to="278">
<condition id="228159">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10999" from="277" to="278">
<condition id="228161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11000" from="278" to="279">
<condition id="228162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11002" from="279" to="280">
<condition id="228164">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11003" from="279" to="281">
<condition id="228165">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11005" from="280" to="281">
<condition id="228167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11006" from="281" to="282">
<condition id="228168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11008" from="282" to="283">
<condition id="228170">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11009" from="282" to="284">
<condition id="228171">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11011" from="283" to="284">
<condition id="228173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11012" from="284" to="285">
<condition id="228174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11014" from="285" to="286">
<condition id="228176">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11015" from="285" to="287">
<condition id="228177">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11017" from="286" to="287">
<condition id="228179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11018" from="287" to="288">
<condition id="228180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11020" from="288" to="289">
<condition id="228182">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11021" from="288" to="290">
<condition id="228183">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11023" from="289" to="290">
<condition id="228185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11024" from="290" to="291">
<condition id="228186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11026" from="291" to="292">
<condition id="228188">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11027" from="291" to="293">
<condition id="228189">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11029" from="292" to="293">
<condition id="228191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11030" from="293" to="294">
<condition id="228192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11032" from="294" to="295">
<condition id="228194">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11033" from="294" to="296">
<condition id="228195">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11035" from="295" to="296">
<condition id="228197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11036" from="296" to="297">
<condition id="228198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11038" from="297" to="298">
<condition id="228200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11039" from="297" to="299">
<condition id="228201">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11041" from="298" to="299">
<condition id="228203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11042" from="299" to="300">
<condition id="228204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11044" from="300" to="301">
<condition id="228206">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11045" from="300" to="302">
<condition id="228207">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11047" from="301" to="302">
<condition id="228209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11048" from="302" to="303">
<condition id="228210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11050" from="303" to="304">
<condition id="228212">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11051" from="303" to="305">
<condition id="228213">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11053" from="304" to="305">
<condition id="228215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11054" from="305" to="306">
<condition id="228216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11056" from="306" to="307">
<condition id="228218">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11057" from="306" to="308">
<condition id="228219">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11059" from="307" to="308">
<condition id="228221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11060" from="308" to="309">
<condition id="228222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11062" from="309" to="310">
<condition id="228224">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11063" from="309" to="311">
<condition id="228225">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11065" from="310" to="311">
<condition id="228227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11066" from="311" to="312">
<condition id="228228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11068" from="312" to="313">
<condition id="228230">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11069" from="312" to="314">
<condition id="228231">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11071" from="313" to="314">
<condition id="228233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11072" from="314" to="315">
<condition id="228234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11074" from="315" to="316">
<condition id="228236">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11075" from="315" to="317">
<condition id="228237">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11077" from="316" to="317">
<condition id="228239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11078" from="317" to="318">
<condition id="228240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11080" from="318" to="319">
<condition id="228242">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11081" from="318" to="320">
<condition id="228243">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11083" from="319" to="320">
<condition id="228245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11084" from="320" to="321">
<condition id="228246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11086" from="321" to="322">
<condition id="228248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11087" from="321" to="323">
<condition id="228249">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11089" from="322" to="323">
<condition id="228251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11090" from="323" to="324">
<condition id="228252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11092" from="324" to="325">
<condition id="228254">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11093" from="324" to="326">
<condition id="228255">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11095" from="325" to="326">
<condition id="228257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11096" from="326" to="327">
<condition id="228258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11098" from="327" to="328">
<condition id="228260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11099" from="327" to="329">
<condition id="228261">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11101" from="328" to="329">
<condition id="228263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11102" from="329" to="330">
<condition id="228264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11104" from="330" to="331">
<condition id="228266">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11105" from="330" to="332">
<condition id="228267">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11107" from="331" to="332">
<condition id="228269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11108" from="332" to="333">
<condition id="228270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11110" from="333" to="334">
<condition id="228272">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11111" from="333" to="335">
<condition id="228273">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11113" from="334" to="335">
<condition id="228275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11114" from="335" to="336">
<condition id="228276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11116" from="336" to="337">
<condition id="228278">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11117" from="336" to="338">
<condition id="228279">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11119" from="337" to="338">
<condition id="228281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11120" from="338" to="339">
<condition id="228282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11122" from="339" to="340">
<condition id="228284">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11123" from="339" to="341">
<condition id="228285">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11125" from="340" to="341">
<condition id="228287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11126" from="341" to="342">
<condition id="228288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11128" from="342" to="343">
<condition id="228290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11129" from="342" to="344">
<condition id="228291">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11131" from="343" to="344">
<condition id="228293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11132" from="344" to="345">
<condition id="228294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11134" from="345" to="346">
<condition id="228296">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11135" from="345" to="347">
<condition id="228297">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11137" from="346" to="347">
<condition id="228299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11138" from="347" to="348">
<condition id="228300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11140" from="348" to="349">
<condition id="228302">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11141" from="348" to="350">
<condition id="228303">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11143" from="349" to="350">
<condition id="228305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11144" from="350" to="351">
<condition id="228306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11146" from="351" to="352">
<condition id="228308">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11147" from="351" to="353">
<condition id="228309">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11149" from="352" to="353">
<condition id="228311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11150" from="353" to="354">
<condition id="228312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11152" from="354" to="355">
<condition id="228314">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11153" from="354" to="356">
<condition id="228315">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11155" from="355" to="356">
<condition id="228317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11156" from="356" to="357">
<condition id="228318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11158" from="357" to="358">
<condition id="228320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11159" from="357" to="359">
<condition id="228321">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11161" from="358" to="359">
<condition id="228323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11162" from="359" to="360">
<condition id="228324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11164" from="360" to="361">
<condition id="228326">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11165" from="360" to="362">
<condition id="228327">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11167" from="361" to="362">
<condition id="228329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11168" from="362" to="363">
<condition id="228330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11170" from="363" to="364">
<condition id="228332">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11171" from="363" to="365">
<condition id="228333">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11173" from="364" to="365">
<condition id="228335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11174" from="365" to="366">
<condition id="228336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11176" from="366" to="367">
<condition id="228338">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11177" from="366" to="368">
<condition id="228339">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11179" from="367" to="368">
<condition id="228341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11180" from="368" to="369">
<condition id="228342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11182" from="369" to="370">
<condition id="228344">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11183" from="369" to="371">
<condition id="228345">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11185" from="370" to="371">
<condition id="228347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11186" from="371" to="372">
<condition id="228348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11188" from="372" to="373">
<condition id="228350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11189" from="372" to="374">
<condition id="228351">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11191" from="373" to="374">
<condition id="228353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11192" from="374" to="375">
<condition id="228354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11194" from="375" to="376">
<condition id="228356">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11195" from="375" to="377">
<condition id="228357">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11197" from="376" to="377">
<condition id="228359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11198" from="377" to="378">
<condition id="228360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11200" from="378" to="379">
<condition id="228362">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11201" from="378" to="380">
<condition id="228363">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11203" from="379" to="380">
<condition id="228365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11204" from="380" to="381">
<condition id="228366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11206" from="381" to="382">
<condition id="228368">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11207" from="381" to="383">
<condition id="228369">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11209" from="382" to="383">
<condition id="228371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11210" from="383" to="384">
<condition id="228372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11212" from="384" to="385">
<condition id="228374">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11213" from="384" to="386">
<condition id="228375">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11215" from="385" to="386">
<condition id="228377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11216" from="386" to="387">
<condition id="228378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11218" from="387" to="388">
<condition id="228380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11219" from="387" to="389">
<condition id="228381">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11221" from="388" to="389">
<condition id="228383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11222" from="389" to="390">
<condition id="228384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11224" from="390" to="391">
<condition id="228386">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11225" from="390" to="392">
<condition id="228387">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11227" from="391" to="392">
<condition id="228389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11228" from="392" to="393">
<condition id="228390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11230" from="393" to="394">
<condition id="228392">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11231" from="393" to="395">
<condition id="228393">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11233" from="394" to="395">
<condition id="228395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11234" from="395" to="396">
<condition id="228396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11236" from="396" to="397">
<condition id="228398">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11237" from="396" to="398">
<condition id="228399">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11239" from="397" to="398">
<condition id="228401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11240" from="398" to="399">
<condition id="228402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11242" from="399" to="400">
<condition id="228404">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11243" from="399" to="401">
<condition id="228405">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11245" from="400" to="401">
<condition id="228407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11246" from="401" to="402">
<condition id="228408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11248" from="402" to="403">
<condition id="228410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11249" from="402" to="404">
<condition id="228411">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11251" from="403" to="404">
<condition id="228413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11252" from="404" to="405">
<condition id="228414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11254" from="405" to="406">
<condition id="228416">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11255" from="405" to="407">
<condition id="228417">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11257" from="406" to="407">
<condition id="228419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11258" from="407" to="408">
<condition id="228420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11260" from="408" to="409">
<condition id="228422">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11261" from="408" to="410">
<condition id="228423">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11263" from="409" to="410">
<condition id="228425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11264" from="410" to="411">
<condition id="228426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11266" from="411" to="412">
<condition id="228428">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11267" from="411" to="413">
<condition id="228429">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11269" from="412" to="413">
<condition id="228431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11270" from="413" to="414">
<condition id="228432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11272" from="414" to="415">
<condition id="228434">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11273" from="414" to="416">
<condition id="228435">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11275" from="415" to="416">
<condition id="228437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11276" from="416" to="417">
<condition id="228438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11278" from="417" to="418">
<condition id="228440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11279" from="417" to="419">
<condition id="228441">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11281" from="418" to="419">
<condition id="228443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11282" from="419" to="420">
<condition id="228444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11284" from="420" to="421">
<condition id="228446">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11285" from="420" to="422">
<condition id="228447">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11287" from="421" to="422">
<condition id="228449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11288" from="422" to="423">
<condition id="228450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11290" from="423" to="424">
<condition id="228452">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11291" from="423" to="425">
<condition id="228453">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11293" from="424" to="425">
<condition id="228455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11294" from="425" to="426">
<condition id="228456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11296" from="426" to="427">
<condition id="228458">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11297" from="426" to="428">
<condition id="228459">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11299" from="427" to="428">
<condition id="228461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11300" from="428" to="429">
<condition id="228462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11302" from="429" to="430">
<condition id="228464">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11303" from="429" to="431">
<condition id="228465">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11305" from="430" to="431">
<condition id="228467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11306" from="431" to="432">
<condition id="228468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11308" from="432" to="433">
<condition id="228470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11309" from="432" to="434">
<condition id="228471">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11311" from="433" to="434">
<condition id="228473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11312" from="434" to="435">
<condition id="228474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11314" from="435" to="436">
<condition id="228476">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11315" from="435" to="437">
<condition id="228477">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11317" from="436" to="437">
<condition id="228479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11318" from="437" to="438">
<condition id="228480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11320" from="438" to="439">
<condition id="228482">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11321" from="438" to="440">
<condition id="228483">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11323" from="439" to="440">
<condition id="228485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11324" from="440" to="441">
<condition id="228486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11326" from="441" to="442">
<condition id="228488">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11327" from="441" to="443">
<condition id="228489">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11329" from="442" to="443">
<condition id="228491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11330" from="443" to="444">
<condition id="228492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11332" from="444" to="445">
<condition id="228494">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11333" from="444" to="446">
<condition id="228495">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11335" from="445" to="446">
<condition id="228497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11336" from="446" to="447">
<condition id="228498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11338" from="447" to="448">
<condition id="228500">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11339" from="447" to="449">
<condition id="228501">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11341" from="448" to="449">
<condition id="228503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11342" from="449" to="450">
<condition id="228504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11344" from="450" to="451">
<condition id="228506">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11345" from="450" to="452">
<condition id="228507">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11347" from="451" to="452">
<condition id="228509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11348" from="452" to="453">
<condition id="228510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11350" from="453" to="454">
<condition id="228512">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11351" from="453" to="455">
<condition id="228513">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11353" from="454" to="455">
<condition id="228515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11354" from="455" to="456">
<condition id="228516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11356" from="456" to="457">
<condition id="228518">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11357" from="456" to="458">
<condition id="228519">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11359" from="457" to="458">
<condition id="228521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11360" from="458" to="459">
<condition id="228522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11362" from="459" to="460">
<condition id="228524">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11363" from="459" to="461">
<condition id="228525">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11365" from="460" to="461">
<condition id="228527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11366" from="461" to="462">
<condition id="228528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11368" from="462" to="463">
<condition id="228530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11369" from="462" to="464">
<condition id="228531">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11371" from="463" to="464">
<condition id="228533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11372" from="464" to="465">
<condition id="228534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11374" from="465" to="466">
<condition id="228536">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11375" from="465" to="467">
<condition id="228537">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11377" from="466" to="467">
<condition id="228539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11378" from="467" to="468">
<condition id="228540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11380" from="468" to="469">
<condition id="228542">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11381" from="468" to="470">
<condition id="228543">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11383" from="469" to="470">
<condition id="228545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11384" from="470" to="471">
<condition id="228546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11386" from="471" to="472">
<condition id="228548">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11387" from="471" to="473">
<condition id="228549">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11389" from="472" to="473">
<condition id="228551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11390" from="473" to="474">
<condition id="228552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11392" from="474" to="475">
<condition id="228554">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11393" from="474" to="476">
<condition id="228555">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11395" from="475" to="476">
<condition id="228557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11396" from="476" to="477">
<condition id="228558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11398" from="477" to="478">
<condition id="228560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11399" from="477" to="479">
<condition id="228561">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11401" from="478" to="479">
<condition id="228563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11402" from="479" to="480">
<condition id="228564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11404" from="480" to="481">
<condition id="228566">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11405" from="480" to="482">
<condition id="228567">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11407" from="481" to="482">
<condition id="228569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11408" from="482" to="483">
<condition id="228570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11410" from="483" to="484">
<condition id="228572">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11411" from="483" to="485">
<condition id="228573">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11413" from="484" to="485">
<condition id="228575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11414" from="485" to="486">
<condition id="228576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11416" from="486" to="487">
<condition id="228578">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11417" from="486" to="488">
<condition id="228579">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11419" from="487" to="488">
<condition id="228581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11420" from="488" to="489">
<condition id="228582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11422" from="489" to="490">
<condition id="228584">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11423" from="489" to="491">
<condition id="228585">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11425" from="490" to="491">
<condition id="228587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11426" from="491" to="492">
<condition id="228588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11428" from="492" to="493">
<condition id="228590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11429" from="492" to="494">
<condition id="228591">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11431" from="493" to="494">
<condition id="228593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11432" from="494" to="495">
<condition id="228594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11434" from="495" to="496">
<condition id="228596">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11435" from="495" to="497">
<condition id="228597">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11437" from="496" to="497">
<condition id="228599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11438" from="497" to="498">
<condition id="228600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11440" from="498" to="499">
<condition id="228602">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11441" from="498" to="500">
<condition id="228603">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11443" from="499" to="500">
<condition id="228605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11444" from="500" to="501">
<condition id="228606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11446" from="501" to="502">
<condition id="228608">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11447" from="501" to="503">
<condition id="228609">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11449" from="502" to="503">
<condition id="228611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11450" from="503" to="504">
<condition id="228612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11452" from="504" to="505">
<condition id="228614">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11453" from="504" to="506">
<condition id="228615">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11455" from="505" to="506">
<condition id="228617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11456" from="506" to="507">
<condition id="228618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11458" from="507" to="508">
<condition id="228620">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11459" from="507" to="509">
<condition id="228621">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11461" from="508" to="509">
<condition id="228623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11462" from="509" to="510">
<condition id="228624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11464" from="510" to="511">
<condition id="228626">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11465" from="510" to="512">
<condition id="228627">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11467" from="511" to="512">
<condition id="228629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11468" from="512" to="513">
<condition id="228630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11470" from="513" to="514">
<condition id="228632">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11471" from="513" to="515">
<condition id="228633">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11473" from="514" to="515">
<condition id="228635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11474" from="515" to="516">
<condition id="228636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11476" from="516" to="517">
<condition id="228638">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11477" from="516" to="518">
<condition id="228639">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11479" from="517" to="518">
<condition id="228641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11480" from="518" to="519">
<condition id="228642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11482" from="519" to="520">
<condition id="228644">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11483" from="519" to="521">
<condition id="228645">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11485" from="520" to="521">
<condition id="228647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11486" from="521" to="522">
<condition id="228648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11488" from="522" to="523">
<condition id="228650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11489" from="522" to="524">
<condition id="228651">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11491" from="523" to="524">
<condition id="228653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11492" from="524" to="525">
<condition id="228654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11494" from="525" to="526">
<condition id="228656">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11495" from="525" to="527">
<condition id="228657">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11497" from="526" to="527">
<condition id="228659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11498" from="527" to="528">
<condition id="228660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11500" from="528" to="529">
<condition id="228662">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11501" from="528" to="530">
<condition id="228663">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11503" from="529" to="530">
<condition id="228665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11504" from="530" to="531">
<condition id="228666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11506" from="531" to="532">
<condition id="228668">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11507" from="531" to="533">
<condition id="228669">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11509" from="532" to="533">
<condition id="228671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11510" from="533" to="534">
<condition id="228672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11512" from="534" to="535">
<condition id="228674">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11513" from="534" to="536">
<condition id="228675">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11515" from="535" to="536">
<condition id="228677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11516" from="536" to="537">
<condition id="228678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11518" from="537" to="538">
<condition id="228680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11519" from="537" to="539">
<condition id="228681">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11521" from="538" to="539">
<condition id="228683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11522" from="539" to="540">
<condition id="228684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11524" from="540" to="541">
<condition id="228686">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11525" from="540" to="542">
<condition id="228687">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11527" from="541" to="542">
<condition id="228689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11528" from="542" to="543">
<condition id="228690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11530" from="543" to="544">
<condition id="228692">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11531" from="543" to="545">
<condition id="228693">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11533" from="544" to="545">
<condition id="228695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11534" from="545" to="546">
<condition id="228696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11536" from="546" to="547">
<condition id="228698">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11537" from="546" to="548">
<condition id="228699">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11539" from="547" to="548">
<condition id="228701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11540" from="548" to="549">
<condition id="228702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11542" from="549" to="550">
<condition id="228704">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11543" from="549" to="551">
<condition id="228705">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11545" from="550" to="551">
<condition id="228707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11546" from="551" to="552">
<condition id="228708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11548" from="552" to="553">
<condition id="228710">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11549" from="552" to="554">
<condition id="228711">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11551" from="553" to="554">
<condition id="228713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11552" from="554" to="555">
<condition id="228714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11554" from="555" to="556">
<condition id="228716">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11555" from="555" to="557">
<condition id="228717">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11557" from="556" to="557">
<condition id="228719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11558" from="557" to="558">
<condition id="228720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11560" from="558" to="559">
<condition id="228722">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11561" from="558" to="560">
<condition id="228723">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11563" from="559" to="560">
<condition id="228725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11564" from="560" to="561">
<condition id="228726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11566" from="561" to="562">
<condition id="228728">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11567" from="561" to="563">
<condition id="228729">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11569" from="562" to="563">
<condition id="228731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11570" from="563" to="564">
<condition id="228732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11572" from="564" to="565">
<condition id="228734">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11573" from="564" to="566">
<condition id="228735">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11575" from="565" to="566">
<condition id="228737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11576" from="566" to="567">
<condition id="228738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11578" from="567" to="568">
<condition id="228740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11579" from="567" to="569">
<condition id="228741">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11581" from="568" to="569">
<condition id="228743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11582" from="569" to="570">
<condition id="228744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11584" from="570" to="571">
<condition id="228746">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11585" from="570" to="572">
<condition id="228747">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11587" from="571" to="572">
<condition id="228749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11588" from="572" to="573">
<condition id="228750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11590" from="573" to="574">
<condition id="228752">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11591" from="573" to="575">
<condition id="228753">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11593" from="574" to="575">
<condition id="228755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11594" from="575" to="576">
<condition id="228756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11596" from="576" to="577">
<condition id="228758">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11597" from="576" to="578">
<condition id="228759">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11599" from="577" to="578">
<condition id="228761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11600" from="578" to="579">
<condition id="228762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11602" from="579" to="580">
<condition id="228764">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11603" from="579" to="581">
<condition id="228765">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11605" from="580" to="581">
<condition id="228767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11606" from="581" to="582">
<condition id="228768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11608" from="582" to="583">
<condition id="228770">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11609" from="582" to="584">
<condition id="228771">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11611" from="583" to="584">
<condition id="228773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11612" from="584" to="585">
<condition id="228774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11614" from="585" to="586">
<condition id="228776">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11615" from="585" to="587">
<condition id="228777">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11617" from="586" to="587">
<condition id="228779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11618" from="587" to="588">
<condition id="228780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11620" from="588" to="589">
<condition id="228782">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11621" from="588" to="590">
<condition id="228783">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11623" from="589" to="590">
<condition id="228785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11624" from="590" to="591">
<condition id="228786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11626" from="591" to="592">
<condition id="228788">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11627" from="591" to="593">
<condition id="228789">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11629" from="592" to="593">
<condition id="228791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11630" from="593" to="594">
<condition id="228792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11632" from="594" to="595">
<condition id="228794">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11633" from="594" to="596">
<condition id="228795">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11635" from="595" to="596">
<condition id="228797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11636" from="596" to="597">
<condition id="228798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11638" from="597" to="598">
<condition id="228800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11639" from="597" to="599">
<condition id="228801">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11641" from="598" to="599">
<condition id="228803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11642" from="599" to="600">
<condition id="228804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11644" from="600" to="601">
<condition id="228806">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11645" from="600" to="602">
<condition id="228807">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11647" from="601" to="602">
<condition id="228809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11648" from="602" to="603">
<condition id="228810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11650" from="603" to="604">
<condition id="228812">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11651" from="603" to="605">
<condition id="228813">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11653" from="604" to="605">
<condition id="228815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11654" from="605" to="606">
<condition id="228816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11656" from="606" to="607">
<condition id="228818">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11657" from="606" to="608">
<condition id="228819">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11659" from="607" to="608">
<condition id="228821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11660" from="608" to="609">
<condition id="228822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11662" from="609" to="610">
<condition id="228824">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11663" from="609" to="611">
<condition id="228825">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11665" from="610" to="611">
<condition id="228827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11666" from="611" to="612">
<condition id="228828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11668" from="612" to="613">
<condition id="228830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11669" from="612" to="614">
<condition id="228831">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11671" from="613" to="614">
<condition id="228833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11672" from="614" to="615">
<condition id="228834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11674" from="615" to="616">
<condition id="228836">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11675" from="615" to="617">
<condition id="228837">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11677" from="616" to="617">
<condition id="228839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11678" from="617" to="618">
<condition id="228840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11680" from="618" to="619">
<condition id="228842">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11681" from="618" to="620">
<condition id="228843">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11683" from="619" to="620">
<condition id="228845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11684" from="620" to="621">
<condition id="228846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11686" from="621" to="622">
<condition id="228848">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11687" from="621" to="623">
<condition id="228849">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11689" from="622" to="623">
<condition id="228851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11690" from="623" to="624">
<condition id="228852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11692" from="624" to="625">
<condition id="228854">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11693" from="624" to="626">
<condition id="228855">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11695" from="625" to="626">
<condition id="228857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11696" from="626" to="627">
<condition id="228858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11698" from="627" to="628">
<condition id="228860">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11699" from="627" to="629">
<condition id="228861">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11701" from="628" to="629">
<condition id="228863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11702" from="629" to="630">
<condition id="228864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11704" from="630" to="631">
<condition id="228866">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11705" from="630" to="632">
<condition id="228867">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11707" from="631" to="632">
<condition id="228869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11708" from="632" to="633">
<condition id="228870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11710" from="633" to="634">
<condition id="228872">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11711" from="633" to="635">
<condition id="228873">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11713" from="634" to="635">
<condition id="228875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11714" from="635" to="636">
<condition id="228876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11716" from="636" to="637">
<condition id="228878">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11717" from="636" to="638">
<condition id="228879">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11719" from="637" to="638">
<condition id="228881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11720" from="638" to="639">
<condition id="228882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11722" from="639" to="640">
<condition id="228884">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11723" from="639" to="641">
<condition id="228885">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11725" from="640" to="641">
<condition id="228887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11726" from="641" to="642">
<condition id="228888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11728" from="642" to="643">
<condition id="228890">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11729" from="642" to="644">
<condition id="228891">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11731" from="643" to="644">
<condition id="228893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11732" from="644" to="645">
<condition id="228894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11734" from="645" to="646">
<condition id="228896">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11735" from="645" to="647">
<condition id="228897">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11737" from="646" to="647">
<condition id="228899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11738" from="647" to="648">
<condition id="228900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11740" from="648" to="649">
<condition id="228902">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11741" from="648" to="650">
<condition id="228903">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11743" from="649" to="650">
<condition id="228905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11744" from="650" to="651">
<condition id="228906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11746" from="651" to="652">
<condition id="228908">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11747" from="651" to="653">
<condition id="228909">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11749" from="652" to="653">
<condition id="228911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11750" from="653" to="654">
<condition id="228912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11752" from="654" to="655">
<condition id="228914">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11753" from="654" to="656">
<condition id="228915">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11755" from="655" to="656">
<condition id="228917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11756" from="656" to="657">
<condition id="228918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11758" from="657" to="658">
<condition id="228920">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11759" from="657" to="659">
<condition id="228921">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11761" from="658" to="659">
<condition id="228923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11762" from="659" to="660">
<condition id="228924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11764" from="660" to="661">
<condition id="228926">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11765" from="660" to="662">
<condition id="228927">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11767" from="661" to="662">
<condition id="228929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11768" from="662" to="663">
<condition id="228930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11770" from="663" to="664">
<condition id="228932">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11771" from="663" to="665">
<condition id="228933">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11773" from="664" to="665">
<condition id="228935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11774" from="665" to="666">
<condition id="228936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11776" from="666" to="667">
<condition id="228938">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11777" from="666" to="668">
<condition id="228939">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11779" from="667" to="668">
<condition id="228941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11780" from="668" to="669">
<condition id="228942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11782" from="669" to="670">
<condition id="228944">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11783" from="669" to="671">
<condition id="228945">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11785" from="670" to="671">
<condition id="228947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11786" from="671" to="672">
<condition id="228948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11788" from="672" to="673">
<condition id="228950">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11789" from="672" to="674">
<condition id="228951">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11791" from="673" to="674">
<condition id="228953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11792" from="674" to="675">
<condition id="228954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11794" from="675" to="676">
<condition id="228956">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11795" from="675" to="677">
<condition id="228957">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11797" from="676" to="677">
<condition id="228959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11798" from="677" to="678">
<condition id="228960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11800" from="678" to="679">
<condition id="228962">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11801" from="678" to="680">
<condition id="228963">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11803" from="679" to="680">
<condition id="228965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11804" from="680" to="681">
<condition id="228966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11806" from="681" to="682">
<condition id="228968">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11807" from="681" to="683">
<condition id="228969">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11809" from="682" to="683">
<condition id="228971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11810" from="683" to="684">
<condition id="228972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11812" from="684" to="685">
<condition id="228974">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11813" from="684" to="686">
<condition id="228975">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11815" from="685" to="686">
<condition id="228977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11816" from="686" to="687">
<condition id="228978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11818" from="687" to="688">
<condition id="228980">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11819" from="687" to="689">
<condition id="228981">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11821" from="688" to="689">
<condition id="228983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11822" from="689" to="690">
<condition id="228984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11824" from="690" to="691">
<condition id="228986">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11825" from="690" to="692">
<condition id="228987">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11827" from="691" to="692">
<condition id="228989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11828" from="692" to="693">
<condition id="228990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11830" from="693" to="694">
<condition id="228992">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11831" from="693" to="695">
<condition id="228993">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11833" from="694" to="695">
<condition id="228995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11834" from="695" to="696">
<condition id="228996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11836" from="696" to="697">
<condition id="228998">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11837" from="696" to="698">
<condition id="228999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11839" from="697" to="698">
<condition id="229001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11840" from="698" to="699">
<condition id="229002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11842" from="699" to="700">
<condition id="229004">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11843" from="699" to="701">
<condition id="229005">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11845" from="700" to="701">
<condition id="229007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11846" from="701" to="702">
<condition id="229008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11848" from="702" to="703">
<condition id="229010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11849" from="702" to="704">
<condition id="229011">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11851" from="703" to="704">
<condition id="229013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11852" from="704" to="705">
<condition id="229014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11854" from="705" to="706">
<condition id="229016">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11855" from="705" to="707">
<condition id="229017">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11857" from="706" to="707">
<condition id="229019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11858" from="707" to="708">
<condition id="229020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11860" from="708" to="709">
<condition id="229022">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11861" from="708" to="710">
<condition id="229023">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11863" from="709" to="710">
<condition id="229025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11864" from="710" to="711">
<condition id="229026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11866" from="711" to="712">
<condition id="229028">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11867" from="711" to="713">
<condition id="229029">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11869" from="712" to="713">
<condition id="229031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11870" from="713" to="714">
<condition id="229032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11872" from="714" to="715">
<condition id="229034">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11873" from="714" to="716">
<condition id="229035">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11875" from="715" to="716">
<condition id="229037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11876" from="716" to="717">
<condition id="229038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11878" from="717" to="718">
<condition id="229040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11879" from="717" to="719">
<condition id="229041">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11881" from="718" to="719">
<condition id="229043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11882" from="719" to="720">
<condition id="229044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11884" from="720" to="721">
<condition id="229046">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11885" from="720" to="722">
<condition id="229047">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11887" from="721" to="722">
<condition id="229049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11888" from="722" to="723">
<condition id="229050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11890" from="723" to="724">
<condition id="229052">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11891" from="723" to="725">
<condition id="229053">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11893" from="724" to="725">
<condition id="229055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11894" from="725" to="726">
<condition id="229056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11896" from="726" to="727">
<condition id="229058">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11897" from="726" to="728">
<condition id="229059">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11899" from="727" to="728">
<condition id="229061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11900" from="728" to="729">
<condition id="229062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11902" from="729" to="730">
<condition id="229064">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11903" from="729" to="731">
<condition id="229065">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11905" from="730" to="731">
<condition id="229067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11906" from="731" to="732">
<condition id="229068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11908" from="732" to="733">
<condition id="229070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11909" from="732" to="734">
<condition id="229071">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11911" from="733" to="734">
<condition id="229073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11912" from="734" to="735">
<condition id="229074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11914" from="735" to="736">
<condition id="229076">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11915" from="735" to="737">
<condition id="229077">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11917" from="736" to="737">
<condition id="229079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11918" from="737" to="738">
<condition id="229080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11920" from="738" to="739">
<condition id="229082">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11921" from="738" to="740">
<condition id="229083">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11923" from="739" to="740">
<condition id="229085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11924" from="740" to="741">
<condition id="229086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11926" from="741" to="742">
<condition id="229088">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11927" from="741" to="743">
<condition id="229089">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11929" from="742" to="743">
<condition id="229091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11930" from="743" to="744">
<condition id="229092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11932" from="744" to="745">
<condition id="229094">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11933" from="744" to="746">
<condition id="229095">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11935" from="745" to="746">
<condition id="229097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11936" from="746" to="747">
<condition id="229098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11938" from="747" to="748">
<condition id="229100">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11939" from="747" to="749">
<condition id="229101">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11941" from="748" to="749">
<condition id="229103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11942" from="749" to="750">
<condition id="229104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11944" from="750" to="751">
<condition id="229106">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11945" from="750" to="752">
<condition id="229107">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11947" from="751" to="752">
<condition id="229109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11948" from="752" to="753">
<condition id="229110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11950" from="753" to="754">
<condition id="229112">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11951" from="753" to="755">
<condition id="229113">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11953" from="754" to="755">
<condition id="229115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11954" from="755" to="756">
<condition id="229116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11956" from="756" to="757">
<condition id="229118">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11957" from="756" to="758">
<condition id="229119">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11959" from="757" to="758">
<condition id="229121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11960" from="758" to="759">
<condition id="229122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11962" from="759" to="760">
<condition id="229124">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11963" from="759" to="761">
<condition id="229125">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11965" from="760" to="761">
<condition id="229127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11966" from="761" to="762">
<condition id="229128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11968" from="762" to="763">
<condition id="229130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11969" from="762" to="764">
<condition id="229131">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11971" from="763" to="764">
<condition id="229133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11972" from="764" to="765">
<condition id="229134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11974" from="765" to="766">
<condition id="229136">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11975" from="765" to="767">
<condition id="229137">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11977" from="766" to="767">
<condition id="229139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11978" from="767" to="768">
<condition id="229140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11980" from="768" to="769">
<condition id="229142">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11981" from="768" to="770">
<condition id="229143">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11983" from="769" to="770">
<condition id="229145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11984" from="770" to="771">
<condition id="229146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11986" from="771" to="772">
<condition id="229148">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11987" from="771" to="773">
<condition id="229149">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11989" from="772" to="773">
<condition id="229151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11990" from="773" to="774">
<condition id="229152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11992" from="774" to="775">
<condition id="229154">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11993" from="774" to="776">
<condition id="229155">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11995" from="775" to="776">
<condition id="229157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11996" from="776" to="777">
<condition id="229158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11998" from="777" to="778">
<condition id="229160">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11999" from="777" to="779">
<condition id="229161">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12001" from="778" to="779">
<condition id="229163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12002" from="779" to="780">
<condition id="229164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12004" from="780" to="781">
<condition id="229166">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12005" from="780" to="782">
<condition id="229167">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12007" from="781" to="782">
<condition id="229169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12008" from="782" to="783">
<condition id="229170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12010" from="783" to="784">
<condition id="229172">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12011" from="783" to="785">
<condition id="229173">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12013" from="784" to="785">
<condition id="229175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12014" from="785" to="786">
<condition id="229176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12016" from="786" to="787">
<condition id="229178">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12017" from="786" to="788">
<condition id="229179">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12019" from="787" to="788">
<condition id="229181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12020" from="788" to="789">
<condition id="229182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12022" from="789" to="790">
<condition id="229184">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12023" from="789" to="791">
<condition id="229185">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12025" from="790" to="791">
<condition id="229187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12026" from="791" to="792">
<condition id="229188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12028" from="792" to="793">
<condition id="229190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12029" from="792" to="794">
<condition id="229191">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12031" from="793" to="794">
<condition id="229193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12032" from="794" to="795">
<condition id="229194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12034" from="795" to="796">
<condition id="229196">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12035" from="795" to="797">
<condition id="229197">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12037" from="796" to="797">
<condition id="229199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12038" from="797" to="798">
<condition id="229200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12040" from="798" to="799">
<condition id="229202">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12041" from="798" to="800">
<condition id="229203">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12043" from="799" to="800">
<condition id="229205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12044" from="800" to="801">
<condition id="229206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12046" from="801" to="802">
<condition id="229208">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12047" from="801" to="803">
<condition id="229209">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12049" from="802" to="803">
<condition id="229211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12050" from="803" to="804">
<condition id="229212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12052" from="804" to="805">
<condition id="229214">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12053" from="804" to="806">
<condition id="229215">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12055" from="805" to="806">
<condition id="229217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12056" from="806" to="807">
<condition id="229218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12058" from="807" to="808">
<condition id="229220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12059" from="807" to="809">
<condition id="229221">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12061" from="808" to="809">
<condition id="229223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12062" from="809" to="810">
<condition id="229224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12064" from="810" to="811">
<condition id="229226">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12065" from="810" to="812">
<condition id="229227">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12067" from="811" to="812">
<condition id="229229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12068" from="812" to="813">
<condition id="229230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12070" from="813" to="814">
<condition id="229232">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12071" from="813" to="815">
<condition id="229233">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12073" from="814" to="815">
<condition id="229235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12074" from="815" to="816">
<condition id="229236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12076" from="816" to="817">
<condition id="229238">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12077" from="816" to="818">
<condition id="229239">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12079" from="817" to="818">
<condition id="229241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12080" from="818" to="819">
<condition id="229242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12082" from="819" to="820">
<condition id="229244">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12083" from="819" to="821">
<condition id="229245">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12085" from="820" to="821">
<condition id="229247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12086" from="821" to="822">
<condition id="229248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12088" from="822" to="823">
<condition id="229250">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12089" from="822" to="824">
<condition id="229251">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12091" from="823" to="824">
<condition id="229253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12092" from="824" to="825">
<condition id="229254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12094" from="825" to="826">
<condition id="229256">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12095" from="825" to="827">
<condition id="229257">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12097" from="826" to="827">
<condition id="229259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12098" from="827" to="828">
<condition id="229260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12100" from="828" to="829">
<condition id="229262">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12101" from="828" to="830">
<condition id="229263">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12103" from="829" to="830">
<condition id="229265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12104" from="830" to="831">
<condition id="229266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12106" from="831" to="832">
<condition id="229268">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12107" from="831" to="833">
<condition id="229269">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12109" from="832" to="833">
<condition id="229271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12110" from="833" to="834">
<condition id="229272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12112" from="834" to="835">
<condition id="229274">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12113" from="834" to="836">
<condition id="229275">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12115" from="835" to="836">
<condition id="229277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12116" from="836" to="837">
<condition id="229278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12118" from="837" to="838">
<condition id="229280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12119" from="837" to="839">
<condition id="229281">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12121" from="838" to="839">
<condition id="229283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12122" from="839" to="840">
<condition id="229284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12124" from="840" to="841">
<condition id="229286">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12125" from="840" to="842">
<condition id="229287">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12127" from="841" to="842">
<condition id="229289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12128" from="842" to="843">
<condition id="229290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12130" from="843" to="844">
<condition id="229292">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12131" from="843" to="845">
<condition id="229293">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12133" from="844" to="845">
<condition id="229295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12134" from="845" to="846">
<condition id="229296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12136" from="846" to="847">
<condition id="229298">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12137" from="846" to="848">
<condition id="229299">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12139" from="847" to="848">
<condition id="229301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12140" from="848" to="849">
<condition id="229302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12142" from="849" to="850">
<condition id="229304">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12143" from="849" to="851">
<condition id="229305">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12145" from="850" to="851">
<condition id="229307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12146" from="851" to="852">
<condition id="229308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12148" from="852" to="853">
<condition id="229310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12149" from="852" to="854">
<condition id="229311">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12151" from="853" to="854">
<condition id="229313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12152" from="854" to="855">
<condition id="229314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12154" from="855" to="856">
<condition id="229316">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12155" from="855" to="857">
<condition id="229317">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12157" from="856" to="857">
<condition id="229319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12158" from="857" to="858">
<condition id="229320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12160" from="858" to="859">
<condition id="229322">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12161" from="858" to="860">
<condition id="229323">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12163" from="859" to="860">
<condition id="229325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12164" from="860" to="861">
<condition id="229326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12166" from="861" to="862">
<condition id="229328">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12167" from="861" to="863">
<condition id="229329">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12169" from="862" to="863">
<condition id="229331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12170" from="863" to="864">
<condition id="229332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12172" from="864" to="865">
<condition id="229334">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12173" from="864" to="866">
<condition id="229335">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12175" from="865" to="866">
<condition id="229337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12176" from="866" to="867">
<condition id="229338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12178" from="867" to="868">
<condition id="229340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12179" from="867" to="869">
<condition id="229341">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12181" from="868" to="869">
<condition id="229343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12182" from="869" to="870">
<condition id="229344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12184" from="870" to="871">
<condition id="229346">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12185" from="870" to="872">
<condition id="229347">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12187" from="871" to="872">
<condition id="229349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12188" from="872" to="873">
<condition id="229350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12190" from="873" to="874">
<condition id="229352">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12191" from="873" to="875">
<condition id="229353">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12193" from="874" to="875">
<condition id="229355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12194" from="875" to="876">
<condition id="229356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12196" from="876" to="877">
<condition id="229358">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12197" from="876" to="878">
<condition id="229359">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12199" from="877" to="878">
<condition id="229361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12200" from="878" to="879">
<condition id="229362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12202" from="879" to="880">
<condition id="229364">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12203" from="879" to="881">
<condition id="229365">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12205" from="880" to="881">
<condition id="229367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12206" from="881" to="882">
<condition id="229368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12208" from="882" to="883">
<condition id="229370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12209" from="882" to="884">
<condition id="229371">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12211" from="883" to="884">
<condition id="229373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12212" from="884" to="885">
<condition id="229374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12214" from="885" to="886">
<condition id="229376">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12215" from="885" to="887">
<condition id="229377">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12217" from="886" to="887">
<condition id="229379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12218" from="887" to="888">
<condition id="229380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12220" from="888" to="889">
<condition id="229382">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12221" from="888" to="890">
<condition id="229383">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12223" from="889" to="890">
<condition id="229385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12224" from="890" to="891">
<condition id="229386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12226" from="891" to="892">
<condition id="229388">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12227" from="891" to="893">
<condition id="229389">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12229" from="892" to="893">
<condition id="229391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12230" from="893" to="894">
<condition id="229392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12232" from="894" to="895">
<condition id="229394">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12233" from="894" to="896">
<condition id="229395">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12235" from="895" to="896">
<condition id="229397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12236" from="896" to="897">
<condition id="229398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12238" from="897" to="898">
<condition id="229400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12239" from="897" to="899">
<condition id="229401">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12241" from="898" to="899">
<condition id="229403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12242" from="899" to="900">
<condition id="229404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12244" from="900" to="901">
<condition id="229406">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12245" from="900" to="902">
<condition id="229407">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12247" from="901" to="902">
<condition id="229409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12248" from="902" to="903">
<condition id="229410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12250" from="903" to="904">
<condition id="229412">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12251" from="903" to="905">
<condition id="229413">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12253" from="904" to="905">
<condition id="229415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12254" from="905" to="906">
<condition id="229416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12256" from="906" to="907">
<condition id="229418">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12257" from="906" to="908">
<condition id="229419">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12259" from="907" to="908">
<condition id="229421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12260" from="908" to="909">
<condition id="229422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12262" from="909" to="910">
<condition id="229424">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12263" from="909" to="911">
<condition id="229425">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12265" from="910" to="911">
<condition id="229427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12266" from="911" to="912">
<condition id="229428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12268" from="912" to="913">
<condition id="229430">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12269" from="912" to="914">
<condition id="229431">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12271" from="913" to="914">
<condition id="229433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12272" from="914" to="915">
<condition id="229434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12274" from="915" to="916">
<condition id="229436">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12275" from="915" to="917">
<condition id="229437">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12277" from="916" to="917">
<condition id="229439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12278" from="917" to="918">
<condition id="229440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12280" from="918" to="919">
<condition id="229442">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12281" from="918" to="920">
<condition id="229443">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12283" from="919" to="920">
<condition id="229445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12284" from="920" to="921">
<condition id="229446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12286" from="921" to="922">
<condition id="229448">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12287" from="921" to="923">
<condition id="229449">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12289" from="922" to="923">
<condition id="229451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12290" from="923" to="924">
<condition id="229452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12292" from="924" to="925">
<condition id="229454">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12293" from="924" to="926">
<condition id="229455">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12295" from="925" to="926">
<condition id="229457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12296" from="926" to="927">
<condition id="229458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12298" from="927" to="928">
<condition id="229460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12299" from="927" to="929">
<condition id="229461">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12301" from="928" to="929">
<condition id="229463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12302" from="929" to="930">
<condition id="229464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12304" from="930" to="931">
<condition id="229466">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12305" from="930" to="932">
<condition id="229467">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12307" from="931" to="932">
<condition id="229469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12308" from="932" to="933">
<condition id="229470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12310" from="933" to="934">
<condition id="229472">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12311" from="933" to="935">
<condition id="229473">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12313" from="934" to="935">
<condition id="229475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12314" from="935" to="936">
<condition id="229476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12316" from="936" to="937">
<condition id="229478">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12317" from="936" to="938">
<condition id="229479">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12319" from="937" to="938">
<condition id="229481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12320" from="938" to="939">
<condition id="229482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12322" from="939" to="940">
<condition id="229484">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12323" from="939" to="941">
<condition id="229485">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12325" from="940" to="941">
<condition id="229487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12326" from="941" to="942">
<condition id="229488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12328" from="942" to="943">
<condition id="229490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12329" from="942" to="944">
<condition id="229491">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12331" from="943" to="944">
<condition id="229493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12332" from="944" to="945">
<condition id="229494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12334" from="945" to="946">
<condition id="229496">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12335" from="945" to="947">
<condition id="229497">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12337" from="946" to="947">
<condition id="229499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12338" from="947" to="948">
<condition id="229500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12340" from="948" to="949">
<condition id="229502">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12341" from="948" to="950">
<condition id="229503">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12343" from="949" to="950">
<condition id="229505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12344" from="950" to="951">
<condition id="229506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12346" from="951" to="952">
<condition id="229508">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12347" from="951" to="953">
<condition id="229509">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12349" from="952" to="953">
<condition id="229511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12350" from="953" to="954">
<condition id="229512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12352" from="954" to="955">
<condition id="229514">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12353" from="954" to="956">
<condition id="229515">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12355" from="955" to="956">
<condition id="229517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12356" from="956" to="957">
<condition id="229518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12358" from="957" to="958">
<condition id="229520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12359" from="957" to="959">
<condition id="229521">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12361" from="958" to="959">
<condition id="229523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12362" from="959" to="960">
<condition id="229524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12364" from="960" to="961">
<condition id="229526">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12365" from="960" to="962">
<condition id="229527">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12367" from="961" to="962">
<condition id="229529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12368" from="962" to="963">
<condition id="229530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12370" from="963" to="964">
<condition id="229532">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12371" from="963" to="965">
<condition id="229533">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12373" from="964" to="965">
<condition id="229535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12374" from="965" to="966">
<condition id="229536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12376" from="966" to="967">
<condition id="229538">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12377" from="966" to="968">
<condition id="229539">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12379" from="967" to="968">
<condition id="229541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12380" from="968" to="969">
<condition id="229542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12382" from="969" to="970">
<condition id="229544">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12383" from="969" to="971">
<condition id="229545">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12385" from="970" to="971">
<condition id="229547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12386" from="971" to="972">
<condition id="229548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12388" from="972" to="973">
<condition id="229550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12389" from="972" to="974">
<condition id="229551">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12391" from="973" to="974">
<condition id="229553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12392" from="974" to="975">
<condition id="229554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12394" from="975" to="976">
<condition id="229556">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12395" from="975" to="977">
<condition id="229557">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12397" from="976" to="977">
<condition id="229559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12398" from="977" to="978">
<condition id="229560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12400" from="978" to="979">
<condition id="229562">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12401" from="978" to="980">
<condition id="229563">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12403" from="979" to="980">
<condition id="229565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12404" from="980" to="981">
<condition id="229566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12406" from="981" to="982">
<condition id="229568">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12407" from="981" to="983">
<condition id="229569">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12409" from="982" to="983">
<condition id="229571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12410" from="983" to="984">
<condition id="229572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12412" from="984" to="985">
<condition id="229574">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12413" from="984" to="986">
<condition id="229575">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12415" from="985" to="986">
<condition id="229577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12416" from="986" to="987">
<condition id="229578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12418" from="987" to="988">
<condition id="229580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12419" from="987" to="989">
<condition id="229581">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12421" from="988" to="989">
<condition id="229583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12422" from="989" to="990">
<condition id="229584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12424" from="990" to="991">
<condition id="229586">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12425" from="990" to="992">
<condition id="229587">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12427" from="991" to="992">
<condition id="229589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12428" from="992" to="993">
<condition id="229590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12430" from="993" to="994">
<condition id="229592">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12431" from="993" to="995">
<condition id="229593">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12433" from="994" to="995">
<condition id="229595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12434" from="995" to="996">
<condition id="229596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12436" from="996" to="997">
<condition id="229598">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12437" from="996" to="998">
<condition id="229599">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12439" from="997" to="998">
<condition id="229601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12440" from="998" to="999">
<condition id="229602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12442" from="999" to="1000">
<condition id="229604">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12443" from="999" to="1001">
<condition id="229605">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12445" from="1000" to="1001">
<condition id="229607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12446" from="1001" to="1002">
<condition id="229608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12448" from="1002" to="1003">
<condition id="229610">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12449" from="1002" to="1004">
<condition id="229611">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12451" from="1003" to="1004">
<condition id="229613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12452" from="1004" to="1005">
<condition id="229614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12454" from="1005" to="1006">
<condition id="229616">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12455" from="1005" to="1007">
<condition id="229617">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12457" from="1006" to="1007">
<condition id="229619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12458" from="1007" to="1008">
<condition id="229620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12460" from="1008" to="1009">
<condition id="229622">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12461" from="1008" to="1010">
<condition id="229623">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12463" from="1009" to="1010">
<condition id="229625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12464" from="1010" to="1011">
<condition id="229626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12466" from="1011" to="1012">
<condition id="229628">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12467" from="1011" to="1013">
<condition id="229629">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12469" from="1012" to="1013">
<condition id="229631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12470" from="1013" to="1014">
<condition id="229632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12472" from="1014" to="1015">
<condition id="229634">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12473" from="1014" to="1016">
<condition id="229635">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12475" from="1015" to="1016">
<condition id="229637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12476" from="1016" to="1017">
<condition id="229638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12478" from="1017" to="1018">
<condition id="229640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12479" from="1017" to="1019">
<condition id="229641">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12481" from="1018" to="1019">
<condition id="229643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12482" from="1019" to="1020">
<condition id="229644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12484" from="1020" to="1021">
<condition id="229646">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12485" from="1020" to="1022">
<condition id="229647">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12487" from="1021" to="1022">
<condition id="229649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12488" from="1022" to="1023">
<condition id="229650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12490" from="1023" to="1024">
<condition id="229652">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12491" from="1023" to="1025">
<condition id="229653">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12493" from="1024" to="1025">
<condition id="229655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12494" from="1025" to="1026">
<condition id="229656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12496" from="1026" to="1027">
<condition id="229658">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12497" from="1026" to="1028">
<condition id="229659">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12499" from="1027" to="1028">
<condition id="229661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12500" from="1028" to="1029">
<condition id="229662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12502" from="1029" to="1030">
<condition id="229664">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12503" from="1029" to="1031">
<condition id="229665">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12505" from="1030" to="1031">
<condition id="229667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12506" from="1031" to="1032">
<condition id="229668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12508" from="1032" to="1033">
<condition id="229670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12509" from="1032" to="1034">
<condition id="229671">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12511" from="1033" to="1034">
<condition id="229673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12512" from="1034" to="1035">
<condition id="229674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12514" from="1035" to="1036">
<condition id="229676">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12515" from="1035" to="1037">
<condition id="229677">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12517" from="1036" to="1037">
<condition id="229679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12518" from="1037" to="1038">
<condition id="229680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12520" from="1038" to="1039">
<condition id="229682">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12521" from="1038" to="1040">
<condition id="229683">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12523" from="1039" to="1040">
<condition id="229685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12524" from="1040" to="1041">
<condition id="229686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12526" from="1041" to="1042">
<condition id="229688">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12527" from="1041" to="1043">
<condition id="229689">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12529" from="1042" to="1043">
<condition id="229691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12530" from="1043" to="1044">
<condition id="229692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12532" from="1044" to="1045">
<condition id="229694">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12533" from="1044" to="1046">
<condition id="229695">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12535" from="1045" to="1046">
<condition id="229697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12536" from="1046" to="1047">
<condition id="229698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12538" from="1047" to="1048">
<condition id="229700">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12539" from="1047" to="1049">
<condition id="229701">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12541" from="1048" to="1049">
<condition id="229703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12542" from="1049" to="1050">
<condition id="229704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12544" from="1050" to="1051">
<condition id="229706">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12545" from="1050" to="1052">
<condition id="229707">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12547" from="1051" to="1052">
<condition id="229709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12548" from="1052" to="1053">
<condition id="229710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12550" from="1053" to="1054">
<condition id="229712">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12551" from="1053" to="1055">
<condition id="229713">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12553" from="1054" to="1055">
<condition id="229715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12554" from="1055" to="1056">
<condition id="229716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12556" from="1056" to="1057">
<condition id="229718">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12557" from="1056" to="1058">
<condition id="229719">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12559" from="1057" to="1058">
<condition id="229721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12560" from="1058" to="1059">
<condition id="229722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12562" from="1059" to="1060">
<condition id="229724">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12563" from="1059" to="1061">
<condition id="229725">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12565" from="1060" to="1061">
<condition id="229727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12566" from="1061" to="1062">
<condition id="229728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12568" from="1062" to="1063">
<condition id="229730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12569" from="1062" to="1064">
<condition id="229731">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12571" from="1063" to="1064">
<condition id="229733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12572" from="1064" to="1065">
<condition id="229734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12574" from="1065" to="1066">
<condition id="229736">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12575" from="1065" to="1067">
<condition id="229737">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12577" from="1066" to="1067">
<condition id="229739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12578" from="1067" to="1068">
<condition id="229740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12580" from="1068" to="1069">
<condition id="229742">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12581" from="1068" to="1070">
<condition id="229743">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12583" from="1069" to="1070">
<condition id="229745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12584" from="1070" to="1071">
<condition id="229746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12586" from="1071" to="1072">
<condition id="229748">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12587" from="1071" to="1073">
<condition id="229749">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12589" from="1072" to="1073">
<condition id="229751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12590" from="1073" to="1074">
<condition id="229752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12592" from="1074" to="1075">
<condition id="229754">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12593" from="1074" to="1076">
<condition id="229755">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12595" from="1075" to="1076">
<condition id="229757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12596" from="1076" to="1077">
<condition id="229758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12598" from="1077" to="1078">
<condition id="229760">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12599" from="1077" to="1079">
<condition id="229761">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12601" from="1078" to="1079">
<condition id="229763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12602" from="1079" to="1080">
<condition id="229764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12604" from="1080" to="1081">
<condition id="229766">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12605" from="1080" to="1082">
<condition id="229767">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12607" from="1081" to="1082">
<condition id="229769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12608" from="1082" to="1083">
<condition id="229770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12610" from="1083" to="1084">
<condition id="229772">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12611" from="1083" to="1085">
<condition id="229773">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12613" from="1084" to="1085">
<condition id="229775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12614" from="1085" to="1086">
<condition id="229776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12616" from="1086" to="1087">
<condition id="229778">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12617" from="1086" to="1088">
<condition id="229779">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12619" from="1087" to="1088">
<condition id="229781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12620" from="1088" to="1089">
<condition id="229782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12622" from="1089" to="1090">
<condition id="229784">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12623" from="1089" to="1091">
<condition id="229785">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12625" from="1090" to="1091">
<condition id="229787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12626" from="1091" to="1092">
<condition id="229788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12628" from="1092" to="1093">
<condition id="229790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12629" from="1092" to="1094">
<condition id="229791">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12631" from="1093" to="1094">
<condition id="229793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12632" from="1094" to="1095">
<condition id="229794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12634" from="1095" to="1096">
<condition id="229796">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12635" from="1095" to="1097">
<condition id="229797">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12637" from="1096" to="1097">
<condition id="229799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12638" from="1097" to="1098">
<condition id="229800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12640" from="1098" to="1099">
<condition id="229802">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12641" from="1098" to="1100">
<condition id="229803">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12643" from="1099" to="1100">
<condition id="229805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12644" from="1100" to="1101">
<condition id="229806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12646" from="1101" to="1102">
<condition id="229808">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12647" from="1101" to="1103">
<condition id="229809">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12649" from="1102" to="1103">
<condition id="229811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12650" from="1103" to="1104">
<condition id="229812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12652" from="1104" to="1105">
<condition id="229814">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12653" from="1104" to="1106">
<condition id="229815">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12655" from="1105" to="1106">
<condition id="229817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12656" from="1106" to="1107">
<condition id="229818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12658" from="1107" to="1108">
<condition id="229820">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12659" from="1107" to="1109">
<condition id="229821">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12661" from="1108" to="1109">
<condition id="229823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12662" from="1109" to="1110">
<condition id="229824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12664" from="1110" to="1111">
<condition id="229826">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12665" from="1110" to="1112">
<condition id="229827">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12667" from="1111" to="1112">
<condition id="229829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12668" from="1112" to="1113">
<condition id="229830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12670" from="1113" to="1114">
<condition id="229832">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12671" from="1113" to="1115">
<condition id="229833">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12673" from="1114" to="1115">
<condition id="229835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12674" from="1115" to="1116">
<condition id="229836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12676" from="1116" to="1117">
<condition id="229838">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12677" from="1116" to="1118">
<condition id="229839">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12679" from="1117" to="1118">
<condition id="229841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12680" from="1118" to="1119">
<condition id="229842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12682" from="1119" to="1120">
<condition id="229844">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12683" from="1119" to="1121">
<condition id="229845">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12685" from="1120" to="1121">
<condition id="229847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12686" from="1121" to="1122">
<condition id="229848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12688" from="1122" to="1123">
<condition id="229850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12689" from="1122" to="1124">
<condition id="229851">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12691" from="1123" to="1124">
<condition id="229853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12692" from="1124" to="1125">
<condition id="229854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12694" from="1125" to="1126">
<condition id="229856">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12695" from="1125" to="1127">
<condition id="229857">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12697" from="1126" to="1127">
<condition id="229859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12698" from="1127" to="1128">
<condition id="229860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12700" from="1128" to="1129">
<condition id="229862">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12701" from="1128" to="1130">
<condition id="229863">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12703" from="1129" to="1130">
<condition id="229865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12704" from="1130" to="1131">
<condition id="229866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12706" from="1131" to="1132">
<condition id="229868">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12707" from="1131" to="1133">
<condition id="229869">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12709" from="1132" to="1133">
<condition id="229871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12710" from="1133" to="1134">
<condition id="229872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12712" from="1134" to="1135">
<condition id="229874">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12713" from="1134" to="1136">
<condition id="229875">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12715" from="1135" to="1136">
<condition id="229877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12716" from="1136" to="1137">
<condition id="229878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12718" from="1137" to="1138">
<condition id="229880">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12719" from="1137" to="1139">
<condition id="229881">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12721" from="1138" to="1139">
<condition id="229883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12722" from="1139" to="1140">
<condition id="229884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12724" from="1140" to="1141">
<condition id="229886">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12725" from="1140" to="1142">
<condition id="229887">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12727" from="1141" to="1142">
<condition id="229889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12728" from="1142" to="1143">
<condition id="229890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12730" from="1143" to="1144">
<condition id="229892">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12731" from="1143" to="1145">
<condition id="229893">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12733" from="1144" to="1145">
<condition id="229895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12734" from="1145" to="1146">
<condition id="229896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12736" from="1146" to="1147">
<condition id="229898">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12737" from="1146" to="1148">
<condition id="229899">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12739" from="1147" to="1148">
<condition id="229901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12740" from="1148" to="1149">
<condition id="229902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12742" from="1149" to="1150">
<condition id="229904">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12743" from="1149" to="1151">
<condition id="229905">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12745" from="1150" to="1151">
<condition id="229907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12746" from="1151" to="1152">
<condition id="229908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12748" from="1152" to="1153">
<condition id="229910">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12749" from="1152" to="1154">
<condition id="229911">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12751" from="1153" to="1154">
<condition id="229913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12752" from="1154" to="1155">
<condition id="229914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12754" from="1155" to="1156">
<condition id="229916">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12755" from="1155" to="1157">
<condition id="229917">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12757" from="1156" to="1157">
<condition id="229919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12758" from="1157" to="1158">
<condition id="229920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12760" from="1158" to="1159">
<condition id="229922">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12761" from="1158" to="1160">
<condition id="229923">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12763" from="1159" to="1160">
<condition id="229925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12764" from="1160" to="1161">
<condition id="229926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12766" from="1161" to="1162">
<condition id="229928">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12767" from="1161" to="1163">
<condition id="229929">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12769" from="1162" to="1163">
<condition id="229931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12770" from="1163" to="1164">
<condition id="229932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12772" from="1164" to="1165">
<condition id="229934">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12773" from="1164" to="1166">
<condition id="229935">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12775" from="1165" to="1166">
<condition id="229937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12776" from="1166" to="1167">
<condition id="229938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12778" from="1167" to="1168">
<condition id="229940">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12779" from="1167" to="1169">
<condition id="229941">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12781" from="1168" to="1169">
<condition id="229943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12782" from="1169" to="1170">
<condition id="229944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12784" from="1170" to="1171">
<condition id="229946">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12785" from="1170" to="1172">
<condition id="229947">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12787" from="1171" to="1172">
<condition id="229949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12788" from="1172" to="1173">
<condition id="229950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12790" from="1173" to="1174">
<condition id="229952">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12791" from="1173" to="1175">
<condition id="229953">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12793" from="1174" to="1175">
<condition id="229955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12794" from="1175" to="1176">
<condition id="229956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12796" from="1176" to="1177">
<condition id="229958">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12797" from="1176" to="1178">
<condition id="229959">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12799" from="1177" to="1178">
<condition id="229961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12800" from="1178" to="1179">
<condition id="229962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12802" from="1179" to="1180">
<condition id="229964">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12803" from="1179" to="1181">
<condition id="229965">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12805" from="1180" to="1181">
<condition id="229967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12806" from="1181" to="1182">
<condition id="229968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12808" from="1182" to="1183">
<condition id="229970">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12809" from="1182" to="1184">
<condition id="229971">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12811" from="1183" to="1184">
<condition id="229973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12812" from="1184" to="1185">
<condition id="229974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12814" from="1185" to="1186">
<condition id="229976">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12815" from="1185" to="1187">
<condition id="229977">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12817" from="1186" to="1187">
<condition id="229979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12818" from="1187" to="1188">
<condition id="229980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12820" from="1188" to="1189">
<condition id="229982">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12821" from="1188" to="1190">
<condition id="229983">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12823" from="1189" to="1190">
<condition id="229985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12824" from="1190" to="1191">
<condition id="229986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12826" from="1191" to="1192">
<condition id="229988">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12827" from="1191" to="1193">
<condition id="229989">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12829" from="1192" to="1193">
<condition id="229991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12830" from="1193" to="1194">
<condition id="229992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12832" from="1194" to="1195">
<condition id="229994">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12833" from="1194" to="1196">
<condition id="229995">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12835" from="1195" to="1196">
<condition id="229997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12836" from="1196" to="1197">
<condition id="229998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12838" from="1197" to="1198">
<condition id="230000">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12839" from="1197" to="1199">
<condition id="230001">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12841" from="1198" to="1199">
<condition id="230003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12842" from="1199" to="1200">
<condition id="230004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12844" from="1200" to="1201">
<condition id="230006">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12845" from="1200" to="1202">
<condition id="230007">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12847" from="1201" to="1202">
<condition id="230009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12848" from="1202" to="1203">
<condition id="230010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12850" from="1203" to="1204">
<condition id="230012">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12851" from="1203" to="1205">
<condition id="230013">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12853" from="1204" to="1205">
<condition id="230015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12854" from="1205" to="1206">
<condition id="230016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12856" from="1206" to="1207">
<condition id="230018">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12857" from="1206" to="1208">
<condition id="230019">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12859" from="1207" to="1208">
<condition id="230021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12860" from="1208" to="1209">
<condition id="230022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12862" from="1209" to="1210">
<condition id="230024">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12863" from="1209" to="1211">
<condition id="230025">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12865" from="1210" to="1211">
<condition id="230027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12866" from="1211" to="1212">
<condition id="230028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12868" from="1212" to="1213">
<condition id="230030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12869" from="1212" to="1214">
<condition id="230031">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12871" from="1213" to="1214">
<condition id="230033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12872" from="1214" to="1215">
<condition id="230034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12874" from="1215" to="1216">
<condition id="230036">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12875" from="1215" to="1217">
<condition id="230037">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12877" from="1216" to="1217">
<condition id="230039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12878" from="1217" to="1218">
<condition id="230040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12880" from="1218" to="1219">
<condition id="230042">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12881" from="1218" to="1220">
<condition id="230043">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12883" from="1219" to="1220">
<condition id="230045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12884" from="1220" to="1221">
<condition id="230046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12886" from="1221" to="1222">
<condition id="230048">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12887" from="1221" to="1223">
<condition id="230049">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12889" from="1222" to="1223">
<condition id="230051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12890" from="1223" to="1224">
<condition id="230052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12892" from="1224" to="1225">
<condition id="230054">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12893" from="1224" to="1226">
<condition id="230055">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12895" from="1225" to="1226">
<condition id="230057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12896" from="1226" to="1227">
<condition id="230058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12898" from="1227" to="1228">
<condition id="230060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12899" from="1227" to="1229">
<condition id="230061">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12901" from="1228" to="1229">
<condition id="230063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12902" from="1229" to="1230">
<condition id="230064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12904" from="1230" to="1231">
<condition id="230066">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12905" from="1230" to="1232">
<condition id="230067">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12907" from="1231" to="1232">
<condition id="230069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12908" from="1232" to="1233">
<condition id="230070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12910" from="1233" to="1234">
<condition id="230072">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12911" from="1233" to="1235">
<condition id="230073">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12913" from="1234" to="1235">
<condition id="230075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12914" from="1235" to="1236">
<condition id="230076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12916" from="1236" to="1237">
<condition id="230078">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12917" from="1236" to="1238">
<condition id="230079">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12919" from="1237" to="1238">
<condition id="230081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12920" from="1238" to="1239">
<condition id="230082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12922" from="1239" to="1240">
<condition id="230084">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12923" from="1239" to="1241">
<condition id="230085">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12925" from="1240" to="1241">
<condition id="230087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12926" from="1241" to="1242">
<condition id="230088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12928" from="1242" to="1243">
<condition id="230090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12929" from="1242" to="1244">
<condition id="230091">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12931" from="1243" to="1244">
<condition id="230093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12932" from="1244" to="1245">
<condition id="230094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12934" from="1245" to="1246">
<condition id="230096">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12935" from="1245" to="1247">
<condition id="230097">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12937" from="1246" to="1247">
<condition id="230099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12938" from="1247" to="1248">
<condition id="230100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12940" from="1248" to="1249">
<condition id="230102">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12941" from="1248" to="1250">
<condition id="230103">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12943" from="1249" to="1250">
<condition id="230105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12944" from="1250" to="1251">
<condition id="230106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12946" from="1251" to="1252">
<condition id="230108">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12947" from="1251" to="1253">
<condition id="230109">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12949" from="1252" to="1253">
<condition id="230111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12950" from="1253" to="1254">
<condition id="230112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12952" from="1254" to="1255">
<condition id="230114">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12953" from="1254" to="1256">
<condition id="230115">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12955" from="1255" to="1256">
<condition id="230117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12956" from="1256" to="1257">
<condition id="230118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12958" from="1257" to="1258">
<condition id="230120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12959" from="1257" to="1259">
<condition id="230121">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12961" from="1258" to="1259">
<condition id="230123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12962" from="1259" to="1260">
<condition id="230124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12964" from="1260" to="1261">
<condition id="230126">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12965" from="1260" to="1262">
<condition id="230127">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12967" from="1261" to="1262">
<condition id="230129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12968" from="1262" to="1263">
<condition id="230130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12970" from="1263" to="1264">
<condition id="230132">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12971" from="1263" to="1265">
<condition id="230133">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12973" from="1264" to="1265">
<condition id="230135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12974" from="1265" to="1266">
<condition id="230136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12976" from="1266" to="1267">
<condition id="230138">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12977" from="1266" to="1268">
<condition id="230139">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12979" from="1267" to="1268">
<condition id="230141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12980" from="1268" to="1269">
<condition id="230142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12982" from="1269" to="1270">
<condition id="230144">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12983" from="1269" to="1271">
<condition id="230145">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12985" from="1270" to="1271">
<condition id="230147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12986" from="1271" to="1272">
<condition id="230148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12988" from="1272" to="1273">
<condition id="230150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12989" from="1272" to="1274">
<condition id="230151">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12991" from="1273" to="1274">
<condition id="230153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12992" from="1274" to="1275">
<condition id="230154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12994" from="1275" to="1276">
<condition id="230156">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12995" from="1275" to="1277">
<condition id="230157">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="12997" from="1276" to="1277">
<condition id="230159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12998" from="1277" to="1278">
<condition id="230160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13000" from="1278" to="1279">
<condition id="230162">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13001" from="1278" to="1280">
<condition id="230163">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13003" from="1279" to="1280">
<condition id="230165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13004" from="1280" to="1281">
<condition id="230166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13006" from="1281" to="1282">
<condition id="230168">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13007" from="1281" to="1283">
<condition id="230169">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13009" from="1282" to="1283">
<condition id="230171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13010" from="1283" to="1284">
<condition id="230172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13012" from="1284" to="1285">
<condition id="230174">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13013" from="1284" to="1286">
<condition id="230175">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13015" from="1285" to="1286">
<condition id="230177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13016" from="1286" to="1287">
<condition id="230178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13018" from="1287" to="1288">
<condition id="230180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13019" from="1287" to="1289">
<condition id="230181">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13021" from="1288" to="1289">
<condition id="230183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13022" from="1289" to="1290">
<condition id="230184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13024" from="1290" to="1291">
<condition id="230186">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13025" from="1290" to="1292">
<condition id="230187">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13027" from="1291" to="1292">
<condition id="230189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13028" from="1292" to="1293">
<condition id="230190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13030" from="1293" to="1294">
<condition id="230192">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13031" from="1293" to="1295">
<condition id="230193">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13033" from="1294" to="1295">
<condition id="230195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13034" from="1295" to="1296">
<condition id="230196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13036" from="1296" to="1297">
<condition id="230198">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13037" from="1296" to="1298">
<condition id="230199">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13039" from="1297" to="1298">
<condition id="230201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13040" from="1298" to="1299">
<condition id="230202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13042" from="1299" to="1300">
<condition id="230204">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13043" from="1299" to="1301">
<condition id="230205">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13045" from="1300" to="1301">
<condition id="230207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13046" from="1301" to="1302">
<condition id="230208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13048" from="1302" to="1303">
<condition id="230210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13049" from="1302" to="1304">
<condition id="230211">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13051" from="1303" to="1304">
<condition id="230213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13052" from="1304" to="1305">
<condition id="230214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13054" from="1305" to="1306">
<condition id="230216">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13055" from="1305" to="1307">
<condition id="230217">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13057" from="1306" to="1307">
<condition id="230219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13058" from="1307" to="1308">
<condition id="230220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13060" from="1308" to="1309">
<condition id="230222">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13061" from="1308" to="1310">
<condition id="230223">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13063" from="1309" to="1310">
<condition id="230225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13064" from="1310" to="1311">
<condition id="230226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13066" from="1311" to="1312">
<condition id="230228">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13067" from="1311" to="1313">
<condition id="230229">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13069" from="1312" to="1313">
<condition id="230231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13070" from="1313" to="1314">
<condition id="230232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13072" from="1314" to="1315">
<condition id="230234">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13073" from="1314" to="1316">
<condition id="230235">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13075" from="1315" to="1316">
<condition id="230237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13076" from="1316" to="1317">
<condition id="230238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13078" from="1317" to="1318">
<condition id="230240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13079" from="1317" to="1319">
<condition id="230241">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13081" from="1318" to="1319">
<condition id="230243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13082" from="1319" to="1320">
<condition id="230244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13084" from="1320" to="1321">
<condition id="230246">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13085" from="1320" to="1322">
<condition id="230247">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13087" from="1321" to="1322">
<condition id="230249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13088" from="1322" to="1323">
<condition id="230250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13090" from="1323" to="1324">
<condition id="230252">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13091" from="1323" to="1325">
<condition id="230253">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13093" from="1324" to="1325">
<condition id="230255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13094" from="1325" to="1326">
<condition id="230256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13096" from="1326" to="1327">
<condition id="230258">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13097" from="1326" to="1328">
<condition id="230259">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13099" from="1327" to="1328">
<condition id="230261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13100" from="1328" to="1329">
<condition id="230262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13102" from="1329" to="1330">
<condition id="230264">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13103" from="1329" to="1331">
<condition id="230265">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13105" from="1330" to="1331">
<condition id="230267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13106" from="1331" to="1332">
<condition id="230268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13108" from="1332" to="1333">
<condition id="230270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13109" from="1332" to="1334">
<condition id="230271">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13111" from="1333" to="1334">
<condition id="230273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13112" from="1334" to="1335">
<condition id="230274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13114" from="1335" to="1336">
<condition id="230276">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13115" from="1335" to="1337">
<condition id="230277">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13117" from="1336" to="1337">
<condition id="230279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13118" from="1337" to="1338">
<condition id="230280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13120" from="1338" to="1339">
<condition id="230282">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13121" from="1338" to="1340">
<condition id="230283">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13123" from="1339" to="1340">
<condition id="230285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13124" from="1340" to="1341">
<condition id="230286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13126" from="1341" to="1342">
<condition id="230288">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13127" from="1341" to="1343">
<condition id="230289">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13129" from="1342" to="1343">
<condition id="230291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13130" from="1343" to="1344">
<condition id="230292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13132" from="1344" to="1345">
<condition id="230294">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13133" from="1344" to="1346">
<condition id="230295">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13135" from="1345" to="1346">
<condition id="230297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13136" from="1346" to="1347">
<condition id="230298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13138" from="1347" to="1348">
<condition id="230300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13139" from="1347" to="1349">
<condition id="230301">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13141" from="1348" to="1349">
<condition id="230303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13142" from="1349" to="1350">
<condition id="230304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13144" from="1350" to="1351">
<condition id="230306">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13145" from="1350" to="1352">
<condition id="230307">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13147" from="1351" to="1352">
<condition id="230309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13148" from="1352" to="1353">
<condition id="230310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13150" from="1353" to="1354">
<condition id="230312">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13151" from="1353" to="1355">
<condition id="230313">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13153" from="1354" to="1355">
<condition id="230315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13154" from="1355" to="1356">
<condition id="230316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13156" from="1356" to="1357">
<condition id="230318">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13157" from="1356" to="1358">
<condition id="230319">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13159" from="1357" to="1358">
<condition id="230321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13160" from="1358" to="1359">
<condition id="230322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13162" from="1359" to="1360">
<condition id="230324">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13163" from="1359" to="1361">
<condition id="230325">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13165" from="1360" to="1361">
<condition id="230327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13166" from="1361" to="1362">
<condition id="230328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13168" from="1362" to="1363">
<condition id="230330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13169" from="1362" to="1364">
<condition id="230331">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13171" from="1363" to="1364">
<condition id="230333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13172" from="1364" to="1365">
<condition id="230334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13174" from="1365" to="1366">
<condition id="230336">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13175" from="1365" to="1367">
<condition id="230337">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13177" from="1366" to="1367">
<condition id="230339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13178" from="1367" to="1368">
<condition id="230340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13180" from="1368" to="1369">
<condition id="230342">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13181" from="1368" to="1370">
<condition id="230343">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13183" from="1369" to="1370">
<condition id="230345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13184" from="1370" to="1371">
<condition id="230346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13186" from="1371" to="1372">
<condition id="230348">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13187" from="1371" to="1373">
<condition id="230349">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13189" from="1372" to="1373">
<condition id="230351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13190" from="1373" to="1374">
<condition id="230352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13192" from="1374" to="1375">
<condition id="230354">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13193" from="1374" to="1376">
<condition id="230355">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13195" from="1375" to="1376">
<condition id="230357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13196" from="1376" to="1377">
<condition id="230358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13198" from="1377" to="1378">
<condition id="230360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13199" from="1377" to="1379">
<condition id="230361">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13201" from="1378" to="1379">
<condition id="230363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13202" from="1379" to="1380">
<condition id="230364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13204" from="1380" to="1381">
<condition id="230366">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13205" from="1380" to="1382">
<condition id="230367">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13207" from="1381" to="1382">
<condition id="230369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13208" from="1382" to="1383">
<condition id="230370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13210" from="1383" to="1384">
<condition id="230372">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13211" from="1383" to="1385">
<condition id="230373">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13213" from="1384" to="1385">
<condition id="230375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13214" from="1385" to="1386">
<condition id="230376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13216" from="1386" to="1387">
<condition id="230378">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13217" from="1386" to="1388">
<condition id="230379">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13219" from="1387" to="1388">
<condition id="230381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13220" from="1388" to="1389">
<condition id="230382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13222" from="1389" to="1390">
<condition id="230384">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13223" from="1389" to="1391">
<condition id="230385">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13225" from="1390" to="1391">
<condition id="230387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13226" from="1391" to="1392">
<condition id="230388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13228" from="1392" to="1393">
<condition id="230390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13229" from="1392" to="1394">
<condition id="230391">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13231" from="1393" to="1394">
<condition id="230393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13232" from="1394" to="1395">
<condition id="230394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13234" from="1395" to="1396">
<condition id="230396">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13235" from="1395" to="1397">
<condition id="230397">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13237" from="1396" to="1397">
<condition id="230399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13238" from="1397" to="1398">
<condition id="230400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13240" from="1398" to="1399">
<condition id="230402">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13241" from="1398" to="1400">
<condition id="230403">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13243" from="1399" to="1400">
<condition id="230405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13244" from="1400" to="1401">
<condition id="230406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13246" from="1401" to="1402">
<condition id="230408">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13247" from="1401" to="1403">
<condition id="230409">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13249" from="1402" to="1403">
<condition id="230411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13250" from="1403" to="1404">
<condition id="230412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13252" from="1404" to="1405">
<condition id="230414">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13253" from="1404" to="1406">
<condition id="230415">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13255" from="1405" to="1406">
<condition id="230417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13256" from="1406" to="1407">
<condition id="230418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13258" from="1407" to="1408">
<condition id="230420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13259" from="1407" to="1409">
<condition id="230421">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13261" from="1408" to="1409">
<condition id="230423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13262" from="1409" to="1410">
<condition id="230424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13264" from="1410" to="1411">
<condition id="230426">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13265" from="1410" to="1412">
<condition id="230427">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13267" from="1411" to="1412">
<condition id="230429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13268" from="1412" to="1413">
<condition id="230430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13270" from="1413" to="1414">
<condition id="230432">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13271" from="1413" to="1415">
<condition id="230433">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13273" from="1414" to="1415">
<condition id="230435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13274" from="1415" to="1416">
<condition id="230436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13276" from="1416" to="1417">
<condition id="230438">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13277" from="1416" to="1418">
<condition id="230439">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13279" from="1417" to="1418">
<condition id="230441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13280" from="1418" to="1419">
<condition id="230442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13282" from="1419" to="1420">
<condition id="230444">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13283" from="1419" to="1421">
<condition id="230445">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="13285" from="1420" to="1421">
<condition id="230447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13286" from="1421" to="1422">
<condition id="230448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13288" from="1422" to="1423">
<condition id="230450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13289" from="1423" to="2">
<condition id="230452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="1424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([518400 x i8]* %Input_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([125136 x i8]* %Output_r) nounwind, !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @Differentiate_HW_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
:3  %buffer = alloca [474 x i8], align 1

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %buffer_addr = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %buffer_addr_1 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="buffer_addr_1"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %buffer_addr_2 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="buffer_addr_2"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %buffer_addr_3 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="buffer_addr_3"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %buffer_addr_4 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="buffer_addr_4"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %buffer_addr_5 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="buffer_addr_5"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %buffer_addr_6 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="buffer_addr_6"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %buffer_addr_7 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="buffer_addr_7"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %buffer_addr_8 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 8

]]></Node>
<StgValue><ssdm name="buffer_addr_8"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %buffer_addr_9 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 9

]]></Node>
<StgValue><ssdm name="buffer_addr_9"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %buffer_addr_10 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="buffer_addr_10"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %buffer_addr_11 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 11

]]></Node>
<StgValue><ssdm name="buffer_addr_11"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %buffer_addr_12 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 12

]]></Node>
<StgValue><ssdm name="buffer_addr_12"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %buffer_addr_13 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 13

]]></Node>
<StgValue><ssdm name="buffer_addr_13"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %buffer_addr_14 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 14

]]></Node>
<StgValue><ssdm name="buffer_addr_14"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %buffer_addr_15 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="buffer_addr_15"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %buffer_addr_16 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 16

]]></Node>
<StgValue><ssdm name="buffer_addr_16"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %buffer_addr_17 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 17

]]></Node>
<StgValue><ssdm name="buffer_addr_17"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %buffer_addr_18 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 18

]]></Node>
<StgValue><ssdm name="buffer_addr_18"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %buffer_addr_19 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 19

]]></Node>
<StgValue><ssdm name="buffer_addr_19"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %buffer_addr_20 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 20

]]></Node>
<StgValue><ssdm name="buffer_addr_20"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %buffer_addr_21 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="buffer_addr_21"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %buffer_addr_22 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 22

]]></Node>
<StgValue><ssdm name="buffer_addr_22"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %buffer_addr_23 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 23

]]></Node>
<StgValue><ssdm name="buffer_addr_23"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %buffer_addr_24 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 24

]]></Node>
<StgValue><ssdm name="buffer_addr_24"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %buffer_addr_25 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 25

]]></Node>
<StgValue><ssdm name="buffer_addr_25"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %buffer_addr_26 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 26

]]></Node>
<StgValue><ssdm name="buffer_addr_26"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %buffer_addr_27 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 27

]]></Node>
<StgValue><ssdm name="buffer_addr_27"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %buffer_addr_28 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 28

]]></Node>
<StgValue><ssdm name="buffer_addr_28"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %buffer_addr_29 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 29

]]></Node>
<StgValue><ssdm name="buffer_addr_29"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %buffer_addr_30 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 30

]]></Node>
<StgValue><ssdm name="buffer_addr_30"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %buffer_addr_31 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 31

]]></Node>
<StgValue><ssdm name="buffer_addr_31"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %buffer_addr_32 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 32

]]></Node>
<StgValue><ssdm name="buffer_addr_32"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %buffer_addr_33 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 33

]]></Node>
<StgValue><ssdm name="buffer_addr_33"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %buffer_addr_34 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 34

]]></Node>
<StgValue><ssdm name="buffer_addr_34"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %buffer_addr_35 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 35

]]></Node>
<StgValue><ssdm name="buffer_addr_35"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %buffer_addr_36 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 36

]]></Node>
<StgValue><ssdm name="buffer_addr_36"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %buffer_addr_37 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 37

]]></Node>
<StgValue><ssdm name="buffer_addr_37"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %buffer_addr_38 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 38

]]></Node>
<StgValue><ssdm name="buffer_addr_38"/></StgValue>
</operation>

<operation id="1467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %buffer_addr_39 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 39

]]></Node>
<StgValue><ssdm name="buffer_addr_39"/></StgValue>
</operation>

<operation id="1468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %buffer_addr_40 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 40

]]></Node>
<StgValue><ssdm name="buffer_addr_40"/></StgValue>
</operation>

<operation id="1469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %buffer_addr_41 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 41

]]></Node>
<StgValue><ssdm name="buffer_addr_41"/></StgValue>
</operation>

<operation id="1470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %buffer_addr_42 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 42

]]></Node>
<StgValue><ssdm name="buffer_addr_42"/></StgValue>
</operation>

<operation id="1471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %buffer_addr_43 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 43

]]></Node>
<StgValue><ssdm name="buffer_addr_43"/></StgValue>
</operation>

<operation id="1472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %buffer_addr_44 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 44

]]></Node>
<StgValue><ssdm name="buffer_addr_44"/></StgValue>
</operation>

<operation id="1473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %buffer_addr_45 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 45

]]></Node>
<StgValue><ssdm name="buffer_addr_45"/></StgValue>
</operation>

<operation id="1474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %buffer_addr_46 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 46

]]></Node>
<StgValue><ssdm name="buffer_addr_46"/></StgValue>
</operation>

<operation id="1475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %buffer_addr_47 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 47

]]></Node>
<StgValue><ssdm name="buffer_addr_47"/></StgValue>
</operation>

<operation id="1476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %buffer_addr_48 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 48

]]></Node>
<StgValue><ssdm name="buffer_addr_48"/></StgValue>
</operation>

<operation id="1477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %buffer_addr_49 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 49

]]></Node>
<StgValue><ssdm name="buffer_addr_49"/></StgValue>
</operation>

<operation id="1478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %buffer_addr_50 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 50

]]></Node>
<StgValue><ssdm name="buffer_addr_50"/></StgValue>
</operation>

<operation id="1479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %buffer_addr_51 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 51

]]></Node>
<StgValue><ssdm name="buffer_addr_51"/></StgValue>
</operation>

<operation id="1480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %buffer_addr_52 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 52

]]></Node>
<StgValue><ssdm name="buffer_addr_52"/></StgValue>
</operation>

<operation id="1481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %buffer_addr_53 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 53

]]></Node>
<StgValue><ssdm name="buffer_addr_53"/></StgValue>
</operation>

<operation id="1482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %buffer_addr_54 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 54

]]></Node>
<StgValue><ssdm name="buffer_addr_54"/></StgValue>
</operation>

<operation id="1483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %buffer_addr_55 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 55

]]></Node>
<StgValue><ssdm name="buffer_addr_55"/></StgValue>
</operation>

<operation id="1484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %buffer_addr_56 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 56

]]></Node>
<StgValue><ssdm name="buffer_addr_56"/></StgValue>
</operation>

<operation id="1485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %buffer_addr_57 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 57

]]></Node>
<StgValue><ssdm name="buffer_addr_57"/></StgValue>
</operation>

<operation id="1486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %buffer_addr_58 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 58

]]></Node>
<StgValue><ssdm name="buffer_addr_58"/></StgValue>
</operation>

<operation id="1487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %buffer_addr_59 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 59

]]></Node>
<StgValue><ssdm name="buffer_addr_59"/></StgValue>
</operation>

<operation id="1488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %buffer_addr_60 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 60

]]></Node>
<StgValue><ssdm name="buffer_addr_60"/></StgValue>
</operation>

<operation id="1489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %buffer_addr_61 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 61

]]></Node>
<StgValue><ssdm name="buffer_addr_61"/></StgValue>
</operation>

<operation id="1490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %buffer_addr_62 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 62

]]></Node>
<StgValue><ssdm name="buffer_addr_62"/></StgValue>
</operation>

<operation id="1491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %buffer_addr_63 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 63

]]></Node>
<StgValue><ssdm name="buffer_addr_63"/></StgValue>
</operation>

<operation id="1492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %buffer_addr_64 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 64

]]></Node>
<StgValue><ssdm name="buffer_addr_64"/></StgValue>
</operation>

<operation id="1493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  %buffer_addr_65 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 65

]]></Node>
<StgValue><ssdm name="buffer_addr_65"/></StgValue>
</operation>

<operation id="1494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %buffer_addr_66 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 66

]]></Node>
<StgValue><ssdm name="buffer_addr_66"/></StgValue>
</operation>

<operation id="1495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %buffer_addr_67 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 67

]]></Node>
<StgValue><ssdm name="buffer_addr_67"/></StgValue>
</operation>

<operation id="1496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %buffer_addr_68 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 68

]]></Node>
<StgValue><ssdm name="buffer_addr_68"/></StgValue>
</operation>

<operation id="1497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %buffer_addr_69 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 69

]]></Node>
<StgValue><ssdm name="buffer_addr_69"/></StgValue>
</operation>

<operation id="1498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  %buffer_addr_70 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 70

]]></Node>
<StgValue><ssdm name="buffer_addr_70"/></StgValue>
</operation>

<operation id="1499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  %buffer_addr_71 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 71

]]></Node>
<StgValue><ssdm name="buffer_addr_71"/></StgValue>
</operation>

<operation id="1500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %buffer_addr_72 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 72

]]></Node>
<StgValue><ssdm name="buffer_addr_72"/></StgValue>
</operation>

<operation id="1501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %buffer_addr_73 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 73

]]></Node>
<StgValue><ssdm name="buffer_addr_73"/></StgValue>
</operation>

<operation id="1502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  %buffer_addr_74 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 74

]]></Node>
<StgValue><ssdm name="buffer_addr_74"/></StgValue>
</operation>

<operation id="1503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:79  %buffer_addr_75 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 75

]]></Node>
<StgValue><ssdm name="buffer_addr_75"/></StgValue>
</operation>

<operation id="1504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %buffer_addr_76 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 76

]]></Node>
<StgValue><ssdm name="buffer_addr_76"/></StgValue>
</operation>

<operation id="1505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:81  %buffer_addr_77 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 77

]]></Node>
<StgValue><ssdm name="buffer_addr_77"/></StgValue>
</operation>

<operation id="1506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %buffer_addr_78 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 78

]]></Node>
<StgValue><ssdm name="buffer_addr_78"/></StgValue>
</operation>

<operation id="1507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %buffer_addr_79 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 79

]]></Node>
<StgValue><ssdm name="buffer_addr_79"/></StgValue>
</operation>

<operation id="1508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  %buffer_addr_80 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 80

]]></Node>
<StgValue><ssdm name="buffer_addr_80"/></StgValue>
</operation>

<operation id="1509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  %buffer_addr_81 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 81

]]></Node>
<StgValue><ssdm name="buffer_addr_81"/></StgValue>
</operation>

<operation id="1510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:86  %buffer_addr_82 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 82

]]></Node>
<StgValue><ssdm name="buffer_addr_82"/></StgValue>
</operation>

<operation id="1511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:87  %buffer_addr_83 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 83

]]></Node>
<StgValue><ssdm name="buffer_addr_83"/></StgValue>
</operation>

<operation id="1512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %buffer_addr_84 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 84

]]></Node>
<StgValue><ssdm name="buffer_addr_84"/></StgValue>
</operation>

<operation id="1513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:89  %buffer_addr_85 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 85

]]></Node>
<StgValue><ssdm name="buffer_addr_85"/></StgValue>
</operation>

<operation id="1514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  %buffer_addr_86 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 86

]]></Node>
<StgValue><ssdm name="buffer_addr_86"/></StgValue>
</operation>

<operation id="1515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:91  %buffer_addr_87 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 87

]]></Node>
<StgValue><ssdm name="buffer_addr_87"/></StgValue>
</operation>

<operation id="1516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %buffer_addr_88 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 88

]]></Node>
<StgValue><ssdm name="buffer_addr_88"/></StgValue>
</operation>

<operation id="1517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  %buffer_addr_89 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 89

]]></Node>
<StgValue><ssdm name="buffer_addr_89"/></StgValue>
</operation>

<operation id="1518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  %buffer_addr_90 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 90

]]></Node>
<StgValue><ssdm name="buffer_addr_90"/></StgValue>
</operation>

<operation id="1519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:95  %buffer_addr_91 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 91

]]></Node>
<StgValue><ssdm name="buffer_addr_91"/></StgValue>
</operation>

<operation id="1520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:96  %buffer_addr_92 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 92

]]></Node>
<StgValue><ssdm name="buffer_addr_92"/></StgValue>
</operation>

<operation id="1521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:97  %buffer_addr_93 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 93

]]></Node>
<StgValue><ssdm name="buffer_addr_93"/></StgValue>
</operation>

<operation id="1522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:98  %buffer_addr_94 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 94

]]></Node>
<StgValue><ssdm name="buffer_addr_94"/></StgValue>
</operation>

<operation id="1523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:99  %buffer_addr_95 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 95

]]></Node>
<StgValue><ssdm name="buffer_addr_95"/></StgValue>
</operation>

<operation id="1524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %buffer_addr_96 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 96

]]></Node>
<StgValue><ssdm name="buffer_addr_96"/></StgValue>
</operation>

<operation id="1525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:101  %buffer_addr_97 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 97

]]></Node>
<StgValue><ssdm name="buffer_addr_97"/></StgValue>
</operation>

<operation id="1526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:102  %buffer_addr_98 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 98

]]></Node>
<StgValue><ssdm name="buffer_addr_98"/></StgValue>
</operation>

<operation id="1527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:103  %buffer_addr_99 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 99

]]></Node>
<StgValue><ssdm name="buffer_addr_99"/></StgValue>
</operation>

<operation id="1528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:104  %buffer_addr_100 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 100

]]></Node>
<StgValue><ssdm name="buffer_addr_100"/></StgValue>
</operation>

<operation id="1529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:105  %buffer_addr_101 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 101

]]></Node>
<StgValue><ssdm name="buffer_addr_101"/></StgValue>
</operation>

<operation id="1530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:106  %buffer_addr_102 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 102

]]></Node>
<StgValue><ssdm name="buffer_addr_102"/></StgValue>
</operation>

<operation id="1531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:107  %buffer_addr_103 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 103

]]></Node>
<StgValue><ssdm name="buffer_addr_103"/></StgValue>
</operation>

<operation id="1532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:108  %buffer_addr_104 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 104

]]></Node>
<StgValue><ssdm name="buffer_addr_104"/></StgValue>
</operation>

<operation id="1533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:109  %buffer_addr_105 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 105

]]></Node>
<StgValue><ssdm name="buffer_addr_105"/></StgValue>
</operation>

<operation id="1534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:110  %buffer_addr_106 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 106

]]></Node>
<StgValue><ssdm name="buffer_addr_106"/></StgValue>
</operation>

<operation id="1535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:111  %buffer_addr_107 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 107

]]></Node>
<StgValue><ssdm name="buffer_addr_107"/></StgValue>
</operation>

<operation id="1536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:112  %buffer_addr_108 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 108

]]></Node>
<StgValue><ssdm name="buffer_addr_108"/></StgValue>
</operation>

<operation id="1537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:113  %buffer_addr_109 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 109

]]></Node>
<StgValue><ssdm name="buffer_addr_109"/></StgValue>
</operation>

<operation id="1538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:114  %buffer_addr_110 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 110

]]></Node>
<StgValue><ssdm name="buffer_addr_110"/></StgValue>
</operation>

<operation id="1539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:115  %buffer_addr_111 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 111

]]></Node>
<StgValue><ssdm name="buffer_addr_111"/></StgValue>
</operation>

<operation id="1540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:116  %buffer_addr_112 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 112

]]></Node>
<StgValue><ssdm name="buffer_addr_112"/></StgValue>
</operation>

<operation id="1541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:117  %buffer_addr_113 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 113

]]></Node>
<StgValue><ssdm name="buffer_addr_113"/></StgValue>
</operation>

<operation id="1542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:118  %buffer_addr_114 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 114

]]></Node>
<StgValue><ssdm name="buffer_addr_114"/></StgValue>
</operation>

<operation id="1543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:119  %buffer_addr_115 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 115

]]></Node>
<StgValue><ssdm name="buffer_addr_115"/></StgValue>
</operation>

<operation id="1544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:120  %buffer_addr_116 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 116

]]></Node>
<StgValue><ssdm name="buffer_addr_116"/></StgValue>
</operation>

<operation id="1545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:121  %buffer_addr_117 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 117

]]></Node>
<StgValue><ssdm name="buffer_addr_117"/></StgValue>
</operation>

<operation id="1546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:122  %buffer_addr_118 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 118

]]></Node>
<StgValue><ssdm name="buffer_addr_118"/></StgValue>
</operation>

<operation id="1547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:123  %buffer_addr_119 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 119

]]></Node>
<StgValue><ssdm name="buffer_addr_119"/></StgValue>
</operation>

<operation id="1548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:124  %buffer_addr_120 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 120

]]></Node>
<StgValue><ssdm name="buffer_addr_120"/></StgValue>
</operation>

<operation id="1549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:125  %buffer_addr_121 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 121

]]></Node>
<StgValue><ssdm name="buffer_addr_121"/></StgValue>
</operation>

<operation id="1550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:126  %buffer_addr_122 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 122

]]></Node>
<StgValue><ssdm name="buffer_addr_122"/></StgValue>
</operation>

<operation id="1551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:127  %buffer_addr_123 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 123

]]></Node>
<StgValue><ssdm name="buffer_addr_123"/></StgValue>
</operation>

<operation id="1552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:128  %buffer_addr_124 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 124

]]></Node>
<StgValue><ssdm name="buffer_addr_124"/></StgValue>
</operation>

<operation id="1553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:129  %buffer_addr_125 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 125

]]></Node>
<StgValue><ssdm name="buffer_addr_125"/></StgValue>
</operation>

<operation id="1554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:130  %buffer_addr_126 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 126

]]></Node>
<StgValue><ssdm name="buffer_addr_126"/></StgValue>
</operation>

<operation id="1555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:131  %buffer_addr_127 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 127

]]></Node>
<StgValue><ssdm name="buffer_addr_127"/></StgValue>
</operation>

<operation id="1556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:132  %buffer_addr_128 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 128

]]></Node>
<StgValue><ssdm name="buffer_addr_128"/></StgValue>
</operation>

<operation id="1557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:133  %buffer_addr_129 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 129

]]></Node>
<StgValue><ssdm name="buffer_addr_129"/></StgValue>
</operation>

<operation id="1558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:134  %buffer_addr_130 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 130

]]></Node>
<StgValue><ssdm name="buffer_addr_130"/></StgValue>
</operation>

<operation id="1559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:135  %buffer_addr_131 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 131

]]></Node>
<StgValue><ssdm name="buffer_addr_131"/></StgValue>
</operation>

<operation id="1560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:136  %buffer_addr_132 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 132

]]></Node>
<StgValue><ssdm name="buffer_addr_132"/></StgValue>
</operation>

<operation id="1561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:137  %buffer_addr_133 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 133

]]></Node>
<StgValue><ssdm name="buffer_addr_133"/></StgValue>
</operation>

<operation id="1562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:138  %buffer_addr_134 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 134

]]></Node>
<StgValue><ssdm name="buffer_addr_134"/></StgValue>
</operation>

<operation id="1563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:139  %buffer_addr_135 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 135

]]></Node>
<StgValue><ssdm name="buffer_addr_135"/></StgValue>
</operation>

<operation id="1564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:140  %buffer_addr_136 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 136

]]></Node>
<StgValue><ssdm name="buffer_addr_136"/></StgValue>
</operation>

<operation id="1565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:141  %buffer_addr_137 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 137

]]></Node>
<StgValue><ssdm name="buffer_addr_137"/></StgValue>
</operation>

<operation id="1566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:142  %buffer_addr_138 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 138

]]></Node>
<StgValue><ssdm name="buffer_addr_138"/></StgValue>
</operation>

<operation id="1567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:143  %buffer_addr_139 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 139

]]></Node>
<StgValue><ssdm name="buffer_addr_139"/></StgValue>
</operation>

<operation id="1568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:144  %buffer_addr_140 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 140

]]></Node>
<StgValue><ssdm name="buffer_addr_140"/></StgValue>
</operation>

<operation id="1569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:145  %buffer_addr_141 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 141

]]></Node>
<StgValue><ssdm name="buffer_addr_141"/></StgValue>
</operation>

<operation id="1570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:146  %buffer_addr_142 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 142

]]></Node>
<StgValue><ssdm name="buffer_addr_142"/></StgValue>
</operation>

<operation id="1571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:147  %buffer_addr_143 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 143

]]></Node>
<StgValue><ssdm name="buffer_addr_143"/></StgValue>
</operation>

<operation id="1572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:148  %buffer_addr_144 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 144

]]></Node>
<StgValue><ssdm name="buffer_addr_144"/></StgValue>
</operation>

<operation id="1573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:149  %buffer_addr_145 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 145

]]></Node>
<StgValue><ssdm name="buffer_addr_145"/></StgValue>
</operation>

<operation id="1574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:150  %buffer_addr_146 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 146

]]></Node>
<StgValue><ssdm name="buffer_addr_146"/></StgValue>
</operation>

<operation id="1575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:151  %buffer_addr_147 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 147

]]></Node>
<StgValue><ssdm name="buffer_addr_147"/></StgValue>
</operation>

<operation id="1576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:152  %buffer_addr_148 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 148

]]></Node>
<StgValue><ssdm name="buffer_addr_148"/></StgValue>
</operation>

<operation id="1577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:153  %buffer_addr_149 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 149

]]></Node>
<StgValue><ssdm name="buffer_addr_149"/></StgValue>
</operation>

<operation id="1578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:154  %buffer_addr_150 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 150

]]></Node>
<StgValue><ssdm name="buffer_addr_150"/></StgValue>
</operation>

<operation id="1579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:155  %buffer_addr_151 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 151

]]></Node>
<StgValue><ssdm name="buffer_addr_151"/></StgValue>
</operation>

<operation id="1580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:156  %buffer_addr_152 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 152

]]></Node>
<StgValue><ssdm name="buffer_addr_152"/></StgValue>
</operation>

<operation id="1581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:157  %buffer_addr_153 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 153

]]></Node>
<StgValue><ssdm name="buffer_addr_153"/></StgValue>
</operation>

<operation id="1582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:158  %buffer_addr_154 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 154

]]></Node>
<StgValue><ssdm name="buffer_addr_154"/></StgValue>
</operation>

<operation id="1583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:159  %buffer_addr_155 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 155

]]></Node>
<StgValue><ssdm name="buffer_addr_155"/></StgValue>
</operation>

<operation id="1584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:160  %buffer_addr_156 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 156

]]></Node>
<StgValue><ssdm name="buffer_addr_156"/></StgValue>
</operation>

<operation id="1585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:161  %buffer_addr_157 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 157

]]></Node>
<StgValue><ssdm name="buffer_addr_157"/></StgValue>
</operation>

<operation id="1586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:162  %buffer_addr_158 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 158

]]></Node>
<StgValue><ssdm name="buffer_addr_158"/></StgValue>
</operation>

<operation id="1587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:163  %buffer_addr_159 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 159

]]></Node>
<StgValue><ssdm name="buffer_addr_159"/></StgValue>
</operation>

<operation id="1588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:164  %buffer_addr_160 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 160

]]></Node>
<StgValue><ssdm name="buffer_addr_160"/></StgValue>
</operation>

<operation id="1589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:165  %buffer_addr_161 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 161

]]></Node>
<StgValue><ssdm name="buffer_addr_161"/></StgValue>
</operation>

<operation id="1590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:166  %buffer_addr_162 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 162

]]></Node>
<StgValue><ssdm name="buffer_addr_162"/></StgValue>
</operation>

<operation id="1591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:167  %buffer_addr_163 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 163

]]></Node>
<StgValue><ssdm name="buffer_addr_163"/></StgValue>
</operation>

<operation id="1592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:168  %buffer_addr_164 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 164

]]></Node>
<StgValue><ssdm name="buffer_addr_164"/></StgValue>
</operation>

<operation id="1593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:169  %buffer_addr_165 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 165

]]></Node>
<StgValue><ssdm name="buffer_addr_165"/></StgValue>
</operation>

<operation id="1594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:170  %buffer_addr_166 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 166

]]></Node>
<StgValue><ssdm name="buffer_addr_166"/></StgValue>
</operation>

<operation id="1595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:171  %buffer_addr_167 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 167

]]></Node>
<StgValue><ssdm name="buffer_addr_167"/></StgValue>
</operation>

<operation id="1596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:172  %buffer_addr_168 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 168

]]></Node>
<StgValue><ssdm name="buffer_addr_168"/></StgValue>
</operation>

<operation id="1597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:173  %buffer_addr_169 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 169

]]></Node>
<StgValue><ssdm name="buffer_addr_169"/></StgValue>
</operation>

<operation id="1598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:174  %buffer_addr_170 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 170

]]></Node>
<StgValue><ssdm name="buffer_addr_170"/></StgValue>
</operation>

<operation id="1599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:175  %buffer_addr_171 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 171

]]></Node>
<StgValue><ssdm name="buffer_addr_171"/></StgValue>
</operation>

<operation id="1600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:176  %buffer_addr_172 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 172

]]></Node>
<StgValue><ssdm name="buffer_addr_172"/></StgValue>
</operation>

<operation id="1601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:177  %buffer_addr_173 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 173

]]></Node>
<StgValue><ssdm name="buffer_addr_173"/></StgValue>
</operation>

<operation id="1602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:178  %buffer_addr_174 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 174

]]></Node>
<StgValue><ssdm name="buffer_addr_174"/></StgValue>
</operation>

<operation id="1603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:179  %buffer_addr_175 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 175

]]></Node>
<StgValue><ssdm name="buffer_addr_175"/></StgValue>
</operation>

<operation id="1604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:180  %buffer_addr_176 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 176

]]></Node>
<StgValue><ssdm name="buffer_addr_176"/></StgValue>
</operation>

<operation id="1605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:181  %buffer_addr_177 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 177

]]></Node>
<StgValue><ssdm name="buffer_addr_177"/></StgValue>
</operation>

<operation id="1606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:182  %buffer_addr_178 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 178

]]></Node>
<StgValue><ssdm name="buffer_addr_178"/></StgValue>
</operation>

<operation id="1607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:183  %buffer_addr_179 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 179

]]></Node>
<StgValue><ssdm name="buffer_addr_179"/></StgValue>
</operation>

<operation id="1608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:184  %buffer_addr_180 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 180

]]></Node>
<StgValue><ssdm name="buffer_addr_180"/></StgValue>
</operation>

<operation id="1609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:185  %buffer_addr_181 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 181

]]></Node>
<StgValue><ssdm name="buffer_addr_181"/></StgValue>
</operation>

<operation id="1610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:186  %buffer_addr_182 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 182

]]></Node>
<StgValue><ssdm name="buffer_addr_182"/></StgValue>
</operation>

<operation id="1611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:187  %buffer_addr_183 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 183

]]></Node>
<StgValue><ssdm name="buffer_addr_183"/></StgValue>
</operation>

<operation id="1612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:188  %buffer_addr_184 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 184

]]></Node>
<StgValue><ssdm name="buffer_addr_184"/></StgValue>
</operation>

<operation id="1613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:189  %buffer_addr_185 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 185

]]></Node>
<StgValue><ssdm name="buffer_addr_185"/></StgValue>
</operation>

<operation id="1614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:190  %buffer_addr_186 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 186

]]></Node>
<StgValue><ssdm name="buffer_addr_186"/></StgValue>
</operation>

<operation id="1615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:191  %buffer_addr_187 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 187

]]></Node>
<StgValue><ssdm name="buffer_addr_187"/></StgValue>
</operation>

<operation id="1616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:192  %buffer_addr_188 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 188

]]></Node>
<StgValue><ssdm name="buffer_addr_188"/></StgValue>
</operation>

<operation id="1617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:193  %buffer_addr_189 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 189

]]></Node>
<StgValue><ssdm name="buffer_addr_189"/></StgValue>
</operation>

<operation id="1618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:194  %buffer_addr_190 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 190

]]></Node>
<StgValue><ssdm name="buffer_addr_190"/></StgValue>
</operation>

<operation id="1619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:195  %buffer_addr_191 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 191

]]></Node>
<StgValue><ssdm name="buffer_addr_191"/></StgValue>
</operation>

<operation id="1620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:196  %buffer_addr_192 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 192

]]></Node>
<StgValue><ssdm name="buffer_addr_192"/></StgValue>
</operation>

<operation id="1621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:197  %buffer_addr_193 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 193

]]></Node>
<StgValue><ssdm name="buffer_addr_193"/></StgValue>
</operation>

<operation id="1622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:198  %buffer_addr_194 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 194

]]></Node>
<StgValue><ssdm name="buffer_addr_194"/></StgValue>
</operation>

<operation id="1623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:199  %buffer_addr_195 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 195

]]></Node>
<StgValue><ssdm name="buffer_addr_195"/></StgValue>
</operation>

<operation id="1624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:200  %buffer_addr_196 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 196

]]></Node>
<StgValue><ssdm name="buffer_addr_196"/></StgValue>
</operation>

<operation id="1625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:201  %buffer_addr_197 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 197

]]></Node>
<StgValue><ssdm name="buffer_addr_197"/></StgValue>
</operation>

<operation id="1626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:202  %buffer_addr_198 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 198

]]></Node>
<StgValue><ssdm name="buffer_addr_198"/></StgValue>
</operation>

<operation id="1627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:203  %buffer_addr_199 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 199

]]></Node>
<StgValue><ssdm name="buffer_addr_199"/></StgValue>
</operation>

<operation id="1628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:204  %buffer_addr_200 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 200

]]></Node>
<StgValue><ssdm name="buffer_addr_200"/></StgValue>
</operation>

<operation id="1629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:205  %buffer_addr_201 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 201

]]></Node>
<StgValue><ssdm name="buffer_addr_201"/></StgValue>
</operation>

<operation id="1630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:206  %buffer_addr_202 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 202

]]></Node>
<StgValue><ssdm name="buffer_addr_202"/></StgValue>
</operation>

<operation id="1631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:207  %buffer_addr_203 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 203

]]></Node>
<StgValue><ssdm name="buffer_addr_203"/></StgValue>
</operation>

<operation id="1632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:208  %buffer_addr_204 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 204

]]></Node>
<StgValue><ssdm name="buffer_addr_204"/></StgValue>
</operation>

<operation id="1633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:209  %buffer_addr_205 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 205

]]></Node>
<StgValue><ssdm name="buffer_addr_205"/></StgValue>
</operation>

<operation id="1634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:210  %buffer_addr_206 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 206

]]></Node>
<StgValue><ssdm name="buffer_addr_206"/></StgValue>
</operation>

<operation id="1635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:211  %buffer_addr_207 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 207

]]></Node>
<StgValue><ssdm name="buffer_addr_207"/></StgValue>
</operation>

<operation id="1636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:212  %buffer_addr_208 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 208

]]></Node>
<StgValue><ssdm name="buffer_addr_208"/></StgValue>
</operation>

<operation id="1637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:213  %buffer_addr_209 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 209

]]></Node>
<StgValue><ssdm name="buffer_addr_209"/></StgValue>
</operation>

<operation id="1638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:214  %buffer_addr_210 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 210

]]></Node>
<StgValue><ssdm name="buffer_addr_210"/></StgValue>
</operation>

<operation id="1639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:215  %buffer_addr_211 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 211

]]></Node>
<StgValue><ssdm name="buffer_addr_211"/></StgValue>
</operation>

<operation id="1640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:216  %buffer_addr_212 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 212

]]></Node>
<StgValue><ssdm name="buffer_addr_212"/></StgValue>
</operation>

<operation id="1641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:217  %buffer_addr_213 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 213

]]></Node>
<StgValue><ssdm name="buffer_addr_213"/></StgValue>
</operation>

<operation id="1642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:218  %buffer_addr_214 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 214

]]></Node>
<StgValue><ssdm name="buffer_addr_214"/></StgValue>
</operation>

<operation id="1643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:219  %buffer_addr_215 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 215

]]></Node>
<StgValue><ssdm name="buffer_addr_215"/></StgValue>
</operation>

<operation id="1644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:220  %buffer_addr_216 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 216

]]></Node>
<StgValue><ssdm name="buffer_addr_216"/></StgValue>
</operation>

<operation id="1645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:221  %buffer_addr_217 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 217

]]></Node>
<StgValue><ssdm name="buffer_addr_217"/></StgValue>
</operation>

<operation id="1646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:222  %buffer_addr_218 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 218

]]></Node>
<StgValue><ssdm name="buffer_addr_218"/></StgValue>
</operation>

<operation id="1647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:223  %buffer_addr_219 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 219

]]></Node>
<StgValue><ssdm name="buffer_addr_219"/></StgValue>
</operation>

<operation id="1648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:224  %buffer_addr_220 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 220

]]></Node>
<StgValue><ssdm name="buffer_addr_220"/></StgValue>
</operation>

<operation id="1649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:225  %buffer_addr_221 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 221

]]></Node>
<StgValue><ssdm name="buffer_addr_221"/></StgValue>
</operation>

<operation id="1650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:226  %buffer_addr_222 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 222

]]></Node>
<StgValue><ssdm name="buffer_addr_222"/></StgValue>
</operation>

<operation id="1651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:227  %buffer_addr_223 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 223

]]></Node>
<StgValue><ssdm name="buffer_addr_223"/></StgValue>
</operation>

<operation id="1652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:228  %buffer_addr_224 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 224

]]></Node>
<StgValue><ssdm name="buffer_addr_224"/></StgValue>
</operation>

<operation id="1653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:229  %buffer_addr_225 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 225

]]></Node>
<StgValue><ssdm name="buffer_addr_225"/></StgValue>
</operation>

<operation id="1654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:230  %buffer_addr_226 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 226

]]></Node>
<StgValue><ssdm name="buffer_addr_226"/></StgValue>
</operation>

<operation id="1655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:231  %buffer_addr_227 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 227

]]></Node>
<StgValue><ssdm name="buffer_addr_227"/></StgValue>
</operation>

<operation id="1656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:232  %buffer_addr_228 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 228

]]></Node>
<StgValue><ssdm name="buffer_addr_228"/></StgValue>
</operation>

<operation id="1657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:233  %buffer_addr_229 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 229

]]></Node>
<StgValue><ssdm name="buffer_addr_229"/></StgValue>
</operation>

<operation id="1658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:234  %buffer_addr_230 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 230

]]></Node>
<StgValue><ssdm name="buffer_addr_230"/></StgValue>
</operation>

<operation id="1659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:235  %buffer_addr_231 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 231

]]></Node>
<StgValue><ssdm name="buffer_addr_231"/></StgValue>
</operation>

<operation id="1660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:236  %buffer_addr_232 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 232

]]></Node>
<StgValue><ssdm name="buffer_addr_232"/></StgValue>
</operation>

<operation id="1661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:237  %buffer_addr_233 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 233

]]></Node>
<StgValue><ssdm name="buffer_addr_233"/></StgValue>
</operation>

<operation id="1662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:238  %buffer_addr_234 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 234

]]></Node>
<StgValue><ssdm name="buffer_addr_234"/></StgValue>
</operation>

<operation id="1663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:239  %buffer_addr_235 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 235

]]></Node>
<StgValue><ssdm name="buffer_addr_235"/></StgValue>
</operation>

<operation id="1664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:240  %buffer_addr_236 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 236

]]></Node>
<StgValue><ssdm name="buffer_addr_236"/></StgValue>
</operation>

<operation id="1665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:241  %buffer_addr_237 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 237

]]></Node>
<StgValue><ssdm name="buffer_addr_237"/></StgValue>
</operation>

<operation id="1666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:242  %buffer_addr_238 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 238

]]></Node>
<StgValue><ssdm name="buffer_addr_238"/></StgValue>
</operation>

<operation id="1667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:243  %buffer_addr_239 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 239

]]></Node>
<StgValue><ssdm name="buffer_addr_239"/></StgValue>
</operation>

<operation id="1668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:244  %buffer_addr_240 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 240

]]></Node>
<StgValue><ssdm name="buffer_addr_240"/></StgValue>
</operation>

<operation id="1669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:245  %buffer_addr_241 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 241

]]></Node>
<StgValue><ssdm name="buffer_addr_241"/></StgValue>
</operation>

<operation id="1670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:246  %buffer_addr_242 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 242

]]></Node>
<StgValue><ssdm name="buffer_addr_242"/></StgValue>
</operation>

<operation id="1671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:247  %buffer_addr_243 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 243

]]></Node>
<StgValue><ssdm name="buffer_addr_243"/></StgValue>
</operation>

<operation id="1672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:248  %buffer_addr_244 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 244

]]></Node>
<StgValue><ssdm name="buffer_addr_244"/></StgValue>
</operation>

<operation id="1673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:249  %buffer_addr_245 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 245

]]></Node>
<StgValue><ssdm name="buffer_addr_245"/></StgValue>
</operation>

<operation id="1674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:250  %buffer_addr_246 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 246

]]></Node>
<StgValue><ssdm name="buffer_addr_246"/></StgValue>
</operation>

<operation id="1675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:251  %buffer_addr_247 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 247

]]></Node>
<StgValue><ssdm name="buffer_addr_247"/></StgValue>
</operation>

<operation id="1676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:252  %buffer_addr_248 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 248

]]></Node>
<StgValue><ssdm name="buffer_addr_248"/></StgValue>
</operation>

<operation id="1677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:253  %buffer_addr_249 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 249

]]></Node>
<StgValue><ssdm name="buffer_addr_249"/></StgValue>
</operation>

<operation id="1678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:254  %buffer_addr_250 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 250

]]></Node>
<StgValue><ssdm name="buffer_addr_250"/></StgValue>
</operation>

<operation id="1679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:255  %buffer_addr_251 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 251

]]></Node>
<StgValue><ssdm name="buffer_addr_251"/></StgValue>
</operation>

<operation id="1680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:256  %buffer_addr_252 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 252

]]></Node>
<StgValue><ssdm name="buffer_addr_252"/></StgValue>
</operation>

<operation id="1681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:257  %buffer_addr_253 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 253

]]></Node>
<StgValue><ssdm name="buffer_addr_253"/></StgValue>
</operation>

<operation id="1682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:258  %buffer_addr_254 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 254

]]></Node>
<StgValue><ssdm name="buffer_addr_254"/></StgValue>
</operation>

<operation id="1683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:259  %buffer_addr_255 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 255

]]></Node>
<StgValue><ssdm name="buffer_addr_255"/></StgValue>
</operation>

<operation id="1684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:260  %buffer_addr_256 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 256

]]></Node>
<StgValue><ssdm name="buffer_addr_256"/></StgValue>
</operation>

<operation id="1685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:261  %buffer_addr_257 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 257

]]></Node>
<StgValue><ssdm name="buffer_addr_257"/></StgValue>
</operation>

<operation id="1686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:262  %buffer_addr_258 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 258

]]></Node>
<StgValue><ssdm name="buffer_addr_258"/></StgValue>
</operation>

<operation id="1687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:263  %buffer_addr_259 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 259

]]></Node>
<StgValue><ssdm name="buffer_addr_259"/></StgValue>
</operation>

<operation id="1688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:264  %buffer_addr_260 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 260

]]></Node>
<StgValue><ssdm name="buffer_addr_260"/></StgValue>
</operation>

<operation id="1689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:265  %buffer_addr_261 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 261

]]></Node>
<StgValue><ssdm name="buffer_addr_261"/></StgValue>
</operation>

<operation id="1690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:266  %buffer_addr_262 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 262

]]></Node>
<StgValue><ssdm name="buffer_addr_262"/></StgValue>
</operation>

<operation id="1691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:267  %buffer_addr_263 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 263

]]></Node>
<StgValue><ssdm name="buffer_addr_263"/></StgValue>
</operation>

<operation id="1692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:268  %buffer_addr_264 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 264

]]></Node>
<StgValue><ssdm name="buffer_addr_264"/></StgValue>
</operation>

<operation id="1693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:269  %buffer_addr_265 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 265

]]></Node>
<StgValue><ssdm name="buffer_addr_265"/></StgValue>
</operation>

<operation id="1694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:270  %buffer_addr_266 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 266

]]></Node>
<StgValue><ssdm name="buffer_addr_266"/></StgValue>
</operation>

<operation id="1695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:271  %buffer_addr_267 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 267

]]></Node>
<StgValue><ssdm name="buffer_addr_267"/></StgValue>
</operation>

<operation id="1696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:272  %buffer_addr_268 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 268

]]></Node>
<StgValue><ssdm name="buffer_addr_268"/></StgValue>
</operation>

<operation id="1697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:273  %buffer_addr_269 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 269

]]></Node>
<StgValue><ssdm name="buffer_addr_269"/></StgValue>
</operation>

<operation id="1698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:274  %buffer_addr_270 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 270

]]></Node>
<StgValue><ssdm name="buffer_addr_270"/></StgValue>
</operation>

<operation id="1699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:275  %buffer_addr_271 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 271

]]></Node>
<StgValue><ssdm name="buffer_addr_271"/></StgValue>
</operation>

<operation id="1700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:276  %buffer_addr_272 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 272

]]></Node>
<StgValue><ssdm name="buffer_addr_272"/></StgValue>
</operation>

<operation id="1701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:277  %buffer_addr_273 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 273

]]></Node>
<StgValue><ssdm name="buffer_addr_273"/></StgValue>
</operation>

<operation id="1702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:278  %buffer_addr_274 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 274

]]></Node>
<StgValue><ssdm name="buffer_addr_274"/></StgValue>
</operation>

<operation id="1703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:279  %buffer_addr_275 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 275

]]></Node>
<StgValue><ssdm name="buffer_addr_275"/></StgValue>
</operation>

<operation id="1704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:280  %buffer_addr_276 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 276

]]></Node>
<StgValue><ssdm name="buffer_addr_276"/></StgValue>
</operation>

<operation id="1705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:281  %buffer_addr_277 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 277

]]></Node>
<StgValue><ssdm name="buffer_addr_277"/></StgValue>
</operation>

<operation id="1706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:282  %buffer_addr_278 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 278

]]></Node>
<StgValue><ssdm name="buffer_addr_278"/></StgValue>
</operation>

<operation id="1707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:283  %buffer_addr_279 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 279

]]></Node>
<StgValue><ssdm name="buffer_addr_279"/></StgValue>
</operation>

<operation id="1708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:284  %buffer_addr_280 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 280

]]></Node>
<StgValue><ssdm name="buffer_addr_280"/></StgValue>
</operation>

<operation id="1709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:285  %buffer_addr_281 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 281

]]></Node>
<StgValue><ssdm name="buffer_addr_281"/></StgValue>
</operation>

<operation id="1710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:286  %buffer_addr_282 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 282

]]></Node>
<StgValue><ssdm name="buffer_addr_282"/></StgValue>
</operation>

<operation id="1711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:287  %buffer_addr_283 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 283

]]></Node>
<StgValue><ssdm name="buffer_addr_283"/></StgValue>
</operation>

<operation id="1712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:288  %buffer_addr_284 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 284

]]></Node>
<StgValue><ssdm name="buffer_addr_284"/></StgValue>
</operation>

<operation id="1713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:289  %buffer_addr_285 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 285

]]></Node>
<StgValue><ssdm name="buffer_addr_285"/></StgValue>
</operation>

<operation id="1714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:290  %buffer_addr_286 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 286

]]></Node>
<StgValue><ssdm name="buffer_addr_286"/></StgValue>
</operation>

<operation id="1715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:291  %buffer_addr_287 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 287

]]></Node>
<StgValue><ssdm name="buffer_addr_287"/></StgValue>
</operation>

<operation id="1716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:292  %buffer_addr_288 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 288

]]></Node>
<StgValue><ssdm name="buffer_addr_288"/></StgValue>
</operation>

<operation id="1717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:293  %buffer_addr_289 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 289

]]></Node>
<StgValue><ssdm name="buffer_addr_289"/></StgValue>
</operation>

<operation id="1718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:294  %buffer_addr_290 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 290

]]></Node>
<StgValue><ssdm name="buffer_addr_290"/></StgValue>
</operation>

<operation id="1719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:295  %buffer_addr_291 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 291

]]></Node>
<StgValue><ssdm name="buffer_addr_291"/></StgValue>
</operation>

<operation id="1720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:296  %buffer_addr_292 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 292

]]></Node>
<StgValue><ssdm name="buffer_addr_292"/></StgValue>
</operation>

<operation id="1721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:297  %buffer_addr_293 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 293

]]></Node>
<StgValue><ssdm name="buffer_addr_293"/></StgValue>
</operation>

<operation id="1722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:298  %buffer_addr_294 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 294

]]></Node>
<StgValue><ssdm name="buffer_addr_294"/></StgValue>
</operation>

<operation id="1723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:299  %buffer_addr_295 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 295

]]></Node>
<StgValue><ssdm name="buffer_addr_295"/></StgValue>
</operation>

<operation id="1724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:300  %buffer_addr_296 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 296

]]></Node>
<StgValue><ssdm name="buffer_addr_296"/></StgValue>
</operation>

<operation id="1725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:301  %buffer_addr_297 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 297

]]></Node>
<StgValue><ssdm name="buffer_addr_297"/></StgValue>
</operation>

<operation id="1726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:302  %buffer_addr_298 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 298

]]></Node>
<StgValue><ssdm name="buffer_addr_298"/></StgValue>
</operation>

<operation id="1727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:303  %buffer_addr_299 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 299

]]></Node>
<StgValue><ssdm name="buffer_addr_299"/></StgValue>
</operation>

<operation id="1728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:304  %buffer_addr_300 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 300

]]></Node>
<StgValue><ssdm name="buffer_addr_300"/></StgValue>
</operation>

<operation id="1729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:305  %buffer_addr_301 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 301

]]></Node>
<StgValue><ssdm name="buffer_addr_301"/></StgValue>
</operation>

<operation id="1730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:306  %buffer_addr_302 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 302

]]></Node>
<StgValue><ssdm name="buffer_addr_302"/></StgValue>
</operation>

<operation id="1731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:307  %buffer_addr_303 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 303

]]></Node>
<StgValue><ssdm name="buffer_addr_303"/></StgValue>
</operation>

<operation id="1732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:308  %buffer_addr_304 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 304

]]></Node>
<StgValue><ssdm name="buffer_addr_304"/></StgValue>
</operation>

<operation id="1733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:309  %buffer_addr_305 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 305

]]></Node>
<StgValue><ssdm name="buffer_addr_305"/></StgValue>
</operation>

<operation id="1734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:310  %buffer_addr_306 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 306

]]></Node>
<StgValue><ssdm name="buffer_addr_306"/></StgValue>
</operation>

<operation id="1735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:311  %buffer_addr_307 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 307

]]></Node>
<StgValue><ssdm name="buffer_addr_307"/></StgValue>
</operation>

<operation id="1736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:312  %buffer_addr_308 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 308

]]></Node>
<StgValue><ssdm name="buffer_addr_308"/></StgValue>
</operation>

<operation id="1737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:313  %buffer_addr_309 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 309

]]></Node>
<StgValue><ssdm name="buffer_addr_309"/></StgValue>
</operation>

<operation id="1738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:314  %buffer_addr_310 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 310

]]></Node>
<StgValue><ssdm name="buffer_addr_310"/></StgValue>
</operation>

<operation id="1739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:315  %buffer_addr_311 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 311

]]></Node>
<StgValue><ssdm name="buffer_addr_311"/></StgValue>
</operation>

<operation id="1740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:316  %buffer_addr_312 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 312

]]></Node>
<StgValue><ssdm name="buffer_addr_312"/></StgValue>
</operation>

<operation id="1741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:317  %buffer_addr_313 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 313

]]></Node>
<StgValue><ssdm name="buffer_addr_313"/></StgValue>
</operation>

<operation id="1742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:318  %buffer_addr_314 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 314

]]></Node>
<StgValue><ssdm name="buffer_addr_314"/></StgValue>
</operation>

<operation id="1743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:319  %buffer_addr_315 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 315

]]></Node>
<StgValue><ssdm name="buffer_addr_315"/></StgValue>
</operation>

<operation id="1744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:320  %buffer_addr_316 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 316

]]></Node>
<StgValue><ssdm name="buffer_addr_316"/></StgValue>
</operation>

<operation id="1745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:321  %buffer_addr_317 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 317

]]></Node>
<StgValue><ssdm name="buffer_addr_317"/></StgValue>
</operation>

<operation id="1746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:322  %buffer_addr_318 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 318

]]></Node>
<StgValue><ssdm name="buffer_addr_318"/></StgValue>
</operation>

<operation id="1747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:323  %buffer_addr_319 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 319

]]></Node>
<StgValue><ssdm name="buffer_addr_319"/></StgValue>
</operation>

<operation id="1748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:324  %buffer_addr_320 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 320

]]></Node>
<StgValue><ssdm name="buffer_addr_320"/></StgValue>
</operation>

<operation id="1749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:325  %buffer_addr_321 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 321

]]></Node>
<StgValue><ssdm name="buffer_addr_321"/></StgValue>
</operation>

<operation id="1750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:326  %buffer_addr_322 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 322

]]></Node>
<StgValue><ssdm name="buffer_addr_322"/></StgValue>
</operation>

<operation id="1751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:327  %buffer_addr_323 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 323

]]></Node>
<StgValue><ssdm name="buffer_addr_323"/></StgValue>
</operation>

<operation id="1752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:328  %buffer_addr_324 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 324

]]></Node>
<StgValue><ssdm name="buffer_addr_324"/></StgValue>
</operation>

<operation id="1753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:329  %buffer_addr_325 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 325

]]></Node>
<StgValue><ssdm name="buffer_addr_325"/></StgValue>
</operation>

<operation id="1754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:330  %buffer_addr_326 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 326

]]></Node>
<StgValue><ssdm name="buffer_addr_326"/></StgValue>
</operation>

<operation id="1755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:331  %buffer_addr_327 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 327

]]></Node>
<StgValue><ssdm name="buffer_addr_327"/></StgValue>
</operation>

<operation id="1756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:332  %buffer_addr_328 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 328

]]></Node>
<StgValue><ssdm name="buffer_addr_328"/></StgValue>
</operation>

<operation id="1757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:333  %buffer_addr_329 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 329

]]></Node>
<StgValue><ssdm name="buffer_addr_329"/></StgValue>
</operation>

<operation id="1758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:334  %buffer_addr_330 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 330

]]></Node>
<StgValue><ssdm name="buffer_addr_330"/></StgValue>
</operation>

<operation id="1759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:335  %buffer_addr_331 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 331

]]></Node>
<StgValue><ssdm name="buffer_addr_331"/></StgValue>
</operation>

<operation id="1760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:336  %buffer_addr_332 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 332

]]></Node>
<StgValue><ssdm name="buffer_addr_332"/></StgValue>
</operation>

<operation id="1761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:337  %buffer_addr_333 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 333

]]></Node>
<StgValue><ssdm name="buffer_addr_333"/></StgValue>
</operation>

<operation id="1762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:338  %buffer_addr_334 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 334

]]></Node>
<StgValue><ssdm name="buffer_addr_334"/></StgValue>
</operation>

<operation id="1763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:339  %buffer_addr_335 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 335

]]></Node>
<StgValue><ssdm name="buffer_addr_335"/></StgValue>
</operation>

<operation id="1764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:340  %buffer_addr_336 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 336

]]></Node>
<StgValue><ssdm name="buffer_addr_336"/></StgValue>
</operation>

<operation id="1765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:341  %buffer_addr_337 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 337

]]></Node>
<StgValue><ssdm name="buffer_addr_337"/></StgValue>
</operation>

<operation id="1766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:342  %buffer_addr_338 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 338

]]></Node>
<StgValue><ssdm name="buffer_addr_338"/></StgValue>
</operation>

<operation id="1767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:343  %buffer_addr_339 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 339

]]></Node>
<StgValue><ssdm name="buffer_addr_339"/></StgValue>
</operation>

<operation id="1768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:344  %buffer_addr_340 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 340

]]></Node>
<StgValue><ssdm name="buffer_addr_340"/></StgValue>
</operation>

<operation id="1769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:345  %buffer_addr_341 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 341

]]></Node>
<StgValue><ssdm name="buffer_addr_341"/></StgValue>
</operation>

<operation id="1770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:346  %buffer_addr_342 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 342

]]></Node>
<StgValue><ssdm name="buffer_addr_342"/></StgValue>
</operation>

<operation id="1771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:347  %buffer_addr_343 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 343

]]></Node>
<StgValue><ssdm name="buffer_addr_343"/></StgValue>
</operation>

<operation id="1772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:348  %buffer_addr_344 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 344

]]></Node>
<StgValue><ssdm name="buffer_addr_344"/></StgValue>
</operation>

<operation id="1773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:349  %buffer_addr_345 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 345

]]></Node>
<StgValue><ssdm name="buffer_addr_345"/></StgValue>
</operation>

<operation id="1774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:350  %buffer_addr_346 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 346

]]></Node>
<StgValue><ssdm name="buffer_addr_346"/></StgValue>
</operation>

<operation id="1775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:351  %buffer_addr_347 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 347

]]></Node>
<StgValue><ssdm name="buffer_addr_347"/></StgValue>
</operation>

<operation id="1776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:352  %buffer_addr_348 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 348

]]></Node>
<StgValue><ssdm name="buffer_addr_348"/></StgValue>
</operation>

<operation id="1777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:353  %buffer_addr_349 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 349

]]></Node>
<StgValue><ssdm name="buffer_addr_349"/></StgValue>
</operation>

<operation id="1778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:354  %buffer_addr_350 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 350

]]></Node>
<StgValue><ssdm name="buffer_addr_350"/></StgValue>
</operation>

<operation id="1779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:355  %buffer_addr_351 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 351

]]></Node>
<StgValue><ssdm name="buffer_addr_351"/></StgValue>
</operation>

<operation id="1780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:356  %buffer_addr_352 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 352

]]></Node>
<StgValue><ssdm name="buffer_addr_352"/></StgValue>
</operation>

<operation id="1781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:357  %buffer_addr_353 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 353

]]></Node>
<StgValue><ssdm name="buffer_addr_353"/></StgValue>
</operation>

<operation id="1782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:358  %buffer_addr_354 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 354

]]></Node>
<StgValue><ssdm name="buffer_addr_354"/></StgValue>
</operation>

<operation id="1783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:359  %buffer_addr_355 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 355

]]></Node>
<StgValue><ssdm name="buffer_addr_355"/></StgValue>
</operation>

<operation id="1784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:360  %buffer_addr_356 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 356

]]></Node>
<StgValue><ssdm name="buffer_addr_356"/></StgValue>
</operation>

<operation id="1785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:361  %buffer_addr_357 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 357

]]></Node>
<StgValue><ssdm name="buffer_addr_357"/></StgValue>
</operation>

<operation id="1786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:362  %buffer_addr_358 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 358

]]></Node>
<StgValue><ssdm name="buffer_addr_358"/></StgValue>
</operation>

<operation id="1787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:363  %buffer_addr_359 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 359

]]></Node>
<StgValue><ssdm name="buffer_addr_359"/></StgValue>
</operation>

<operation id="1788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:364  %buffer_addr_360 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 360

]]></Node>
<StgValue><ssdm name="buffer_addr_360"/></StgValue>
</operation>

<operation id="1789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:365  %buffer_addr_361 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 361

]]></Node>
<StgValue><ssdm name="buffer_addr_361"/></StgValue>
</operation>

<operation id="1790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:366  %buffer_addr_362 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 362

]]></Node>
<StgValue><ssdm name="buffer_addr_362"/></StgValue>
</operation>

<operation id="1791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:367  %buffer_addr_363 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 363

]]></Node>
<StgValue><ssdm name="buffer_addr_363"/></StgValue>
</operation>

<operation id="1792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:368  %buffer_addr_364 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 364

]]></Node>
<StgValue><ssdm name="buffer_addr_364"/></StgValue>
</operation>

<operation id="1793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:369  %buffer_addr_365 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 365

]]></Node>
<StgValue><ssdm name="buffer_addr_365"/></StgValue>
</operation>

<operation id="1794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:370  %buffer_addr_366 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 366

]]></Node>
<StgValue><ssdm name="buffer_addr_366"/></StgValue>
</operation>

<operation id="1795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:371  %buffer_addr_367 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 367

]]></Node>
<StgValue><ssdm name="buffer_addr_367"/></StgValue>
</operation>

<operation id="1796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:372  %buffer_addr_368 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 368

]]></Node>
<StgValue><ssdm name="buffer_addr_368"/></StgValue>
</operation>

<operation id="1797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:373  %buffer_addr_369 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 369

]]></Node>
<StgValue><ssdm name="buffer_addr_369"/></StgValue>
</operation>

<operation id="1798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:374  %buffer_addr_370 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 370

]]></Node>
<StgValue><ssdm name="buffer_addr_370"/></StgValue>
</operation>

<operation id="1799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:375  %buffer_addr_371 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 371

]]></Node>
<StgValue><ssdm name="buffer_addr_371"/></StgValue>
</operation>

<operation id="1800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:376  %buffer_addr_372 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 372

]]></Node>
<StgValue><ssdm name="buffer_addr_372"/></StgValue>
</operation>

<operation id="1801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:377  %buffer_addr_373 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 373

]]></Node>
<StgValue><ssdm name="buffer_addr_373"/></StgValue>
</operation>

<operation id="1802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:378  %buffer_addr_374 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 374

]]></Node>
<StgValue><ssdm name="buffer_addr_374"/></StgValue>
</operation>

<operation id="1803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:379  %buffer_addr_375 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 375

]]></Node>
<StgValue><ssdm name="buffer_addr_375"/></StgValue>
</operation>

<operation id="1804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:380  %buffer_addr_376 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 376

]]></Node>
<StgValue><ssdm name="buffer_addr_376"/></StgValue>
</operation>

<operation id="1805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:381  %buffer_addr_377 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 377

]]></Node>
<StgValue><ssdm name="buffer_addr_377"/></StgValue>
</operation>

<operation id="1806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:382  %buffer_addr_378 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 378

]]></Node>
<StgValue><ssdm name="buffer_addr_378"/></StgValue>
</operation>

<operation id="1807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:383  %buffer_addr_379 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 379

]]></Node>
<StgValue><ssdm name="buffer_addr_379"/></StgValue>
</operation>

<operation id="1808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:384  %buffer_addr_380 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 380

]]></Node>
<StgValue><ssdm name="buffer_addr_380"/></StgValue>
</operation>

<operation id="1809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:385  %buffer_addr_381 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 381

]]></Node>
<StgValue><ssdm name="buffer_addr_381"/></StgValue>
</operation>

<operation id="1810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:386  %buffer_addr_382 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 382

]]></Node>
<StgValue><ssdm name="buffer_addr_382"/></StgValue>
</operation>

<operation id="1811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:387  %buffer_addr_383 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 383

]]></Node>
<StgValue><ssdm name="buffer_addr_383"/></StgValue>
</operation>

<operation id="1812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:388  %buffer_addr_384 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 384

]]></Node>
<StgValue><ssdm name="buffer_addr_384"/></StgValue>
</operation>

<operation id="1813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:389  %buffer_addr_385 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 385

]]></Node>
<StgValue><ssdm name="buffer_addr_385"/></StgValue>
</operation>

<operation id="1814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:390  %buffer_addr_386 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 386

]]></Node>
<StgValue><ssdm name="buffer_addr_386"/></StgValue>
</operation>

<operation id="1815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:391  %buffer_addr_387 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 387

]]></Node>
<StgValue><ssdm name="buffer_addr_387"/></StgValue>
</operation>

<operation id="1816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:392  %buffer_addr_388 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 388

]]></Node>
<StgValue><ssdm name="buffer_addr_388"/></StgValue>
</operation>

<operation id="1817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:393  %buffer_addr_389 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 389

]]></Node>
<StgValue><ssdm name="buffer_addr_389"/></StgValue>
</operation>

<operation id="1818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:394  %buffer_addr_390 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 390

]]></Node>
<StgValue><ssdm name="buffer_addr_390"/></StgValue>
</operation>

<operation id="1819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:395  %buffer_addr_391 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 391

]]></Node>
<StgValue><ssdm name="buffer_addr_391"/></StgValue>
</operation>

<operation id="1820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:396  %buffer_addr_392 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 392

]]></Node>
<StgValue><ssdm name="buffer_addr_392"/></StgValue>
</operation>

<operation id="1821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:397  %buffer_addr_393 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 393

]]></Node>
<StgValue><ssdm name="buffer_addr_393"/></StgValue>
</operation>

<operation id="1822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:398  %buffer_addr_394 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 394

]]></Node>
<StgValue><ssdm name="buffer_addr_394"/></StgValue>
</operation>

<operation id="1823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:399  %buffer_addr_395 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 395

]]></Node>
<StgValue><ssdm name="buffer_addr_395"/></StgValue>
</operation>

<operation id="1824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:400  %buffer_addr_396 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 396

]]></Node>
<StgValue><ssdm name="buffer_addr_396"/></StgValue>
</operation>

<operation id="1825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:401  %buffer_addr_397 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 397

]]></Node>
<StgValue><ssdm name="buffer_addr_397"/></StgValue>
</operation>

<operation id="1826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:402  %buffer_addr_398 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 398

]]></Node>
<StgValue><ssdm name="buffer_addr_398"/></StgValue>
</operation>

<operation id="1827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:403  %buffer_addr_399 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 399

]]></Node>
<StgValue><ssdm name="buffer_addr_399"/></StgValue>
</operation>

<operation id="1828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:404  %buffer_addr_400 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 400

]]></Node>
<StgValue><ssdm name="buffer_addr_400"/></StgValue>
</operation>

<operation id="1829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:405  %buffer_addr_401 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 401

]]></Node>
<StgValue><ssdm name="buffer_addr_401"/></StgValue>
</operation>

<operation id="1830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:406  %buffer_addr_402 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 402

]]></Node>
<StgValue><ssdm name="buffer_addr_402"/></StgValue>
</operation>

<operation id="1831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:407  %buffer_addr_403 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 403

]]></Node>
<StgValue><ssdm name="buffer_addr_403"/></StgValue>
</operation>

<operation id="1832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:408  %buffer_addr_404 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 404

]]></Node>
<StgValue><ssdm name="buffer_addr_404"/></StgValue>
</operation>

<operation id="1833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:409  %buffer_addr_405 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 405

]]></Node>
<StgValue><ssdm name="buffer_addr_405"/></StgValue>
</operation>

<operation id="1834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:410  %buffer_addr_406 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 406

]]></Node>
<StgValue><ssdm name="buffer_addr_406"/></StgValue>
</operation>

<operation id="1835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:411  %buffer_addr_407 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 407

]]></Node>
<StgValue><ssdm name="buffer_addr_407"/></StgValue>
</operation>

<operation id="1836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:412  %buffer_addr_408 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 408

]]></Node>
<StgValue><ssdm name="buffer_addr_408"/></StgValue>
</operation>

<operation id="1837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:413  %buffer_addr_409 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 409

]]></Node>
<StgValue><ssdm name="buffer_addr_409"/></StgValue>
</operation>

<operation id="1838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:414  %buffer_addr_410 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 410

]]></Node>
<StgValue><ssdm name="buffer_addr_410"/></StgValue>
</operation>

<operation id="1839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:415  %buffer_addr_411 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 411

]]></Node>
<StgValue><ssdm name="buffer_addr_411"/></StgValue>
</operation>

<operation id="1840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:416  %buffer_addr_412 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 412

]]></Node>
<StgValue><ssdm name="buffer_addr_412"/></StgValue>
</operation>

<operation id="1841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:417  %buffer_addr_413 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 413

]]></Node>
<StgValue><ssdm name="buffer_addr_413"/></StgValue>
</operation>

<operation id="1842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:418  %buffer_addr_414 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 414

]]></Node>
<StgValue><ssdm name="buffer_addr_414"/></StgValue>
</operation>

<operation id="1843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:419  %buffer_addr_415 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 415

]]></Node>
<StgValue><ssdm name="buffer_addr_415"/></StgValue>
</operation>

<operation id="1844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:420  %buffer_addr_416 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 416

]]></Node>
<StgValue><ssdm name="buffer_addr_416"/></StgValue>
</operation>

<operation id="1845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:421  %buffer_addr_417 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 417

]]></Node>
<StgValue><ssdm name="buffer_addr_417"/></StgValue>
</operation>

<operation id="1846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:422  %buffer_addr_418 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 418

]]></Node>
<StgValue><ssdm name="buffer_addr_418"/></StgValue>
</operation>

<operation id="1847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:423  %buffer_addr_419 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 419

]]></Node>
<StgValue><ssdm name="buffer_addr_419"/></StgValue>
</operation>

<operation id="1848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:424  %buffer_addr_420 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 420

]]></Node>
<StgValue><ssdm name="buffer_addr_420"/></StgValue>
</operation>

<operation id="1849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:425  %buffer_addr_421 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 421

]]></Node>
<StgValue><ssdm name="buffer_addr_421"/></StgValue>
</operation>

<operation id="1850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:426  %buffer_addr_422 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 422

]]></Node>
<StgValue><ssdm name="buffer_addr_422"/></StgValue>
</operation>

<operation id="1851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:427  %buffer_addr_423 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 423

]]></Node>
<StgValue><ssdm name="buffer_addr_423"/></StgValue>
</operation>

<operation id="1852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:428  %buffer_addr_424 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 424

]]></Node>
<StgValue><ssdm name="buffer_addr_424"/></StgValue>
</operation>

<operation id="1853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:429  %buffer_addr_425 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 425

]]></Node>
<StgValue><ssdm name="buffer_addr_425"/></StgValue>
</operation>

<operation id="1854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:430  %buffer_addr_426 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 426

]]></Node>
<StgValue><ssdm name="buffer_addr_426"/></StgValue>
</operation>

<operation id="1855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:431  %buffer_addr_427 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 427

]]></Node>
<StgValue><ssdm name="buffer_addr_427"/></StgValue>
</operation>

<operation id="1856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:432  %buffer_addr_428 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 428

]]></Node>
<StgValue><ssdm name="buffer_addr_428"/></StgValue>
</operation>

<operation id="1857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:433  %buffer_addr_429 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 429

]]></Node>
<StgValue><ssdm name="buffer_addr_429"/></StgValue>
</operation>

<operation id="1858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:434  %buffer_addr_430 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 430

]]></Node>
<StgValue><ssdm name="buffer_addr_430"/></StgValue>
</operation>

<operation id="1859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:435  %buffer_addr_431 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 431

]]></Node>
<StgValue><ssdm name="buffer_addr_431"/></StgValue>
</operation>

<operation id="1860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:436  %buffer_addr_432 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 432

]]></Node>
<StgValue><ssdm name="buffer_addr_432"/></StgValue>
</operation>

<operation id="1861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:437  %buffer_addr_433 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 433

]]></Node>
<StgValue><ssdm name="buffer_addr_433"/></StgValue>
</operation>

<operation id="1862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:438  %buffer_addr_434 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 434

]]></Node>
<StgValue><ssdm name="buffer_addr_434"/></StgValue>
</operation>

<operation id="1863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:439  %buffer_addr_435 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 435

]]></Node>
<StgValue><ssdm name="buffer_addr_435"/></StgValue>
</operation>

<operation id="1864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:440  %buffer_addr_436 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 436

]]></Node>
<StgValue><ssdm name="buffer_addr_436"/></StgValue>
</operation>

<operation id="1865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:441  %buffer_addr_437 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 437

]]></Node>
<StgValue><ssdm name="buffer_addr_437"/></StgValue>
</operation>

<operation id="1866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:442  %buffer_addr_438 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 438

]]></Node>
<StgValue><ssdm name="buffer_addr_438"/></StgValue>
</operation>

<operation id="1867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:443  %buffer_addr_439 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 439

]]></Node>
<StgValue><ssdm name="buffer_addr_439"/></StgValue>
</operation>

<operation id="1868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:444  %buffer_addr_440 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 440

]]></Node>
<StgValue><ssdm name="buffer_addr_440"/></StgValue>
</operation>

<operation id="1869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:445  %buffer_addr_441 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 441

]]></Node>
<StgValue><ssdm name="buffer_addr_441"/></StgValue>
</operation>

<operation id="1870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:446  %buffer_addr_442 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 442

]]></Node>
<StgValue><ssdm name="buffer_addr_442"/></StgValue>
</operation>

<operation id="1871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:447  %buffer_addr_443 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 443

]]></Node>
<StgValue><ssdm name="buffer_addr_443"/></StgValue>
</operation>

<operation id="1872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:448  %buffer_addr_444 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 444

]]></Node>
<StgValue><ssdm name="buffer_addr_444"/></StgValue>
</operation>

<operation id="1873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:449  %buffer_addr_445 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 445

]]></Node>
<StgValue><ssdm name="buffer_addr_445"/></StgValue>
</operation>

<operation id="1874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:450  %buffer_addr_446 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 446

]]></Node>
<StgValue><ssdm name="buffer_addr_446"/></StgValue>
</operation>

<operation id="1875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:451  %buffer_addr_447 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 447

]]></Node>
<StgValue><ssdm name="buffer_addr_447"/></StgValue>
</operation>

<operation id="1876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:452  %buffer_addr_448 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 448

]]></Node>
<StgValue><ssdm name="buffer_addr_448"/></StgValue>
</operation>

<operation id="1877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:453  %buffer_addr_449 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 449

]]></Node>
<StgValue><ssdm name="buffer_addr_449"/></StgValue>
</operation>

<operation id="1878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:454  %buffer_addr_450 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 450

]]></Node>
<StgValue><ssdm name="buffer_addr_450"/></StgValue>
</operation>

<operation id="1879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:455  %buffer_addr_451 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 451

]]></Node>
<StgValue><ssdm name="buffer_addr_451"/></StgValue>
</operation>

<operation id="1880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:456  %buffer_addr_452 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 452

]]></Node>
<StgValue><ssdm name="buffer_addr_452"/></StgValue>
</operation>

<operation id="1881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:457  %buffer_addr_453 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 453

]]></Node>
<StgValue><ssdm name="buffer_addr_453"/></StgValue>
</operation>

<operation id="1882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:458  %buffer_addr_454 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 454

]]></Node>
<StgValue><ssdm name="buffer_addr_454"/></StgValue>
</operation>

<operation id="1883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:459  %buffer_addr_455 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 455

]]></Node>
<StgValue><ssdm name="buffer_addr_455"/></StgValue>
</operation>

<operation id="1884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:460  %buffer_addr_456 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 456

]]></Node>
<StgValue><ssdm name="buffer_addr_456"/></StgValue>
</operation>

<operation id="1885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:461  %buffer_addr_457 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 457

]]></Node>
<StgValue><ssdm name="buffer_addr_457"/></StgValue>
</operation>

<operation id="1886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:462  %buffer_addr_458 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 458

]]></Node>
<StgValue><ssdm name="buffer_addr_458"/></StgValue>
</operation>

<operation id="1887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:463  %buffer_addr_459 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 459

]]></Node>
<StgValue><ssdm name="buffer_addr_459"/></StgValue>
</operation>

<operation id="1888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:464  %buffer_addr_460 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 460

]]></Node>
<StgValue><ssdm name="buffer_addr_460"/></StgValue>
</operation>

<operation id="1889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:465  %buffer_addr_461 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 461

]]></Node>
<StgValue><ssdm name="buffer_addr_461"/></StgValue>
</operation>

<operation id="1890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:466  %buffer_addr_462 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 462

]]></Node>
<StgValue><ssdm name="buffer_addr_462"/></StgValue>
</operation>

<operation id="1891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:467  %buffer_addr_463 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 463

]]></Node>
<StgValue><ssdm name="buffer_addr_463"/></StgValue>
</operation>

<operation id="1892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:468  %buffer_addr_464 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 464

]]></Node>
<StgValue><ssdm name="buffer_addr_464"/></StgValue>
</operation>

<operation id="1893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:469  %buffer_addr_465 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 465

]]></Node>
<StgValue><ssdm name="buffer_addr_465"/></StgValue>
</operation>

<operation id="1894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:470  %buffer_addr_466 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 466

]]></Node>
<StgValue><ssdm name="buffer_addr_466"/></StgValue>
</operation>

<operation id="1895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:471  %buffer_addr_467 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 467

]]></Node>
<StgValue><ssdm name="buffer_addr_467"/></StgValue>
</operation>

<operation id="1896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:472  %buffer_addr_468 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 468

]]></Node>
<StgValue><ssdm name="buffer_addr_468"/></StgValue>
</operation>

<operation id="1897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:473  %buffer_addr_469 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 469

]]></Node>
<StgValue><ssdm name="buffer_addr_469"/></StgValue>
</operation>

<operation id="1898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:474  %buffer_addr_470 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 470

]]></Node>
<StgValue><ssdm name="buffer_addr_470"/></StgValue>
</operation>

<operation id="1899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:475  %buffer_addr_471 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 471

]]></Node>
<StgValue><ssdm name="buffer_addr_471"/></StgValue>
</operation>

<operation id="1900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:476  %buffer_addr_472 = getelementptr inbounds [474 x i8]* %buffer, i32 0, i32 472

]]></Node>
<StgValue><ssdm name="buffer_addr_472"/></StgValue>
</operation>

<operation id="1901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:477  %Input_addr_3 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="Input_addr_3"/></StgValue>
</operation>

<operation id="1902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
:478  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1903" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %Y = phi i9 [ 0, %0 ], [ %Y_1, %._crit_edge.472 ]

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>

<operation id="1904" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %win_new = phi i8 [ 0, %0 ], [ %Input_load_476, %._crit_edge.472 ]

]]></Node>
<StgValue><ssdm name="win_new"/></StgValue>
</operation>

<operation id="1905" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %._crit_edge.472 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="1906" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %exitcond1 = icmp eq i9 %Y, -248

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="1907" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %Y_1 = add i9 %Y, 1

]]></Node>
<StgValue><ssdm name="Y_1"/></StgValue>
</operation>

<operation id="1908" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %476, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1909" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1910" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:3  %tmp = icmp ne i9 %Y, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1911" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:4  %next_mul = add i17 %phi_mul, 474

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="1912" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:5  %tmp_1_cast1 = zext i17 %phi_mul to i18

]]></Node>
<StgValue><ssdm name="tmp_1_cast1"/></StgValue>
</operation>

<operation id="1913" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:6  %tmp_1_cast5 = zext i17 %phi_mul to i32

]]></Node>
<StgValue><ssdm name="tmp_1_cast5"/></StgValue>
</operation>

<operation id="1914" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %Input_addr = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %tmp_1_cast5

]]></Node>
<StgValue><ssdm name="Input_addr"/></StgValue>
</operation>

<operation id="1915" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="19">
<![CDATA[
_ifconv:8  %Input_load = load i8* %Input_addr, align 1

]]></Node>
<StgValue><ssdm name="Input_load"/></StgValue>
</operation>

<operation id="1916" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:9  %sum4 = add i18 %tmp_1_cast1, -474

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="1917" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="18">
<![CDATA[
_ifconv:10  %sum4_cast = sext i18 %sum4 to i32

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="1918" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %Input_addr_1 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum4_cast

]]></Node>
<StgValue><ssdm name="Input_addr_1"/></StgValue>
</operation>

<operation id="1919" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225240">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="19">
<![CDATA[
_ifconv:12  %Input_load_1 = load i8* %Input_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Input_load_1"/></StgValue>
</operation>

<operation id="1920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225239">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9026" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1921" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="19">
<![CDATA[
_ifconv:8  %Input_load = load i8* %Input_addr, align 1

]]></Node>
<StgValue><ssdm name="Input_load"/></StgValue>
</operation>

<operation id="1922" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225242">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="19">
<![CDATA[
_ifconv:12  %Input_load_1 = load i8* %Input_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Input_load_1"/></StgValue>
</operation>

<operation id="1923" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:13  %win_new_4 = select i1 %tmp, i8 %Input_load, i8 %win_new

]]></Node>
<StgValue><ssdm name="win_new_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 264, i64 264, i64 264) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1925" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1926" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:14  %Average_2 = select i1 %tmp, i8 %Input_load_1, i8 0

]]></Node>
<StgValue><ssdm name="Average_2"/></StgValue>
</operation>

<operation id="1927" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:15  %Diff = sub i8 %win_new_4, %Average_2

]]></Node>
<StgValue><ssdm name="Diff"/></StgValue>
</operation>

<operation id="1928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %Output_addr = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %tmp_1_cast5

]]></Node>
<StgValue><ssdm name="Output_addr"/></StgValue>
</operation>

<operation id="1929" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
_ifconv:17  store i8 %Diff, i8* %Output_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:18  br i1 %tmp, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1931" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225244">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="19">
<![CDATA[
:0  %Input_load_3 = load i8* %Input_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Input_load_3"/></StgValue>
</operation>

<operation id="1932" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="9">
<![CDATA[
:4  %buffer_load = load i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1933" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="19">
<![CDATA[
:0  %Input_load_3 = load i8* %Input_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Input_load_3"/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %sum_s = or i17 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="1936" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="17">
<![CDATA[
:1  %sum_cast = zext i17 %sum_s to i32

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="1937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %Input_addr_2 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_cast

]]></Node>
<StgValue><ssdm name="Input_addr_2"/></StgValue>
</operation>

<operation id="1938" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="19">
<![CDATA[
:3  %Input_load_2 = load i8* %Input_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Input_load_2"/></StgValue>
</operation>

<operation id="1939" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="9">
<![CDATA[
:4  %buffer_load = load i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1940" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="19">
<![CDATA[
:3  %Input_load_2 = load i8* %Input_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Input_load_2"/></StgValue>
</operation>

<operation id="1941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_5_1_cast = zext i8 %buffer_load to i9

]]></Node>
<StgValue><ssdm name="tmp_5_1_cast"/></StgValue>
</operation>

<operation id="1942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_6_1_cast = zext i8 %win_new_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_1_cast"/></StgValue>
</operation>

<operation id="1943" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_7_1 = add i9 %tmp_5_1_cast, %tmp_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="1944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %Average_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_1, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_cast"/></StgValue>
</operation>

<operation id="1945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.1:2  store i8 %win_new_4, i8* %buffer_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1947" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.1:8  %sum_2 = add i17 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.1:9  %sum_2_cast = zext i17 %sum_2 to i32

]]></Node>
<StgValue><ssdm name="sum_2_cast"/></StgValue>
</operation>

<operation id="1949" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1:10  %Input_addr_4 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_2_cast

]]></Node>
<StgValue><ssdm name="Input_addr_4"/></StgValue>
</operation>

<operation id="1950" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.1:11  %Input_load_4 = load i8* %Input_addr_4, align 1

]]></Node>
<StgValue><ssdm name="Input_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.1:0  %win_new_4_1 = phi i8 [ %Input_load_2, %2 ], [ %Input_load_3, %3 ]

]]></Node>
<StgValue><ssdm name="win_new_4_1"/></StgValue>
</operation>

<operation id="1952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.1:1  %Average_2_1 = phi i8 [ %Average_cast, %2 ], [ %Input_load, %3 ]

]]></Node>
<StgValue><ssdm name="Average_2_1"/></StgValue>
</operation>

<operation id="1953" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1:3  %Diff_1 = sub i8 %win_new_4_1, %Average_2_1

]]></Node>
<StgValue><ssdm name="Diff_1"/></StgValue>
</operation>

<operation id="1954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.1:4  %sum11_s = or i17 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="sum11_s"/></StgValue>
</operation>

<operation id="1955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.1:5  %sum11_cast = zext i17 %sum11_s to i32

]]></Node>
<StgValue><ssdm name="sum11_cast"/></StgValue>
</operation>

<operation id="1956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1:6  %Output_addr_1 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum11_cast

]]></Node>
<StgValue><ssdm name="Output_addr_1"/></StgValue>
</operation>

<operation id="1957" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.1:7  store i8 %Diff_1, i8* %Output_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.1:11  %Input_load_4 = load i8* %Input_addr_4, align 1

]]></Node>
<StgValue><ssdm name="Input_load_4"/></StgValue>
</operation>

<operation id="1959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:12  br i1 %tmp, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225251">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %Input_addr_5 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum11_cast

]]></Node>
<StgValue><ssdm name="Input_addr_5"/></StgValue>
</operation>

<operation id="1961" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225251">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="19">
<![CDATA[
:1  %Input_load_5 = load i8* %Input_addr_5, align 1

]]></Node>
<StgValue><ssdm name="Input_load_5"/></StgValue>
</operation>

<operation id="1962" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225252">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_1 = load i8* %buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1963" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="19">
<![CDATA[
:1  %Input_load_5 = load i8* %Input_addr_5, align 1

]]></Node>
<StgValue><ssdm name="Input_load_5"/></StgValue>
</operation>

<operation id="1964" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1965" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_1 = load i8* %buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="1966" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_2_cast = zext i8 %buffer_load_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_2_cast"/></StgValue>
</operation>

<operation id="1967" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_2_cast = zext i8 %win_new_4_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_2_cast"/></StgValue>
</operation>

<operation id="1968" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_2 = add i9 %tmp_5_2_cast, %tmp_6_2_cast

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="1969" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_1_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_2, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_1_cast"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1970" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225255">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1971" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.2:1  store i8 %win_new_4_1, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1972" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.2:5  %sum_3 = add i17 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1973" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.2:6  %sum_3_cast = zext i17 %sum_3 to i32

]]></Node>
<StgValue><ssdm name="sum_3_cast"/></StgValue>
</operation>

<operation id="1974" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2:7  %Input_addr_6 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_3_cast

]]></Node>
<StgValue><ssdm name="Input_addr_6"/></StgValue>
</operation>

<operation id="1975" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.2:8  %Input_load_6 = load i8* %Input_addr_6, align 1

]]></Node>
<StgValue><ssdm name="Input_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1976" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.2:0  %Average_2_2 = phi i8 [ %Average_1_cast, %4 ], [ %Input_load_5, %5 ]

]]></Node>
<StgValue><ssdm name="Average_2_2"/></StgValue>
</operation>

<operation id="1977" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2:2  %Diff_2 = sub i8 %Input_load_4, %Average_2_2

]]></Node>
<StgValue><ssdm name="Diff_2"/></StgValue>
</operation>

<operation id="1978" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2:3  %Output_addr_2 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_2_cast

]]></Node>
<StgValue><ssdm name="Output_addr_2"/></StgValue>
</operation>

<operation id="1979" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.2:4  store i8 %Diff_2, i8* %Output_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.2:8  %Input_load_6 = load i8* %Input_addr_6, align 1

]]></Node>
<StgValue><ssdm name="Input_load_6"/></StgValue>
</operation>

<operation id="1981" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:9  br i1 %tmp, label %6, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225258">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_2 = load i8* %buffer_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1983" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_2 = load i8* %buffer_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1984" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_3_cast = zext i8 %buffer_load_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_3_cast"/></StgValue>
</operation>

<operation id="1985" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_3_cast = zext i8 %Input_load_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_3_cast"/></StgValue>
</operation>

<operation id="1986" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_3 = add i9 %tmp_5_3_cast, %tmp_6_3_cast

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="1987" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_3_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_3, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_3_cast"/></StgValue>
</operation>

<operation id="1988" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.3:1  store i8 %Input_load_4, i8* %buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.3:5  %sum_4 = add i17 %phi_mul, 4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1991" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.3:6  %sum_4_cast = zext i17 %sum_4 to i32

]]></Node>
<StgValue><ssdm name="sum_4_cast"/></StgValue>
</operation>

<operation id="1992" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3:7  %Input_addr_7 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_4_cast

]]></Node>
<StgValue><ssdm name="Input_addr_7"/></StgValue>
</operation>

<operation id="1993" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.3:8  %Input_load_7 = load i8* %Input_addr_7, align 1

]]></Node>
<StgValue><ssdm name="Input_load_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1994" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.3:0  %Average_2_3 = phi i8 [ %Average_3_cast, %6 ], [ %Input_load_4, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="Average_2_3"/></StgValue>
</operation>

<operation id="1995" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3:2  %Diff_3 = sub i8 %Input_load_6, %Average_2_3

]]></Node>
<StgValue><ssdm name="Diff_3"/></StgValue>
</operation>

<operation id="1996" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3:3  %Output_addr_3 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_3_cast

]]></Node>
<StgValue><ssdm name="Output_addr_3"/></StgValue>
</operation>

<operation id="1997" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.3:4  store i8 %Diff_3, i8* %Output_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.3:8  %Input_load_7 = load i8* %Input_addr_7, align 1

]]></Node>
<StgValue><ssdm name="Input_load_7"/></StgValue>
</operation>

<operation id="1999" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:9  br i1 %tmp, label %7, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2000" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225263">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_3 = load i8* %buffer_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2001" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_3 = load i8* %buffer_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2002" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_4_cast = zext i8 %buffer_load_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_4_cast"/></StgValue>
</operation>

<operation id="2003" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_4_cast = zext i8 %Input_load_6 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_4_cast"/></StgValue>
</operation>

<operation id="2004" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_4 = add i9 %tmp_5_4_cast, %tmp_6_4_cast

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="2005" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_4_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_4, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_4_cast"/></StgValue>
</operation>

<operation id="2006" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2007" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.4:1  store i8 %Input_load_6, i8* %buffer_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2008" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.4:5  %sum_5 = add i17 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="2009" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.4:6  %sum_5_cast = zext i17 %sum_5 to i32

]]></Node>
<StgValue><ssdm name="sum_5_cast"/></StgValue>
</operation>

<operation id="2010" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4:7  %Input_addr_8 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_5_cast

]]></Node>
<StgValue><ssdm name="Input_addr_8"/></StgValue>
</operation>

<operation id="2011" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.4:8  %Input_load_8 = load i8* %Input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="Input_load_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2012" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.4:0  %Average_2_4 = phi i8 [ %Average_4_cast, %7 ], [ %Input_load_6, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="Average_2_4"/></StgValue>
</operation>

<operation id="2013" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4:2  %Diff_4 = sub i8 %Input_load_7, %Average_2_4

]]></Node>
<StgValue><ssdm name="Diff_4"/></StgValue>
</operation>

<operation id="2014" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4:3  %Output_addr_4 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_4_cast

]]></Node>
<StgValue><ssdm name="Output_addr_4"/></StgValue>
</operation>

<operation id="2015" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.4:4  store i8 %Diff_4, i8* %Output_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2016" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.4:8  %Input_load_8 = load i8* %Input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="Input_load_8"/></StgValue>
</operation>

<operation id="2017" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:9  br i1 %tmp, label %8, label %._crit_edge.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225268">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_4 = load i8* %buffer_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2019" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_4 = load i8* %buffer_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2020" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_5_cast = zext i8 %buffer_load_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_5_cast"/></StgValue>
</operation>

<operation id="2021" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_5_cast = zext i8 %Input_load_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_5_cast"/></StgValue>
</operation>

<operation id="2022" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_5 = add i9 %tmp_5_5_cast, %tmp_6_5_cast

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="2023" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_5_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_5, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_5_cast"/></StgValue>
</operation>

<operation id="2024" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2025" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.5:1  store i8 %Input_load_7, i8* %buffer_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.5:5  %sum_6 = add i17 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="2027" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.5:6  %sum_6_cast = zext i17 %sum_6 to i32

]]></Node>
<StgValue><ssdm name="sum_6_cast"/></StgValue>
</operation>

<operation id="2028" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5:7  %Input_addr_9 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_6_cast

]]></Node>
<StgValue><ssdm name="Input_addr_9"/></StgValue>
</operation>

<operation id="2029" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.5:8  %Input_load_9 = load i8* %Input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Input_load_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2030" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.5:0  %Average_2_5 = phi i8 [ %Average_5_cast, %8 ], [ %Input_load_7, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="Average_2_5"/></StgValue>
</operation>

<operation id="2031" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5:2  %Diff_5 = sub i8 %Input_load_8, %Average_2_5

]]></Node>
<StgValue><ssdm name="Diff_5"/></StgValue>
</operation>

<operation id="2032" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5:3  %Output_addr_5 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_5_cast

]]></Node>
<StgValue><ssdm name="Output_addr_5"/></StgValue>
</operation>

<operation id="2033" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.5:4  store i8 %Diff_5, i8* %Output_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.5:8  %Input_load_9 = load i8* %Input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Input_load_9"/></StgValue>
</operation>

<operation id="2035" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:9  br i1 %tmp, label %9, label %._crit_edge.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2036" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225273">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_5 = load i8* %buffer_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2037" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_5 = load i8* %buffer_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2038" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_6_cast = zext i8 %buffer_load_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_6_cast"/></StgValue>
</operation>

<operation id="2039" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_6_cast = zext i8 %Input_load_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_6_cast"/></StgValue>
</operation>

<operation id="2040" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_6 = add i9 %tmp_5_6_cast, %tmp_6_6_cast

]]></Node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="2041" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_6_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_6, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_6_cast"/></StgValue>
</operation>

<operation id="2042" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2043" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.6:1  store i8 %Input_load_8, i8* %buffer_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2044" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.6:5  %sum_7 = add i17 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="2045" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.6:6  %sum_7_cast = zext i17 %sum_7 to i32

]]></Node>
<StgValue><ssdm name="sum_7_cast"/></StgValue>
</operation>

<operation id="2046" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6:7  %Input_addr_10 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_7_cast

]]></Node>
<StgValue><ssdm name="Input_addr_10"/></StgValue>
</operation>

<operation id="2047" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.6:8  %Input_load_10 = load i8* %Input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="Input_load_10"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2048" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.6:0  %Average_2_6 = phi i8 [ %Average_6_cast, %9 ], [ %Input_load_8, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="Average_2_6"/></StgValue>
</operation>

<operation id="2049" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6:2  %Diff_6 = sub i8 %Input_load_9, %Average_2_6

]]></Node>
<StgValue><ssdm name="Diff_6"/></StgValue>
</operation>

<operation id="2050" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6:3  %Output_addr_6 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_6_cast

]]></Node>
<StgValue><ssdm name="Output_addr_6"/></StgValue>
</operation>

<operation id="2051" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.6:4  store i8 %Diff_6, i8* %Output_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2052" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.6:8  %Input_load_10 = load i8* %Input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="Input_load_10"/></StgValue>
</operation>

<operation id="2053" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:9  br i1 %tmp, label %10, label %._crit_edge.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225278">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_6 = load i8* %buffer_addr_7, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2055" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_6 = load i8* %buffer_addr_7, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2056" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_7_cast = zext i8 %buffer_load_6 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_7_cast"/></StgValue>
</operation>

<operation id="2057" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_7_cast = zext i8 %Input_load_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_7_cast"/></StgValue>
</operation>

<operation id="2058" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_7 = add i9 %tmp_5_7_cast, %tmp_6_7_cast

]]></Node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="2059" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_7_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_7, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_7_cast"/></StgValue>
</operation>

<operation id="2060" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.7:1  store i8 %Input_load_9, i8* %buffer_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.7:5  %sum_8 = add i17 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="2063" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.7:6  %sum_8_cast = zext i17 %sum_8 to i32

]]></Node>
<StgValue><ssdm name="sum_8_cast"/></StgValue>
</operation>

<operation id="2064" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7:7  %Input_addr_11 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_8_cast

]]></Node>
<StgValue><ssdm name="Input_addr_11"/></StgValue>
</operation>

<operation id="2065" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.7:8  %Input_load_11 = load i8* %Input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Input_load_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2066" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.7:0  %Average_2_7 = phi i8 [ %Average_7_cast, %10 ], [ %Input_load_9, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="Average_2_7"/></StgValue>
</operation>

<operation id="2067" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7:2  %Diff_7 = sub i8 %Input_load_10, %Average_2_7

]]></Node>
<StgValue><ssdm name="Diff_7"/></StgValue>
</operation>

<operation id="2068" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7:3  %Output_addr_7 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_7_cast

]]></Node>
<StgValue><ssdm name="Output_addr_7"/></StgValue>
</operation>

<operation id="2069" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.7:4  store i8 %Diff_7, i8* %Output_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.7:8  %Input_load_11 = load i8* %Input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Input_load_11"/></StgValue>
</operation>

<operation id="2071" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7:9  br i1 %tmp, label %11, label %._crit_edge.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2072" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225283">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_7 = load i8* %buffer_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2073" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_7 = load i8* %buffer_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2074" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_8_cast = zext i8 %buffer_load_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_8_cast"/></StgValue>
</operation>

<operation id="2075" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_8_cast = zext i8 %Input_load_10 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_8_cast"/></StgValue>
</operation>

<operation id="2076" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_8 = add i9 %tmp_5_8_cast, %tmp_6_8_cast

]]></Node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="2077" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_8_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_8, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_8_cast"/></StgValue>
</operation>

<operation id="2078" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.8:1  store i8 %Input_load_10, i8* %buffer_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2080" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.8:5  %sum_9 = add i17 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="2081" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.8:6  %sum_9_cast = zext i17 %sum_9 to i32

]]></Node>
<StgValue><ssdm name="sum_9_cast"/></StgValue>
</operation>

<operation id="2082" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8:7  %Input_addr_12 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_9_cast

]]></Node>
<StgValue><ssdm name="Input_addr_12"/></StgValue>
</operation>

<operation id="2083" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.8:8  %Input_load_12 = load i8* %Input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="Input_load_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2084" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.8:0  %Average_2_8 = phi i8 [ %Average_8_cast, %11 ], [ %Input_load_10, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="Average_2_8"/></StgValue>
</operation>

<operation id="2085" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8:2  %Diff_8 = sub i8 %Input_load_11, %Average_2_8

]]></Node>
<StgValue><ssdm name="Diff_8"/></StgValue>
</operation>

<operation id="2086" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8:3  %Output_addr_8 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_8_cast

]]></Node>
<StgValue><ssdm name="Output_addr_8"/></StgValue>
</operation>

<operation id="2087" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.8:4  store i8 %Diff_8, i8* %Output_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2088" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.8:8  %Input_load_12 = load i8* %Input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="Input_load_12"/></StgValue>
</operation>

<operation id="2089" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.8:9  br i1 %tmp, label %12, label %._crit_edge.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2090" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225288">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_8 = load i8* %buffer_addr_9, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2091" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_8 = load i8* %buffer_addr_9, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_8"/></StgValue>
</operation>

<operation id="2092" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_9_cast = zext i8 %buffer_load_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_9_cast"/></StgValue>
</operation>

<operation id="2093" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_9_cast = zext i8 %Input_load_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_9_cast"/></StgValue>
</operation>

<operation id="2094" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_9 = add i9 %tmp_5_9_cast, %tmp_6_9_cast

]]></Node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="2095" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_9_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_9, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_9_cast"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2096" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2097" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.9:1  store i8 %Input_load_11, i8* %buffer_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2098" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.9:5  %sum_1 = add i17 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="2099" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.9:6  %sum_1_cast = zext i17 %sum_1 to i32

]]></Node>
<StgValue><ssdm name="sum_1_cast"/></StgValue>
</operation>

<operation id="2100" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9:7  %Input_addr_13 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_1_cast

]]></Node>
<StgValue><ssdm name="Input_addr_13"/></StgValue>
</operation>

<operation id="2101" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.9:8  %Input_load_13 = load i8* %Input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Input_load_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2102" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.9:0  %Average_2_9 = phi i8 [ %Average_9_cast, %12 ], [ %Input_load_11, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="Average_2_9"/></StgValue>
</operation>

<operation id="2103" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9:2  %Diff_9 = sub i8 %Input_load_12, %Average_2_9

]]></Node>
<StgValue><ssdm name="Diff_9"/></StgValue>
</operation>

<operation id="2104" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9:3  %Output_addr_9 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_9_cast

]]></Node>
<StgValue><ssdm name="Output_addr_9"/></StgValue>
</operation>

<operation id="2105" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.9:4  store i8 %Diff_9, i8* %Output_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.9:8  %Input_load_13 = load i8* %Input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Input_load_13"/></StgValue>
</operation>

<operation id="2107" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.9:9  br i1 %tmp, label %13, label %._crit_edge.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225293">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_9 = load i8* %buffer_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2109" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_9 = load i8* %buffer_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2110" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_cast = zext i8 %buffer_load_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="2111" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_cast = zext i8 %Input_load_12 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="2112" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_s = add i9 %tmp_5_cast, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="2113" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_10_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_s, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_10_cast"/></StgValue>
</operation>

<operation id="2114" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.10:1  store i8 %Input_load_12, i8* %buffer_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.10:5  %sum_10 = add i17 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="2117" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.10:6  %sum_10_cast = zext i17 %sum_10 to i32

]]></Node>
<StgValue><ssdm name="sum_10_cast"/></StgValue>
</operation>

<operation id="2118" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10:7  %Input_addr_14 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_10_cast

]]></Node>
<StgValue><ssdm name="Input_addr_14"/></StgValue>
</operation>

<operation id="2119" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.10:8  %Input_load_14 = load i8* %Input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Input_load_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2120" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.10:0  %Average_2_s = phi i8 [ %Average_10_cast, %13 ], [ %Input_load_12, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="Average_2_s"/></StgValue>
</operation>

<operation id="2121" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10:2  %Diff_s = sub i8 %Input_load_13, %Average_2_s

]]></Node>
<StgValue><ssdm name="Diff_s"/></StgValue>
</operation>

<operation id="2122" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10:3  %Output_addr_10 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_1_cast

]]></Node>
<StgValue><ssdm name="Output_addr_10"/></StgValue>
</operation>

<operation id="2123" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.10:4  store i8 %Diff_s, i8* %Output_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2124" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.10:8  %Input_load_14 = load i8* %Input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Input_load_14"/></StgValue>
</operation>

<operation id="2125" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.10:9  br i1 %tmp, label %14, label %._crit_edge.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225298">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_10 = load i8* %buffer_addr_11, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_10"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2127" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_10 = load i8* %buffer_addr_11, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2128" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_10_cast = zext i8 %buffer_load_10 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_10_cast"/></StgValue>
</operation>

<operation id="2129" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_10_cast = zext i8 %Input_load_13 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_10_cast"/></StgValue>
</operation>

<operation id="2130" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_10 = add i9 %tmp_5_10_cast, %tmp_6_10_cast

]]></Node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="2131" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_11_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_10, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_11_cast"/></StgValue>
</operation>

<operation id="2132" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.11:1  store i8 %Input_load_13, i8* %buffer_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.11:5  %sum_11 = add i17 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="2135" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.11:6  %sum_11_cast = zext i17 %sum_11 to i32

]]></Node>
<StgValue><ssdm name="sum_11_cast"/></StgValue>
</operation>

<operation id="2136" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11:7  %Input_addr_15 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_11_cast

]]></Node>
<StgValue><ssdm name="Input_addr_15"/></StgValue>
</operation>

<operation id="2137" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.11:8  %Input_load_15 = load i8* %Input_addr_15, align 1

]]></Node>
<StgValue><ssdm name="Input_load_15"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2138" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.11:0  %Average_2_10 = phi i8 [ %Average_11_cast, %14 ], [ %Input_load_13, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="Average_2_10"/></StgValue>
</operation>

<operation id="2139" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11:2  %Diff_10 = sub i8 %Input_load_14, %Average_2_10

]]></Node>
<StgValue><ssdm name="Diff_10"/></StgValue>
</operation>

<operation id="2140" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11:3  %Output_addr_11 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_10_cast

]]></Node>
<StgValue><ssdm name="Output_addr_11"/></StgValue>
</operation>

<operation id="2141" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.11:4  store i8 %Diff_10, i8* %Output_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2142" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.11:8  %Input_load_15 = load i8* %Input_addr_15, align 1

]]></Node>
<StgValue><ssdm name="Input_load_15"/></StgValue>
</operation>

<operation id="2143" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.11:9  br i1 %tmp, label %15, label %._crit_edge.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2144" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225303">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_11 = load i8* %buffer_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2145" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_11 = load i8* %buffer_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_11"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2146" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_11_cast = zext i8 %buffer_load_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_11_cast"/></StgValue>
</operation>

<operation id="2147" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_11_cast = zext i8 %Input_load_14 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_11_cast"/></StgValue>
</operation>

<operation id="2148" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_11 = add i9 %tmp_5_11_cast, %tmp_6_11_cast

]]></Node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="2149" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_12_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_11, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_12_cast"/></StgValue>
</operation>

<operation id="2150" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.12:1  store i8 %Input_load_14, i8* %buffer_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.12:5  %sum_12 = add i17 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="2153" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.12:6  %sum_12_cast = zext i17 %sum_12 to i32

]]></Node>
<StgValue><ssdm name="sum_12_cast"/></StgValue>
</operation>

<operation id="2154" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12:7  %Input_addr_16 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_12_cast

]]></Node>
<StgValue><ssdm name="Input_addr_16"/></StgValue>
</operation>

<operation id="2155" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.12:8  %Input_load_16 = load i8* %Input_addr_16, align 1

]]></Node>
<StgValue><ssdm name="Input_load_16"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2156" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.12:0  %Average_2_11 = phi i8 [ %Average_12_cast, %15 ], [ %Input_load_14, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="Average_2_11"/></StgValue>
</operation>

<operation id="2157" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12:2  %Diff_11 = sub i8 %Input_load_15, %Average_2_11

]]></Node>
<StgValue><ssdm name="Diff_11"/></StgValue>
</operation>

<operation id="2158" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12:3  %Output_addr_12 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_11_cast

]]></Node>
<StgValue><ssdm name="Output_addr_12"/></StgValue>
</operation>

<operation id="2159" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.12:4  store i8 %Diff_11, i8* %Output_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.12:8  %Input_load_16 = load i8* %Input_addr_16, align 1

]]></Node>
<StgValue><ssdm name="Input_load_16"/></StgValue>
</operation>

<operation id="2161" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.12:9  br i1 %tmp, label %16, label %._crit_edge.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2162" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225308">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_12 = load i8* %buffer_addr_13, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_12"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2163" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_12 = load i8* %buffer_addr_13, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_12"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2164" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_12_cast = zext i8 %buffer_load_12 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_12_cast"/></StgValue>
</operation>

<operation id="2165" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_12_cast = zext i8 %Input_load_15 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_12_cast"/></StgValue>
</operation>

<operation id="2166" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_12 = add i9 %tmp_5_12_cast, %tmp_6_12_cast

]]></Node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="2167" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_13_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_12, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_13_cast"/></StgValue>
</operation>

<operation id="2168" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2169" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.13:1  store i8 %Input_load_15, i8* %buffer_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2170" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.13:5  %sum_13 = add i17 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="2171" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.13:6  %sum_13_cast = zext i17 %sum_13 to i32

]]></Node>
<StgValue><ssdm name="sum_13_cast"/></StgValue>
</operation>

<operation id="2172" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.13:7  %Input_addr_17 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_13_cast

]]></Node>
<StgValue><ssdm name="Input_addr_17"/></StgValue>
</operation>

<operation id="2173" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.13:8  %Input_load_17 = load i8* %Input_addr_17, align 1

]]></Node>
<StgValue><ssdm name="Input_load_17"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2174" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.13:0  %Average_2_12 = phi i8 [ %Average_13_cast, %16 ], [ %Input_load_15, %._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="Average_2_12"/></StgValue>
</operation>

<operation id="2175" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.13:2  %Diff_12 = sub i8 %Input_load_16, %Average_2_12

]]></Node>
<StgValue><ssdm name="Diff_12"/></StgValue>
</operation>

<operation id="2176" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.13:3  %Output_addr_13 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_12_cast

]]></Node>
<StgValue><ssdm name="Output_addr_13"/></StgValue>
</operation>

<operation id="2177" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.13:4  store i8 %Diff_12, i8* %Output_addr_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2178" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.13:8  %Input_load_17 = load i8* %Input_addr_17, align 1

]]></Node>
<StgValue><ssdm name="Input_load_17"/></StgValue>
</operation>

<operation id="2179" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.13:9  br i1 %tmp, label %17, label %._crit_edge.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2180" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225313">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_13 = load i8* %buffer_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_13"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2181" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_13 = load i8* %buffer_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_13"/></StgValue>
</operation>

<operation id="2182" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_13_cast = zext i8 %buffer_load_13 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_13_cast"/></StgValue>
</operation>

<operation id="2183" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_13_cast = zext i8 %Input_load_16 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_13_cast"/></StgValue>
</operation>

<operation id="2184" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_13 = add i9 %tmp_5_13_cast, %tmp_6_13_cast

]]></Node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="2185" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_14_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_13, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_14_cast"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2186" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225315">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.14:1  store i8 %Input_load_16, i8* %buffer_addr_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2188" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.14:5  %sum_14 = add i17 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="2189" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.14:6  %sum_14_cast = zext i17 %sum_14 to i32

]]></Node>
<StgValue><ssdm name="sum_14_cast"/></StgValue>
</operation>

<operation id="2190" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.14:7  %Input_addr_18 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_14_cast

]]></Node>
<StgValue><ssdm name="Input_addr_18"/></StgValue>
</operation>

<operation id="2191" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.14:8  %Input_load_18 = load i8* %Input_addr_18, align 1

]]></Node>
<StgValue><ssdm name="Input_load_18"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2192" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.14:0  %Average_2_13 = phi i8 [ %Average_14_cast, %17 ], [ %Input_load_16, %._crit_edge.13 ]

]]></Node>
<StgValue><ssdm name="Average_2_13"/></StgValue>
</operation>

<operation id="2193" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.14:2  %Diff_13 = sub i8 %Input_load_17, %Average_2_13

]]></Node>
<StgValue><ssdm name="Diff_13"/></StgValue>
</operation>

<operation id="2194" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.14:3  %Output_addr_14 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_13_cast

]]></Node>
<StgValue><ssdm name="Output_addr_14"/></StgValue>
</operation>

<operation id="2195" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.14:4  store i8 %Diff_13, i8* %Output_addr_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2196" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.14:8  %Input_load_18 = load i8* %Input_addr_18, align 1

]]></Node>
<StgValue><ssdm name="Input_load_18"/></StgValue>
</operation>

<operation id="2197" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.14:9  br i1 %tmp, label %18, label %._crit_edge.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2198" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225318">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_14 = load i8* %buffer_addr_15, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_14"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2199" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_14 = load i8* %buffer_addr_15, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2200" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_14_cast = zext i8 %buffer_load_14 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_14_cast"/></StgValue>
</operation>

<operation id="2201" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_14_cast = zext i8 %Input_load_17 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_14_cast"/></StgValue>
</operation>

<operation id="2202" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_14 = add i9 %tmp_5_14_cast, %tmp_6_14_cast

]]></Node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="2203" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_15_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_14, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_15_cast"/></StgValue>
</operation>

<operation id="2204" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2205" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.15:1  store i8 %Input_load_17, i8* %buffer_addr_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2206" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.15:5  %sum_15 = add i17 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="2207" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.15:6  %sum_15_cast = zext i17 %sum_15 to i32

]]></Node>
<StgValue><ssdm name="sum_15_cast"/></StgValue>
</operation>

<operation id="2208" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.15:7  %Input_addr_19 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_15_cast

]]></Node>
<StgValue><ssdm name="Input_addr_19"/></StgValue>
</operation>

<operation id="2209" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.15:8  %Input_load_19 = load i8* %Input_addr_19, align 1

]]></Node>
<StgValue><ssdm name="Input_load_19"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2210" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.15:0  %Average_2_14 = phi i8 [ %Average_15_cast, %18 ], [ %Input_load_17, %._crit_edge.14 ]

]]></Node>
<StgValue><ssdm name="Average_2_14"/></StgValue>
</operation>

<operation id="2211" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.15:2  %Diff_14 = sub i8 %Input_load_18, %Average_2_14

]]></Node>
<StgValue><ssdm name="Diff_14"/></StgValue>
</operation>

<operation id="2212" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.15:3  %Output_addr_15 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_14_cast

]]></Node>
<StgValue><ssdm name="Output_addr_15"/></StgValue>
</operation>

<operation id="2213" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.15:4  store i8 %Diff_14, i8* %Output_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2214" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.15:8  %Input_load_19 = load i8* %Input_addr_19, align 1

]]></Node>
<StgValue><ssdm name="Input_load_19"/></StgValue>
</operation>

<operation id="2215" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.15:9  br i1 %tmp, label %19, label %._crit_edge.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2216" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225323">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_15 = load i8* %buffer_addr_16, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_15"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2217" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_15 = load i8* %buffer_addr_16, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_15"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2218" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_15_cast = zext i8 %buffer_load_15 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_15_cast"/></StgValue>
</operation>

<operation id="2219" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_15_cast = zext i8 %Input_load_18 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_15_cast"/></StgValue>
</operation>

<operation id="2220" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_15 = add i9 %tmp_5_15_cast, %tmp_6_15_cast

]]></Node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="2221" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_16_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_15, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_16_cast"/></StgValue>
</operation>

<operation id="2222" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2223" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.16:1  store i8 %Input_load_18, i8* %buffer_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2224" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.16:5  %sum_16 = add i17 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="2225" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.16:6  %sum_16_cast = zext i17 %sum_16 to i32

]]></Node>
<StgValue><ssdm name="sum_16_cast"/></StgValue>
</operation>

<operation id="2226" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.16:7  %Input_addr_20 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_16_cast

]]></Node>
<StgValue><ssdm name="Input_addr_20"/></StgValue>
</operation>

<operation id="2227" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.16:8  %Input_load_20 = load i8* %Input_addr_20, align 1

]]></Node>
<StgValue><ssdm name="Input_load_20"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2228" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.16:0  %Average_2_15 = phi i8 [ %Average_16_cast, %19 ], [ %Input_load_18, %._crit_edge.15 ]

]]></Node>
<StgValue><ssdm name="Average_2_15"/></StgValue>
</operation>

<operation id="2229" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.16:2  %Diff_15 = sub i8 %Input_load_19, %Average_2_15

]]></Node>
<StgValue><ssdm name="Diff_15"/></StgValue>
</operation>

<operation id="2230" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.16:3  %Output_addr_16 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_15_cast

]]></Node>
<StgValue><ssdm name="Output_addr_16"/></StgValue>
</operation>

<operation id="2231" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.16:4  store i8 %Diff_15, i8* %Output_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.16:8  %Input_load_20 = load i8* %Input_addr_20, align 1

]]></Node>
<StgValue><ssdm name="Input_load_20"/></StgValue>
</operation>

<operation id="2233" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.16:9  br i1 %tmp, label %20, label %._crit_edge.17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2234" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225328">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_16 = load i8* %buffer_addr_17, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_16"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2235" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_16 = load i8* %buffer_addr_17, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_16"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2236" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_16_cast = zext i8 %buffer_load_16 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_16_cast"/></StgValue>
</operation>

<operation id="2237" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_16_cast = zext i8 %Input_load_19 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_16_cast"/></StgValue>
</operation>

<operation id="2238" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_16 = add i9 %tmp_5_16_cast, %tmp_6_16_cast

]]></Node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="2239" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_17_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_16, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_17_cast"/></StgValue>
</operation>

<operation id="2240" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2241" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.17:1  store i8 %Input_load_19, i8* %buffer_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2242" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.17:5  %sum_17 = add i17 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="2243" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.17:6  %sum_17_cast = zext i17 %sum_17 to i32

]]></Node>
<StgValue><ssdm name="sum_17_cast"/></StgValue>
</operation>

<operation id="2244" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.17:7  %Input_addr_21 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_17_cast

]]></Node>
<StgValue><ssdm name="Input_addr_21"/></StgValue>
</operation>

<operation id="2245" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.17:8  %Input_load_21 = load i8* %Input_addr_21, align 1

]]></Node>
<StgValue><ssdm name="Input_load_21"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2246" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.17:0  %Average_2_16 = phi i8 [ %Average_17_cast, %20 ], [ %Input_load_19, %._crit_edge.16 ]

]]></Node>
<StgValue><ssdm name="Average_2_16"/></StgValue>
</operation>

<operation id="2247" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.17:2  %Diff_16 = sub i8 %Input_load_20, %Average_2_16

]]></Node>
<StgValue><ssdm name="Diff_16"/></StgValue>
</operation>

<operation id="2248" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.17:3  %Output_addr_17 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_16_cast

]]></Node>
<StgValue><ssdm name="Output_addr_17"/></StgValue>
</operation>

<operation id="2249" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.17:4  store i8 %Diff_16, i8* %Output_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2250" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.17:8  %Input_load_21 = load i8* %Input_addr_21, align 1

]]></Node>
<StgValue><ssdm name="Input_load_21"/></StgValue>
</operation>

<operation id="2251" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.17:9  br i1 %tmp, label %21, label %._crit_edge.18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225333">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_17 = load i8* %buffer_addr_18, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_17"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2253" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_17 = load i8* %buffer_addr_18, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_17"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2254" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_17_cast = zext i8 %buffer_load_17 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_17_cast"/></StgValue>
</operation>

<operation id="2255" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_17_cast = zext i8 %Input_load_20 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_17_cast"/></StgValue>
</operation>

<operation id="2256" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_17 = add i9 %tmp_5_17_cast, %tmp_6_17_cast

]]></Node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="2257" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_18_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_17, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_18_cast"/></StgValue>
</operation>

<operation id="2258" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.18:1  store i8 %Input_load_20, i8* %buffer_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.18:5  %sum_18 = add i17 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="2261" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.18:6  %sum_18_cast = zext i17 %sum_18 to i32

]]></Node>
<StgValue><ssdm name="sum_18_cast"/></StgValue>
</operation>

<operation id="2262" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.18:7  %Input_addr_22 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_18_cast

]]></Node>
<StgValue><ssdm name="Input_addr_22"/></StgValue>
</operation>

<operation id="2263" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.18:8  %Input_load_22 = load i8* %Input_addr_22, align 1

]]></Node>
<StgValue><ssdm name="Input_load_22"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2264" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.18:0  %Average_2_17 = phi i8 [ %Average_18_cast, %21 ], [ %Input_load_20, %._crit_edge.17 ]

]]></Node>
<StgValue><ssdm name="Average_2_17"/></StgValue>
</operation>

<operation id="2265" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.18:2  %Diff_17 = sub i8 %Input_load_21, %Average_2_17

]]></Node>
<StgValue><ssdm name="Diff_17"/></StgValue>
</operation>

<operation id="2266" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.18:3  %Output_addr_18 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_17_cast

]]></Node>
<StgValue><ssdm name="Output_addr_18"/></StgValue>
</operation>

<operation id="2267" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.18:4  store i8 %Diff_17, i8* %Output_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2268" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.18:8  %Input_load_22 = load i8* %Input_addr_22, align 1

]]></Node>
<StgValue><ssdm name="Input_load_22"/></StgValue>
</operation>

<operation id="2269" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.18:9  br i1 %tmp, label %22, label %._crit_edge.19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2270" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225338">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_18 = load i8* %buffer_addr_19, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_18"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2271" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_18 = load i8* %buffer_addr_19, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_18"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2272" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_18_cast = zext i8 %buffer_load_18 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_18_cast"/></StgValue>
</operation>

<operation id="2273" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_18_cast = zext i8 %Input_load_21 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_18_cast"/></StgValue>
</operation>

<operation id="2274" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_18 = add i9 %tmp_5_18_cast, %tmp_6_18_cast

]]></Node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="2275" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_19_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_18, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_19_cast"/></StgValue>
</operation>

<operation id="2276" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2277" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.19:1  store i8 %Input_load_21, i8* %buffer_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2278" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.19:5  %sum_19 = add i17 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="2279" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.19:6  %sum_19_cast = zext i17 %sum_19 to i32

]]></Node>
<StgValue><ssdm name="sum_19_cast"/></StgValue>
</operation>

<operation id="2280" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.19:7  %Input_addr_23 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_19_cast

]]></Node>
<StgValue><ssdm name="Input_addr_23"/></StgValue>
</operation>

<operation id="2281" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.19:8  %Input_load_23 = load i8* %Input_addr_23, align 1

]]></Node>
<StgValue><ssdm name="Input_load_23"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2282" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.19:0  %Average_2_18 = phi i8 [ %Average_19_cast, %22 ], [ %Input_load_21, %._crit_edge.18 ]

]]></Node>
<StgValue><ssdm name="Average_2_18"/></StgValue>
</operation>

<operation id="2283" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.19:2  %Diff_18 = sub i8 %Input_load_22, %Average_2_18

]]></Node>
<StgValue><ssdm name="Diff_18"/></StgValue>
</operation>

<operation id="2284" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.19:3  %Output_addr_19 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_18_cast

]]></Node>
<StgValue><ssdm name="Output_addr_19"/></StgValue>
</operation>

<operation id="2285" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.19:4  store i8 %Diff_18, i8* %Output_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2286" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.19:8  %Input_load_23 = load i8* %Input_addr_23, align 1

]]></Node>
<StgValue><ssdm name="Input_load_23"/></StgValue>
</operation>

<operation id="2287" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.19:9  br i1 %tmp, label %23, label %._crit_edge.20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2288" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225343">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_19 = load i8* %buffer_addr_20, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_19"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2289" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_19 = load i8* %buffer_addr_20, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_19"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2290" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_19_cast = zext i8 %buffer_load_19 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_19_cast"/></StgValue>
</operation>

<operation id="2291" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_19_cast = zext i8 %Input_load_22 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_19_cast"/></StgValue>
</operation>

<operation id="2292" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_19 = add i9 %tmp_5_19_cast, %tmp_6_19_cast

]]></Node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="2293" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_20_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_19, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_20_cast"/></StgValue>
</operation>

<operation id="2294" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2295" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.20:1  store i8 %Input_load_22, i8* %buffer_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2296" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.20:5  %sum_20 = add i17 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="2297" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.20:6  %sum_20_cast = zext i17 %sum_20 to i32

]]></Node>
<StgValue><ssdm name="sum_20_cast"/></StgValue>
</operation>

<operation id="2298" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.20:7  %Input_addr_24 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_20_cast

]]></Node>
<StgValue><ssdm name="Input_addr_24"/></StgValue>
</operation>

<operation id="2299" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.20:8  %Input_load_24 = load i8* %Input_addr_24, align 1

]]></Node>
<StgValue><ssdm name="Input_load_24"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2300" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.20:0  %Average_2_19 = phi i8 [ %Average_20_cast, %23 ], [ %Input_load_22, %._crit_edge.19 ]

]]></Node>
<StgValue><ssdm name="Average_2_19"/></StgValue>
</operation>

<operation id="2301" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.20:2  %Diff_19 = sub i8 %Input_load_23, %Average_2_19

]]></Node>
<StgValue><ssdm name="Diff_19"/></StgValue>
</operation>

<operation id="2302" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.20:3  %Output_addr_20 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_19_cast

]]></Node>
<StgValue><ssdm name="Output_addr_20"/></StgValue>
</operation>

<operation id="2303" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.20:4  store i8 %Diff_19, i8* %Output_addr_20, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2304" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.20:8  %Input_load_24 = load i8* %Input_addr_24, align 1

]]></Node>
<StgValue><ssdm name="Input_load_24"/></StgValue>
</operation>

<operation id="2305" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.20:9  br i1 %tmp, label %24, label %._crit_edge.21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2306" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225348">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_20 = load i8* %buffer_addr_21, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_20"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2307" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_20 = load i8* %buffer_addr_21, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_20"/></StgValue>
</operation>

<operation id="2308" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_20_cast = zext i8 %buffer_load_20 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_20_cast"/></StgValue>
</operation>

<operation id="2309" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_20_cast = zext i8 %Input_load_23 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_20_cast"/></StgValue>
</operation>

<operation id="2310" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_20 = add i9 %tmp_5_20_cast, %tmp_6_20_cast

]]></Node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="2311" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_21_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_20, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_21_cast"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2312" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2313" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.21:1  store i8 %Input_load_23, i8* %buffer_addr_20, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2314" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.21:5  %sum_21 = add i17 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="2315" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.21:6  %sum_21_cast = zext i17 %sum_21 to i32

]]></Node>
<StgValue><ssdm name="sum_21_cast"/></StgValue>
</operation>

<operation id="2316" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.21:7  %Input_addr_25 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_21_cast

]]></Node>
<StgValue><ssdm name="Input_addr_25"/></StgValue>
</operation>

<operation id="2317" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.21:8  %Input_load_25 = load i8* %Input_addr_25, align 1

]]></Node>
<StgValue><ssdm name="Input_load_25"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2318" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.21:0  %Average_2_20 = phi i8 [ %Average_21_cast, %24 ], [ %Input_load_23, %._crit_edge.20 ]

]]></Node>
<StgValue><ssdm name="Average_2_20"/></StgValue>
</operation>

<operation id="2319" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21:2  %Diff_20 = sub i8 %Input_load_24, %Average_2_20

]]></Node>
<StgValue><ssdm name="Diff_20"/></StgValue>
</operation>

<operation id="2320" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.21:3  %Output_addr_21 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_20_cast

]]></Node>
<StgValue><ssdm name="Output_addr_21"/></StgValue>
</operation>

<operation id="2321" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.21:4  store i8 %Diff_20, i8* %Output_addr_21, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2322" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.21:8  %Input_load_25 = load i8* %Input_addr_25, align 1

]]></Node>
<StgValue><ssdm name="Input_load_25"/></StgValue>
</operation>

<operation id="2323" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.21:9  br i1 %tmp, label %25, label %._crit_edge.22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225353">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_21 = load i8* %buffer_addr_22, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_21"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2325" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_21 = load i8* %buffer_addr_22, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_21"/></StgValue>
</operation>

<operation id="2326" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_21_cast = zext i8 %buffer_load_21 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_21_cast"/></StgValue>
</operation>

<operation id="2327" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_21_cast = zext i8 %Input_load_24 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_21_cast"/></StgValue>
</operation>

<operation id="2328" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_21 = add i9 %tmp_5_21_cast, %tmp_6_21_cast

]]></Node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="2329" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_22_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_21, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_22_cast"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2330" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2331" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.22:1  store i8 %Input_load_24, i8* %buffer_addr_21, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2332" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.22:5  %sum_22 = add i17 %phi_mul, 23

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="2333" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.22:6  %sum_22_cast = zext i17 %sum_22 to i32

]]></Node>
<StgValue><ssdm name="sum_22_cast"/></StgValue>
</operation>

<operation id="2334" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.22:7  %Input_addr_26 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_22_cast

]]></Node>
<StgValue><ssdm name="Input_addr_26"/></StgValue>
</operation>

<operation id="2335" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.22:8  %Input_load_26 = load i8* %Input_addr_26, align 1

]]></Node>
<StgValue><ssdm name="Input_load_26"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2336" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.22:0  %Average_2_21 = phi i8 [ %Average_22_cast, %25 ], [ %Input_load_24, %._crit_edge.21 ]

]]></Node>
<StgValue><ssdm name="Average_2_21"/></StgValue>
</operation>

<operation id="2337" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.22:2  %Diff_21 = sub i8 %Input_load_25, %Average_2_21

]]></Node>
<StgValue><ssdm name="Diff_21"/></StgValue>
</operation>

<operation id="2338" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.22:3  %Output_addr_22 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_21_cast

]]></Node>
<StgValue><ssdm name="Output_addr_22"/></StgValue>
</operation>

<operation id="2339" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.22:4  store i8 %Diff_21, i8* %Output_addr_22, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2340" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.22:8  %Input_load_26 = load i8* %Input_addr_26, align 1

]]></Node>
<StgValue><ssdm name="Input_load_26"/></StgValue>
</operation>

<operation id="2341" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.22:9  br i1 %tmp, label %26, label %._crit_edge.23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2342" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225358">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_22 = load i8* %buffer_addr_23, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_22"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2343" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_22 = load i8* %buffer_addr_23, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_22"/></StgValue>
</operation>

<operation id="2344" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_22_cast = zext i8 %buffer_load_22 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_22_cast"/></StgValue>
</operation>

<operation id="2345" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_22_cast = zext i8 %Input_load_25 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_22_cast"/></StgValue>
</operation>

<operation id="2346" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_22 = add i9 %tmp_5_22_cast, %tmp_6_22_cast

]]></Node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="2347" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_23_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_22, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_23_cast"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2348" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2349" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.23:1  store i8 %Input_load_25, i8* %buffer_addr_22, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2350" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.23:5  %sum_23 = add i17 %phi_mul, 24

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="2351" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.23:6  %sum_23_cast = zext i17 %sum_23 to i32

]]></Node>
<StgValue><ssdm name="sum_23_cast"/></StgValue>
</operation>

<operation id="2352" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.23:7  %Input_addr_27 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_23_cast

]]></Node>
<StgValue><ssdm name="Input_addr_27"/></StgValue>
</operation>

<operation id="2353" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.23:8  %Input_load_27 = load i8* %Input_addr_27, align 1

]]></Node>
<StgValue><ssdm name="Input_load_27"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2354" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.23:0  %Average_2_22 = phi i8 [ %Average_23_cast, %26 ], [ %Input_load_25, %._crit_edge.22 ]

]]></Node>
<StgValue><ssdm name="Average_2_22"/></StgValue>
</operation>

<operation id="2355" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.23:2  %Diff_22 = sub i8 %Input_load_26, %Average_2_22

]]></Node>
<StgValue><ssdm name="Diff_22"/></StgValue>
</operation>

<operation id="2356" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.23:3  %Output_addr_23 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_22_cast

]]></Node>
<StgValue><ssdm name="Output_addr_23"/></StgValue>
</operation>

<operation id="2357" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.23:4  store i8 %Diff_22, i8* %Output_addr_23, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2358" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.23:8  %Input_load_27 = load i8* %Input_addr_27, align 1

]]></Node>
<StgValue><ssdm name="Input_load_27"/></StgValue>
</operation>

<operation id="2359" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.23:9  br i1 %tmp, label %27, label %._crit_edge.24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2360" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225363">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_23 = load i8* %buffer_addr_24, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_23"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2361" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_23 = load i8* %buffer_addr_24, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_23"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2362" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_23_cast = zext i8 %buffer_load_23 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_23_cast"/></StgValue>
</operation>

<operation id="2363" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_23_cast = zext i8 %Input_load_26 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_23_cast"/></StgValue>
</operation>

<operation id="2364" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_23 = add i9 %tmp_5_23_cast, %tmp_6_23_cast

]]></Node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="2365" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_24_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_23, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_24_cast"/></StgValue>
</operation>

<operation id="2366" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2367" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.24:1  store i8 %Input_load_26, i8* %buffer_addr_23, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2368" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.24:5  %sum_24 = add i17 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="2369" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.24:6  %sum_24_cast = zext i17 %sum_24 to i32

]]></Node>
<StgValue><ssdm name="sum_24_cast"/></StgValue>
</operation>

<operation id="2370" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.24:7  %Input_addr_28 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_24_cast

]]></Node>
<StgValue><ssdm name="Input_addr_28"/></StgValue>
</operation>

<operation id="2371" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.24:8  %Input_load_28 = load i8* %Input_addr_28, align 1

]]></Node>
<StgValue><ssdm name="Input_load_28"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2372" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.24:0  %Average_2_23 = phi i8 [ %Average_24_cast, %27 ], [ %Input_load_26, %._crit_edge.23 ]

]]></Node>
<StgValue><ssdm name="Average_2_23"/></StgValue>
</operation>

<operation id="2373" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.24:2  %Diff_23 = sub i8 %Input_load_27, %Average_2_23

]]></Node>
<StgValue><ssdm name="Diff_23"/></StgValue>
</operation>

<operation id="2374" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.24:3  %Output_addr_24 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_23_cast

]]></Node>
<StgValue><ssdm name="Output_addr_24"/></StgValue>
</operation>

<operation id="2375" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.24:4  store i8 %Diff_23, i8* %Output_addr_24, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2376" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.24:8  %Input_load_28 = load i8* %Input_addr_28, align 1

]]></Node>
<StgValue><ssdm name="Input_load_28"/></StgValue>
</operation>

<operation id="2377" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.24:9  br i1 %tmp, label %28, label %._crit_edge.25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2378" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225368">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_24 = load i8* %buffer_addr_25, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_24"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2379" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_24 = load i8* %buffer_addr_25, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_24"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2380" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_24_cast = zext i8 %buffer_load_24 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_24_cast"/></StgValue>
</operation>

<operation id="2381" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_24_cast = zext i8 %Input_load_27 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_24_cast"/></StgValue>
</operation>

<operation id="2382" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_24 = add i9 %tmp_5_24_cast, %tmp_6_24_cast

]]></Node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="2383" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_25_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_24, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_25_cast"/></StgValue>
</operation>

<operation id="2384" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2385" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.25:1  store i8 %Input_load_27, i8* %buffer_addr_24, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2386" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.25:5  %sum_25 = add i17 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="2387" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.25:6  %sum_25_cast = zext i17 %sum_25 to i32

]]></Node>
<StgValue><ssdm name="sum_25_cast"/></StgValue>
</operation>

<operation id="2388" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.25:7  %Input_addr_29 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_25_cast

]]></Node>
<StgValue><ssdm name="Input_addr_29"/></StgValue>
</operation>

<operation id="2389" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.25:8  %Input_load_29 = load i8* %Input_addr_29, align 1

]]></Node>
<StgValue><ssdm name="Input_load_29"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2390" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.25:0  %Average_2_24 = phi i8 [ %Average_25_cast, %28 ], [ %Input_load_27, %._crit_edge.24 ]

]]></Node>
<StgValue><ssdm name="Average_2_24"/></StgValue>
</operation>

<operation id="2391" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.25:2  %Diff_24 = sub i8 %Input_load_28, %Average_2_24

]]></Node>
<StgValue><ssdm name="Diff_24"/></StgValue>
</operation>

<operation id="2392" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.25:3  %Output_addr_25 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_24_cast

]]></Node>
<StgValue><ssdm name="Output_addr_25"/></StgValue>
</operation>

<operation id="2393" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.25:4  store i8 %Diff_24, i8* %Output_addr_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2394" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.25:8  %Input_load_29 = load i8* %Input_addr_29, align 1

]]></Node>
<StgValue><ssdm name="Input_load_29"/></StgValue>
</operation>

<operation id="2395" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.25:9  br i1 %tmp, label %29, label %._crit_edge.26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2396" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225373">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_25 = load i8* %buffer_addr_26, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_25"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2397" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_25 = load i8* %buffer_addr_26, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_25"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2398" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_25_cast = zext i8 %buffer_load_25 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_25_cast"/></StgValue>
</operation>

<operation id="2399" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_25_cast = zext i8 %Input_load_28 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_25_cast"/></StgValue>
</operation>

<operation id="2400" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_25 = add i9 %tmp_5_25_cast, %tmp_6_25_cast

]]></Node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="2401" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_26_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_25, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_26_cast"/></StgValue>
</operation>

<operation id="2402" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2403" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.26:1  store i8 %Input_load_28, i8* %buffer_addr_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2404" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.26:5  %sum_26 = add i17 %phi_mul, 27

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="2405" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.26:6  %sum_26_cast = zext i17 %sum_26 to i32

]]></Node>
<StgValue><ssdm name="sum_26_cast"/></StgValue>
</operation>

<operation id="2406" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.26:7  %Input_addr_30 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_26_cast

]]></Node>
<StgValue><ssdm name="Input_addr_30"/></StgValue>
</operation>

<operation id="2407" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.26:8  %Input_load_30 = load i8* %Input_addr_30, align 1

]]></Node>
<StgValue><ssdm name="Input_load_30"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2408" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.26:0  %Average_2_25 = phi i8 [ %Average_26_cast, %29 ], [ %Input_load_28, %._crit_edge.25 ]

]]></Node>
<StgValue><ssdm name="Average_2_25"/></StgValue>
</operation>

<operation id="2409" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.26:2  %Diff_25 = sub i8 %Input_load_29, %Average_2_25

]]></Node>
<StgValue><ssdm name="Diff_25"/></StgValue>
</operation>

<operation id="2410" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.26:3  %Output_addr_26 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_25_cast

]]></Node>
<StgValue><ssdm name="Output_addr_26"/></StgValue>
</operation>

<operation id="2411" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.26:4  store i8 %Diff_25, i8* %Output_addr_26, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2412" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.26:8  %Input_load_30 = load i8* %Input_addr_30, align 1

]]></Node>
<StgValue><ssdm name="Input_load_30"/></StgValue>
</operation>

<operation id="2413" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.26:9  br i1 %tmp, label %30, label %._crit_edge.27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2414" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225378">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_26 = load i8* %buffer_addr_27, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_26"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2415" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_26 = load i8* %buffer_addr_27, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_26"/></StgValue>
</operation>

<operation id="2416" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_26_cast = zext i8 %buffer_load_26 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_26_cast"/></StgValue>
</operation>

<operation id="2417" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_26_cast = zext i8 %Input_load_29 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_26_cast"/></StgValue>
</operation>

<operation id="2418" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_26 = add i9 %tmp_5_26_cast, %tmp_6_26_cast

]]></Node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="2419" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_27_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_26, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_27_cast"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2420" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2421" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.27:1  store i8 %Input_load_29, i8* %buffer_addr_26, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2422" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.27:5  %sum_27 = add i17 %phi_mul, 28

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="2423" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.27:6  %sum_27_cast = zext i17 %sum_27 to i32

]]></Node>
<StgValue><ssdm name="sum_27_cast"/></StgValue>
</operation>

<operation id="2424" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.27:7  %Input_addr_31 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_27_cast

]]></Node>
<StgValue><ssdm name="Input_addr_31"/></StgValue>
</operation>

<operation id="2425" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.27:8  %Input_load_31 = load i8* %Input_addr_31, align 1

]]></Node>
<StgValue><ssdm name="Input_load_31"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2426" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.27:0  %Average_2_26 = phi i8 [ %Average_27_cast, %30 ], [ %Input_load_29, %._crit_edge.26 ]

]]></Node>
<StgValue><ssdm name="Average_2_26"/></StgValue>
</operation>

<operation id="2427" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.27:2  %Diff_26 = sub i8 %Input_load_30, %Average_2_26

]]></Node>
<StgValue><ssdm name="Diff_26"/></StgValue>
</operation>

<operation id="2428" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.27:3  %Output_addr_27 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_26_cast

]]></Node>
<StgValue><ssdm name="Output_addr_27"/></StgValue>
</operation>

<operation id="2429" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.27:4  store i8 %Diff_26, i8* %Output_addr_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2430" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.27:8  %Input_load_31 = load i8* %Input_addr_31, align 1

]]></Node>
<StgValue><ssdm name="Input_load_31"/></StgValue>
</operation>

<operation id="2431" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.27:9  br i1 %tmp, label %31, label %._crit_edge.28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2432" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225383">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_27 = load i8* %buffer_addr_28, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_27"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2433" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_27 = load i8* %buffer_addr_28, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_27"/></StgValue>
</operation>

<operation id="2434" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_27_cast = zext i8 %buffer_load_27 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_27_cast"/></StgValue>
</operation>

<operation id="2435" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_27_cast = zext i8 %Input_load_30 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_27_cast"/></StgValue>
</operation>

<operation id="2436" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_27 = add i9 %tmp_5_27_cast, %tmp_6_27_cast

]]></Node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="2437" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_28_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_27, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_28_cast"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2438" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2439" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.28:1  store i8 %Input_load_30, i8* %buffer_addr_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2440" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.28:5  %sum_28 = add i17 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="2441" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.28:6  %sum_28_cast = zext i17 %sum_28 to i32

]]></Node>
<StgValue><ssdm name="sum_28_cast"/></StgValue>
</operation>

<operation id="2442" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.28:7  %Input_addr_32 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_28_cast

]]></Node>
<StgValue><ssdm name="Input_addr_32"/></StgValue>
</operation>

<operation id="2443" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.28:8  %Input_load_32 = load i8* %Input_addr_32, align 1

]]></Node>
<StgValue><ssdm name="Input_load_32"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2444" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.28:0  %Average_2_27 = phi i8 [ %Average_28_cast, %31 ], [ %Input_load_30, %._crit_edge.27 ]

]]></Node>
<StgValue><ssdm name="Average_2_27"/></StgValue>
</operation>

<operation id="2445" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.28:2  %Diff_27 = sub i8 %Input_load_31, %Average_2_27

]]></Node>
<StgValue><ssdm name="Diff_27"/></StgValue>
</operation>

<operation id="2446" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.28:3  %Output_addr_28 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_27_cast

]]></Node>
<StgValue><ssdm name="Output_addr_28"/></StgValue>
</operation>

<operation id="2447" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.28:4  store i8 %Diff_27, i8* %Output_addr_28, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2448" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.28:8  %Input_load_32 = load i8* %Input_addr_32, align 1

]]></Node>
<StgValue><ssdm name="Input_load_32"/></StgValue>
</operation>

<operation id="2449" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.28:9  br i1 %tmp, label %32, label %._crit_edge.29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2450" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225388">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_28 = load i8* %buffer_addr_29, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_28"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2451" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_28 = load i8* %buffer_addr_29, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_28"/></StgValue>
</operation>

<operation id="2452" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_28_cast = zext i8 %buffer_load_28 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_28_cast"/></StgValue>
</operation>

<operation id="2453" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_28_cast = zext i8 %Input_load_31 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_28_cast"/></StgValue>
</operation>

<operation id="2454" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_28 = add i9 %tmp_5_28_cast, %tmp_6_28_cast

]]></Node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="2455" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_29_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_28, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_29_cast"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2456" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2457" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.29:1  store i8 %Input_load_31, i8* %buffer_addr_28, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2458" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.29:5  %sum_29 = add i17 %phi_mul, 30

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="2459" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.29:6  %sum_29_cast = zext i17 %sum_29 to i32

]]></Node>
<StgValue><ssdm name="sum_29_cast"/></StgValue>
</operation>

<operation id="2460" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.29:7  %Input_addr_33 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_29_cast

]]></Node>
<StgValue><ssdm name="Input_addr_33"/></StgValue>
</operation>

<operation id="2461" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.29:8  %Input_load_33 = load i8* %Input_addr_33, align 1

]]></Node>
<StgValue><ssdm name="Input_load_33"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2462" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.29:0  %Average_2_28 = phi i8 [ %Average_29_cast, %32 ], [ %Input_load_31, %._crit_edge.28 ]

]]></Node>
<StgValue><ssdm name="Average_2_28"/></StgValue>
</operation>

<operation id="2463" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.29:2  %Diff_28 = sub i8 %Input_load_32, %Average_2_28

]]></Node>
<StgValue><ssdm name="Diff_28"/></StgValue>
</operation>

<operation id="2464" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.29:3  %Output_addr_29 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_28_cast

]]></Node>
<StgValue><ssdm name="Output_addr_29"/></StgValue>
</operation>

<operation id="2465" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.29:4  store i8 %Diff_28, i8* %Output_addr_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2466" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.29:8  %Input_load_33 = load i8* %Input_addr_33, align 1

]]></Node>
<StgValue><ssdm name="Input_load_33"/></StgValue>
</operation>

<operation id="2467" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.29:9  br i1 %tmp, label %33, label %._crit_edge.30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2468" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225393">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_29 = load i8* %buffer_addr_30, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_29"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2469" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_29 = load i8* %buffer_addr_30, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_29"/></StgValue>
</operation>

<operation id="2470" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_29_cast = zext i8 %buffer_load_29 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_29_cast"/></StgValue>
</operation>

<operation id="2471" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_29_cast = zext i8 %Input_load_32 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_29_cast"/></StgValue>
</operation>

<operation id="2472" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_29 = add i9 %tmp_5_29_cast, %tmp_6_29_cast

]]></Node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="2473" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_30_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_29, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_30_cast"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2474" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225395">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2475" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.30:1  store i8 %Input_load_32, i8* %buffer_addr_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2476" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.30:5  %sum_30 = add i17 %phi_mul, 31

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="2477" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.30:6  %sum_30_cast = zext i17 %sum_30 to i32

]]></Node>
<StgValue><ssdm name="sum_30_cast"/></StgValue>
</operation>

<operation id="2478" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.30:7  %Input_addr_34 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_30_cast

]]></Node>
<StgValue><ssdm name="Input_addr_34"/></StgValue>
</operation>

<operation id="2479" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.30:8  %Input_load_34 = load i8* %Input_addr_34, align 1

]]></Node>
<StgValue><ssdm name="Input_load_34"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2480" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.30:0  %Average_2_29 = phi i8 [ %Average_30_cast, %33 ], [ %Input_load_32, %._crit_edge.29 ]

]]></Node>
<StgValue><ssdm name="Average_2_29"/></StgValue>
</operation>

<operation id="2481" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.30:2  %Diff_29 = sub i8 %Input_load_33, %Average_2_29

]]></Node>
<StgValue><ssdm name="Diff_29"/></StgValue>
</operation>

<operation id="2482" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.30:3  %Output_addr_30 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_29_cast

]]></Node>
<StgValue><ssdm name="Output_addr_30"/></StgValue>
</operation>

<operation id="2483" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.30:4  store i8 %Diff_29, i8* %Output_addr_30, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2484" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.30:8  %Input_load_34 = load i8* %Input_addr_34, align 1

]]></Node>
<StgValue><ssdm name="Input_load_34"/></StgValue>
</operation>

<operation id="2485" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.30:9  br i1 %tmp, label %34, label %._crit_edge.31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2486" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225398">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_30 = load i8* %buffer_addr_31, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_30"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2487" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_30 = load i8* %buffer_addr_31, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_30"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2488" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_30_cast = zext i8 %buffer_load_30 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_30_cast"/></StgValue>
</operation>

<operation id="2489" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_30_cast = zext i8 %Input_load_33 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_30_cast"/></StgValue>
</operation>

<operation id="2490" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_30 = add i9 %tmp_5_30_cast, %tmp_6_30_cast

]]></Node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="2491" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_31_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_30, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_31_cast"/></StgValue>
</operation>

<operation id="2492" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2493" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.31:1  store i8 %Input_load_33, i8* %buffer_addr_30, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2494" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.31:5  %sum_31 = add i17 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="2495" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.31:6  %sum_31_cast = zext i17 %sum_31 to i32

]]></Node>
<StgValue><ssdm name="sum_31_cast"/></StgValue>
</operation>

<operation id="2496" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.31:7  %Input_addr_35 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_31_cast

]]></Node>
<StgValue><ssdm name="Input_addr_35"/></StgValue>
</operation>

<operation id="2497" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.31:8  %Input_load_35 = load i8* %Input_addr_35, align 1

]]></Node>
<StgValue><ssdm name="Input_load_35"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2498" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.31:0  %Average_2_30 = phi i8 [ %Average_31_cast, %34 ], [ %Input_load_33, %._crit_edge.30 ]

]]></Node>
<StgValue><ssdm name="Average_2_30"/></StgValue>
</operation>

<operation id="2499" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31:2  %Diff_30 = sub i8 %Input_load_34, %Average_2_30

]]></Node>
<StgValue><ssdm name="Diff_30"/></StgValue>
</operation>

<operation id="2500" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.31:3  %Output_addr_31 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_30_cast

]]></Node>
<StgValue><ssdm name="Output_addr_31"/></StgValue>
</operation>

<operation id="2501" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.31:4  store i8 %Diff_30, i8* %Output_addr_31, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2502" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.31:8  %Input_load_35 = load i8* %Input_addr_35, align 1

]]></Node>
<StgValue><ssdm name="Input_load_35"/></StgValue>
</operation>

<operation id="2503" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.31:9  br i1 %tmp, label %35, label %._crit_edge.32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2504" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225403">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_31 = load i8* %buffer_addr_32, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_31"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2505" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_31 = load i8* %buffer_addr_32, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_31"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2506" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_31_cast = zext i8 %buffer_load_31 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_31_cast"/></StgValue>
</operation>

<operation id="2507" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_31_cast = zext i8 %Input_load_34 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_31_cast"/></StgValue>
</operation>

<operation id="2508" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_31 = add i9 %tmp_5_31_cast, %tmp_6_31_cast

]]></Node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="2509" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_32_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_31, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_32_cast"/></StgValue>
</operation>

<operation id="2510" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2511" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.32:1  store i8 %Input_load_34, i8* %buffer_addr_31, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2512" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.32:5  %sum_32 = add i17 %phi_mul, 33

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="2513" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.32:6  %sum_32_cast = zext i17 %sum_32 to i32

]]></Node>
<StgValue><ssdm name="sum_32_cast"/></StgValue>
</operation>

<operation id="2514" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.32:7  %Input_addr_36 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_32_cast

]]></Node>
<StgValue><ssdm name="Input_addr_36"/></StgValue>
</operation>

<operation id="2515" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.32:8  %Input_load_36 = load i8* %Input_addr_36, align 1

]]></Node>
<StgValue><ssdm name="Input_load_36"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2516" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.32:0  %Average_2_31 = phi i8 [ %Average_32_cast, %35 ], [ %Input_load_34, %._crit_edge.31 ]

]]></Node>
<StgValue><ssdm name="Average_2_31"/></StgValue>
</operation>

<operation id="2517" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.32:2  %Diff_31 = sub i8 %Input_load_35, %Average_2_31

]]></Node>
<StgValue><ssdm name="Diff_31"/></StgValue>
</operation>

<operation id="2518" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.32:3  %Output_addr_32 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_31_cast

]]></Node>
<StgValue><ssdm name="Output_addr_32"/></StgValue>
</operation>

<operation id="2519" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.32:4  store i8 %Diff_31, i8* %Output_addr_32, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2520" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.32:8  %Input_load_36 = load i8* %Input_addr_36, align 1

]]></Node>
<StgValue><ssdm name="Input_load_36"/></StgValue>
</operation>

<operation id="2521" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.32:9  br i1 %tmp, label %36, label %._crit_edge.33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2522" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225408">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_32 = load i8* %buffer_addr_33, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_32"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2523" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_32 = load i8* %buffer_addr_33, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_32"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2524" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_32_cast = zext i8 %buffer_load_32 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_32_cast"/></StgValue>
</operation>

<operation id="2525" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_32_cast = zext i8 %Input_load_35 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_32_cast"/></StgValue>
</operation>

<operation id="2526" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_32 = add i9 %tmp_5_32_cast, %tmp_6_32_cast

]]></Node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="2527" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_33_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_32, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_33_cast"/></StgValue>
</operation>

<operation id="2528" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2529" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.33:1  store i8 %Input_load_35, i8* %buffer_addr_32, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2530" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.33:5  %sum_33 = add i17 %phi_mul, 34

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="2531" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.33:6  %sum_33_cast = zext i17 %sum_33 to i32

]]></Node>
<StgValue><ssdm name="sum_33_cast"/></StgValue>
</operation>

<operation id="2532" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.33:7  %Input_addr_37 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_33_cast

]]></Node>
<StgValue><ssdm name="Input_addr_37"/></StgValue>
</operation>

<operation id="2533" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.33:8  %Input_load_37 = load i8* %Input_addr_37, align 1

]]></Node>
<StgValue><ssdm name="Input_load_37"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2534" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.33:0  %Average_2_32 = phi i8 [ %Average_33_cast, %36 ], [ %Input_load_35, %._crit_edge.32 ]

]]></Node>
<StgValue><ssdm name="Average_2_32"/></StgValue>
</operation>

<operation id="2535" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.33:2  %Diff_32 = sub i8 %Input_load_36, %Average_2_32

]]></Node>
<StgValue><ssdm name="Diff_32"/></StgValue>
</operation>

<operation id="2536" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.33:3  %Output_addr_33 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_32_cast

]]></Node>
<StgValue><ssdm name="Output_addr_33"/></StgValue>
</operation>

<operation id="2537" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.33:4  store i8 %Diff_32, i8* %Output_addr_33, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2538" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.33:8  %Input_load_37 = load i8* %Input_addr_37, align 1

]]></Node>
<StgValue><ssdm name="Input_load_37"/></StgValue>
</operation>

<operation id="2539" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.33:9  br i1 %tmp, label %37, label %._crit_edge.34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2540" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225413">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_33 = load i8* %buffer_addr_34, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_33"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2541" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_33 = load i8* %buffer_addr_34, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_33"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2542" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_33_cast = zext i8 %buffer_load_33 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_33_cast"/></StgValue>
</operation>

<operation id="2543" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_33_cast = zext i8 %Input_load_36 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_33_cast"/></StgValue>
</operation>

<operation id="2544" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_33 = add i9 %tmp_5_33_cast, %tmp_6_33_cast

]]></Node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="2545" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_34_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_33, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_34_cast"/></StgValue>
</operation>

<operation id="2546" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2547" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.34:1  store i8 %Input_load_36, i8* %buffer_addr_33, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2548" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.34:5  %sum_34 = add i17 %phi_mul, 35

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="2549" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.34:6  %sum_34_cast = zext i17 %sum_34 to i32

]]></Node>
<StgValue><ssdm name="sum_34_cast"/></StgValue>
</operation>

<operation id="2550" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.34:7  %Input_addr_38 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_34_cast

]]></Node>
<StgValue><ssdm name="Input_addr_38"/></StgValue>
</operation>

<operation id="2551" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.34:8  %Input_load_38 = load i8* %Input_addr_38, align 1

]]></Node>
<StgValue><ssdm name="Input_load_38"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2552" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.34:0  %Average_2_33 = phi i8 [ %Average_34_cast, %37 ], [ %Input_load_36, %._crit_edge.33 ]

]]></Node>
<StgValue><ssdm name="Average_2_33"/></StgValue>
</operation>

<operation id="2553" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.34:2  %Diff_33 = sub i8 %Input_load_37, %Average_2_33

]]></Node>
<StgValue><ssdm name="Diff_33"/></StgValue>
</operation>

<operation id="2554" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.34:3  %Output_addr_34 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_33_cast

]]></Node>
<StgValue><ssdm name="Output_addr_34"/></StgValue>
</operation>

<operation id="2555" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.34:4  store i8 %Diff_33, i8* %Output_addr_34, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2556" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.34:8  %Input_load_38 = load i8* %Input_addr_38, align 1

]]></Node>
<StgValue><ssdm name="Input_load_38"/></StgValue>
</operation>

<operation id="2557" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.34:9  br i1 %tmp, label %38, label %._crit_edge.35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2558" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225418">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_34 = load i8* %buffer_addr_35, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_34"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2559" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_34 = load i8* %buffer_addr_35, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_34"/></StgValue>
</operation>

<operation id="2560" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_34_cast = zext i8 %buffer_load_34 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_34_cast"/></StgValue>
</operation>

<operation id="2561" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_34_cast = zext i8 %Input_load_37 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_34_cast"/></StgValue>
</operation>

<operation id="2562" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_34 = add i9 %tmp_5_34_cast, %tmp_6_34_cast

]]></Node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="2563" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_35_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_34, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_35_cast"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2564" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2565" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.35:1  store i8 %Input_load_37, i8* %buffer_addr_34, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2566" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.35:5  %sum_35 = add i17 %phi_mul, 36

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="2567" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.35:6  %sum_35_cast = zext i17 %sum_35 to i32

]]></Node>
<StgValue><ssdm name="sum_35_cast"/></StgValue>
</operation>

<operation id="2568" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.35:7  %Input_addr_39 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_35_cast

]]></Node>
<StgValue><ssdm name="Input_addr_39"/></StgValue>
</operation>

<operation id="2569" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.35:8  %Input_load_39 = load i8* %Input_addr_39, align 1

]]></Node>
<StgValue><ssdm name="Input_load_39"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2570" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.35:0  %Average_2_34 = phi i8 [ %Average_35_cast, %38 ], [ %Input_load_37, %._crit_edge.34 ]

]]></Node>
<StgValue><ssdm name="Average_2_34"/></StgValue>
</operation>

<operation id="2571" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.35:2  %Diff_34 = sub i8 %Input_load_38, %Average_2_34

]]></Node>
<StgValue><ssdm name="Diff_34"/></StgValue>
</operation>

<operation id="2572" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.35:3  %Output_addr_35 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_34_cast

]]></Node>
<StgValue><ssdm name="Output_addr_35"/></StgValue>
</operation>

<operation id="2573" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.35:4  store i8 %Diff_34, i8* %Output_addr_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2574" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.35:8  %Input_load_39 = load i8* %Input_addr_39, align 1

]]></Node>
<StgValue><ssdm name="Input_load_39"/></StgValue>
</operation>

<operation id="2575" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.35:9  br i1 %tmp, label %39, label %._crit_edge.36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2576" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225423">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_35 = load i8* %buffer_addr_36, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_35"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2577" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_35 = load i8* %buffer_addr_36, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_35"/></StgValue>
</operation>

<operation id="2578" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_35_cast = zext i8 %buffer_load_35 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_35_cast"/></StgValue>
</operation>

<operation id="2579" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_35_cast = zext i8 %Input_load_38 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_35_cast"/></StgValue>
</operation>

<operation id="2580" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_35 = add i9 %tmp_5_35_cast, %tmp_6_35_cast

]]></Node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="2581" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_36_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_35, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_36_cast"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2582" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2583" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.36:1  store i8 %Input_load_38, i8* %buffer_addr_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2584" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.36:5  %sum_36 = add i17 %phi_mul, 37

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="2585" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.36:6  %sum_36_cast = zext i17 %sum_36 to i32

]]></Node>
<StgValue><ssdm name="sum_36_cast"/></StgValue>
</operation>

<operation id="2586" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.36:7  %Input_addr_40 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_36_cast

]]></Node>
<StgValue><ssdm name="Input_addr_40"/></StgValue>
</operation>

<operation id="2587" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.36:8  %Input_load_40 = load i8* %Input_addr_40, align 1

]]></Node>
<StgValue><ssdm name="Input_load_40"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2588" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.36:0  %Average_2_35 = phi i8 [ %Average_36_cast, %39 ], [ %Input_load_38, %._crit_edge.35 ]

]]></Node>
<StgValue><ssdm name="Average_2_35"/></StgValue>
</operation>

<operation id="2589" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.36:2  %Diff_35 = sub i8 %Input_load_39, %Average_2_35

]]></Node>
<StgValue><ssdm name="Diff_35"/></StgValue>
</operation>

<operation id="2590" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.36:3  %Output_addr_36 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_35_cast

]]></Node>
<StgValue><ssdm name="Output_addr_36"/></StgValue>
</operation>

<operation id="2591" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.36:4  store i8 %Diff_35, i8* %Output_addr_36, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2592" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.36:8  %Input_load_40 = load i8* %Input_addr_40, align 1

]]></Node>
<StgValue><ssdm name="Input_load_40"/></StgValue>
</operation>

<operation id="2593" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.36:9  br i1 %tmp, label %40, label %._crit_edge.37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2594" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225428">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_36 = load i8* %buffer_addr_37, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_36"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2595" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_36 = load i8* %buffer_addr_37, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_36"/></StgValue>
</operation>

<operation id="2596" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_36_cast = zext i8 %buffer_load_36 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_36_cast"/></StgValue>
</operation>

<operation id="2597" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_36_cast = zext i8 %Input_load_39 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_36_cast"/></StgValue>
</operation>

<operation id="2598" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_36 = add i9 %tmp_5_36_cast, %tmp_6_36_cast

]]></Node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="2599" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_37_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_36, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_37_cast"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2600" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225430">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2601" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.37:1  store i8 %Input_load_39, i8* %buffer_addr_36, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2602" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.37:5  %sum_37 = add i17 %phi_mul, 38

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="2603" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.37:6  %sum_37_cast = zext i17 %sum_37 to i32

]]></Node>
<StgValue><ssdm name="sum_37_cast"/></StgValue>
</operation>

<operation id="2604" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.37:7  %Input_addr_41 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_37_cast

]]></Node>
<StgValue><ssdm name="Input_addr_41"/></StgValue>
</operation>

<operation id="2605" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.37:8  %Input_load_41 = load i8* %Input_addr_41, align 1

]]></Node>
<StgValue><ssdm name="Input_load_41"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2606" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.37:0  %Average_2_36 = phi i8 [ %Average_37_cast, %40 ], [ %Input_load_39, %._crit_edge.36 ]

]]></Node>
<StgValue><ssdm name="Average_2_36"/></StgValue>
</operation>

<operation id="2607" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.37:2  %Diff_36 = sub i8 %Input_load_40, %Average_2_36

]]></Node>
<StgValue><ssdm name="Diff_36"/></StgValue>
</operation>

<operation id="2608" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.37:3  %Output_addr_37 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_36_cast

]]></Node>
<StgValue><ssdm name="Output_addr_37"/></StgValue>
</operation>

<operation id="2609" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.37:4  store i8 %Diff_36, i8* %Output_addr_37, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2610" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.37:8  %Input_load_41 = load i8* %Input_addr_41, align 1

]]></Node>
<StgValue><ssdm name="Input_load_41"/></StgValue>
</operation>

<operation id="2611" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.37:9  br i1 %tmp, label %41, label %._crit_edge.38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2612" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225433">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_37 = load i8* %buffer_addr_38, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_37"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2613" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_37 = load i8* %buffer_addr_38, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_37"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2614" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_37_cast = zext i8 %buffer_load_37 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_37_cast"/></StgValue>
</operation>

<operation id="2615" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_37_cast = zext i8 %Input_load_40 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_37_cast"/></StgValue>
</operation>

<operation id="2616" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_37 = add i9 %tmp_5_37_cast, %tmp_6_37_cast

]]></Node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="2617" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_38_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_37, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_38_cast"/></StgValue>
</operation>

<operation id="2618" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2619" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.38:1  store i8 %Input_load_40, i8* %buffer_addr_37, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2620" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.38:5  %sum_38 = add i17 %phi_mul, 39

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="2621" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.38:6  %sum_38_cast = zext i17 %sum_38 to i32

]]></Node>
<StgValue><ssdm name="sum_38_cast"/></StgValue>
</operation>

<operation id="2622" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.38:7  %Input_addr_42 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_38_cast

]]></Node>
<StgValue><ssdm name="Input_addr_42"/></StgValue>
</operation>

<operation id="2623" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.38:8  %Input_load_42 = load i8* %Input_addr_42, align 1

]]></Node>
<StgValue><ssdm name="Input_load_42"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2624" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.38:0  %Average_2_37 = phi i8 [ %Average_38_cast, %41 ], [ %Input_load_40, %._crit_edge.37 ]

]]></Node>
<StgValue><ssdm name="Average_2_37"/></StgValue>
</operation>

<operation id="2625" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.38:2  %Diff_37 = sub i8 %Input_load_41, %Average_2_37

]]></Node>
<StgValue><ssdm name="Diff_37"/></StgValue>
</operation>

<operation id="2626" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.38:3  %Output_addr_38 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_37_cast

]]></Node>
<StgValue><ssdm name="Output_addr_38"/></StgValue>
</operation>

<operation id="2627" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.38:4  store i8 %Diff_37, i8* %Output_addr_38, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2628" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.38:8  %Input_load_42 = load i8* %Input_addr_42, align 1

]]></Node>
<StgValue><ssdm name="Input_load_42"/></StgValue>
</operation>

<operation id="2629" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.38:9  br i1 %tmp, label %42, label %._crit_edge.39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2630" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225438">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_38 = load i8* %buffer_addr_39, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_38"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2631" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_38 = load i8* %buffer_addr_39, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_38"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2632" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_38_cast = zext i8 %buffer_load_38 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_38_cast"/></StgValue>
</operation>

<operation id="2633" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_38_cast = zext i8 %Input_load_41 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_38_cast"/></StgValue>
</operation>

<operation id="2634" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_38 = add i9 %tmp_5_38_cast, %tmp_6_38_cast

]]></Node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="2635" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_39_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_38, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_39_cast"/></StgValue>
</operation>

<operation id="2636" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2637" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.39:1  store i8 %Input_load_41, i8* %buffer_addr_38, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2638" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.39:5  %sum_39 = add i17 %phi_mul, 40

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2639" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.39:6  %sum_39_cast = zext i17 %sum_39 to i32

]]></Node>
<StgValue><ssdm name="sum_39_cast"/></StgValue>
</operation>

<operation id="2640" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.39:7  %Input_addr_43 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_39_cast

]]></Node>
<StgValue><ssdm name="Input_addr_43"/></StgValue>
</operation>

<operation id="2641" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.39:8  %Input_load_43 = load i8* %Input_addr_43, align 1

]]></Node>
<StgValue><ssdm name="Input_load_43"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2642" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.39:0  %Average_2_38 = phi i8 [ %Average_39_cast, %42 ], [ %Input_load_41, %._crit_edge.38 ]

]]></Node>
<StgValue><ssdm name="Average_2_38"/></StgValue>
</operation>

<operation id="2643" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.39:2  %Diff_38 = sub i8 %Input_load_42, %Average_2_38

]]></Node>
<StgValue><ssdm name="Diff_38"/></StgValue>
</operation>

<operation id="2644" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.39:3  %Output_addr_39 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_38_cast

]]></Node>
<StgValue><ssdm name="Output_addr_39"/></StgValue>
</operation>

<operation id="2645" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.39:4  store i8 %Diff_38, i8* %Output_addr_39, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2646" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.39:8  %Input_load_43 = load i8* %Input_addr_43, align 1

]]></Node>
<StgValue><ssdm name="Input_load_43"/></StgValue>
</operation>

<operation id="2647" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.39:9  br i1 %tmp, label %43, label %._crit_edge.40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2648" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225443">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_39 = load i8* %buffer_addr_40, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_39"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2649" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_39 = load i8* %buffer_addr_40, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_39"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2650" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_39_cast = zext i8 %buffer_load_39 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_39_cast"/></StgValue>
</operation>

<operation id="2651" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_39_cast = zext i8 %Input_load_42 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_39_cast"/></StgValue>
</operation>

<operation id="2652" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_39 = add i9 %tmp_5_39_cast, %tmp_6_39_cast

]]></Node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="2653" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_40_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_39, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_40_cast"/></StgValue>
</operation>

<operation id="2654" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2655" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.40:1  store i8 %Input_load_42, i8* %buffer_addr_39, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2656" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.40:5  %sum_40 = add i17 %phi_mul, 41

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="2657" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.40:6  %sum_40_cast = zext i17 %sum_40 to i32

]]></Node>
<StgValue><ssdm name="sum_40_cast"/></StgValue>
</operation>

<operation id="2658" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.40:7  %Input_addr_44 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_40_cast

]]></Node>
<StgValue><ssdm name="Input_addr_44"/></StgValue>
</operation>

<operation id="2659" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.40:8  %Input_load_44 = load i8* %Input_addr_44, align 1

]]></Node>
<StgValue><ssdm name="Input_load_44"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2660" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.40:0  %Average_2_39 = phi i8 [ %Average_40_cast, %43 ], [ %Input_load_42, %._crit_edge.39 ]

]]></Node>
<StgValue><ssdm name="Average_2_39"/></StgValue>
</operation>

<operation id="2661" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.40:2  %Diff_39 = sub i8 %Input_load_43, %Average_2_39

]]></Node>
<StgValue><ssdm name="Diff_39"/></StgValue>
</operation>

<operation id="2662" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.40:3  %Output_addr_40 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_39_cast

]]></Node>
<StgValue><ssdm name="Output_addr_40"/></StgValue>
</operation>

<operation id="2663" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.40:4  store i8 %Diff_39, i8* %Output_addr_40, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2664" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.40:8  %Input_load_44 = load i8* %Input_addr_44, align 1

]]></Node>
<StgValue><ssdm name="Input_load_44"/></StgValue>
</operation>

<operation id="2665" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.40:9  br i1 %tmp, label %44, label %._crit_edge.41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2666" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225448">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_40 = load i8* %buffer_addr_41, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_40"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2667" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_40 = load i8* %buffer_addr_41, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_40"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2668" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_40_cast = zext i8 %buffer_load_40 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_40_cast"/></StgValue>
</operation>

<operation id="2669" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_40_cast = zext i8 %Input_load_43 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_40_cast"/></StgValue>
</operation>

<operation id="2670" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_40 = add i9 %tmp_5_40_cast, %tmp_6_40_cast

]]></Node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="2671" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_41_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_40, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_41_cast"/></StgValue>
</operation>

<operation id="2672" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2673" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.41:1  store i8 %Input_load_43, i8* %buffer_addr_40, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2674" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.41:5  %sum_41 = add i17 %phi_mul, 42

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="2675" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.41:6  %sum_41_cast = zext i17 %sum_41 to i32

]]></Node>
<StgValue><ssdm name="sum_41_cast"/></StgValue>
</operation>

<operation id="2676" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.41:7  %Input_addr_45 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_41_cast

]]></Node>
<StgValue><ssdm name="Input_addr_45"/></StgValue>
</operation>

<operation id="2677" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.41:8  %Input_load_45 = load i8* %Input_addr_45, align 1

]]></Node>
<StgValue><ssdm name="Input_load_45"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2678" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.41:0  %Average_2_40 = phi i8 [ %Average_41_cast, %44 ], [ %Input_load_43, %._crit_edge.40 ]

]]></Node>
<StgValue><ssdm name="Average_2_40"/></StgValue>
</operation>

<operation id="2679" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41:2  %Diff_40 = sub i8 %Input_load_44, %Average_2_40

]]></Node>
<StgValue><ssdm name="Diff_40"/></StgValue>
</operation>

<operation id="2680" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.41:3  %Output_addr_41 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_40_cast

]]></Node>
<StgValue><ssdm name="Output_addr_41"/></StgValue>
</operation>

<operation id="2681" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.41:4  store i8 %Diff_40, i8* %Output_addr_41, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2682" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.41:8  %Input_load_45 = load i8* %Input_addr_45, align 1

]]></Node>
<StgValue><ssdm name="Input_load_45"/></StgValue>
</operation>

<operation id="2683" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.41:9  br i1 %tmp, label %45, label %._crit_edge.42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2684" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225453">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_41 = load i8* %buffer_addr_42, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_41"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2685" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_41 = load i8* %buffer_addr_42, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_41"/></StgValue>
</operation>

<operation id="2686" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_41_cast = zext i8 %buffer_load_41 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_41_cast"/></StgValue>
</operation>

<operation id="2687" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_41_cast = zext i8 %Input_load_44 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_41_cast"/></StgValue>
</operation>

<operation id="2688" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_41 = add i9 %tmp_5_41_cast, %tmp_6_41_cast

]]></Node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="2689" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_42_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_41, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_42_cast"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2690" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2691" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.42:1  store i8 %Input_load_44, i8* %buffer_addr_41, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2692" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.42:5  %sum_42 = add i17 %phi_mul, 43

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="2693" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.42:6  %sum_42_cast = zext i17 %sum_42 to i32

]]></Node>
<StgValue><ssdm name="sum_42_cast"/></StgValue>
</operation>

<operation id="2694" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.42:7  %Input_addr_46 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_42_cast

]]></Node>
<StgValue><ssdm name="Input_addr_46"/></StgValue>
</operation>

<operation id="2695" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.42:8  %Input_load_46 = load i8* %Input_addr_46, align 1

]]></Node>
<StgValue><ssdm name="Input_load_46"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2696" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.42:0  %Average_2_41 = phi i8 [ %Average_42_cast, %45 ], [ %Input_load_44, %._crit_edge.41 ]

]]></Node>
<StgValue><ssdm name="Average_2_41"/></StgValue>
</operation>

<operation id="2697" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.42:2  %Diff_41 = sub i8 %Input_load_45, %Average_2_41

]]></Node>
<StgValue><ssdm name="Diff_41"/></StgValue>
</operation>

<operation id="2698" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.42:3  %Output_addr_42 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_41_cast

]]></Node>
<StgValue><ssdm name="Output_addr_42"/></StgValue>
</operation>

<operation id="2699" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.42:4  store i8 %Diff_41, i8* %Output_addr_42, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2700" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.42:8  %Input_load_46 = load i8* %Input_addr_46, align 1

]]></Node>
<StgValue><ssdm name="Input_load_46"/></StgValue>
</operation>

<operation id="2701" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.42:9  br i1 %tmp, label %46, label %._crit_edge.43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2702" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225458">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_42 = load i8* %buffer_addr_43, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_42"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2703" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_42 = load i8* %buffer_addr_43, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_42"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2704" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_42_cast = zext i8 %buffer_load_42 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_42_cast"/></StgValue>
</operation>

<operation id="2705" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_42_cast = zext i8 %Input_load_45 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_42_cast"/></StgValue>
</operation>

<operation id="2706" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_42 = add i9 %tmp_5_42_cast, %tmp_6_42_cast

]]></Node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="2707" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_43_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_42, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_43_cast"/></StgValue>
</operation>

<operation id="2708" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2709" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.43:1  store i8 %Input_load_45, i8* %buffer_addr_42, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2710" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.43:5  %sum_43 = add i17 %phi_mul, 44

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="2711" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.43:6  %sum_43_cast = zext i17 %sum_43 to i32

]]></Node>
<StgValue><ssdm name="sum_43_cast"/></StgValue>
</operation>

<operation id="2712" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.43:7  %Input_addr_47 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_43_cast

]]></Node>
<StgValue><ssdm name="Input_addr_47"/></StgValue>
</operation>

<operation id="2713" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.43:8  %Input_load_47 = load i8* %Input_addr_47, align 1

]]></Node>
<StgValue><ssdm name="Input_load_47"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2714" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.43:0  %Average_2_42 = phi i8 [ %Average_43_cast, %46 ], [ %Input_load_45, %._crit_edge.42 ]

]]></Node>
<StgValue><ssdm name="Average_2_42"/></StgValue>
</operation>

<operation id="2715" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.43:2  %Diff_42 = sub i8 %Input_load_46, %Average_2_42

]]></Node>
<StgValue><ssdm name="Diff_42"/></StgValue>
</operation>

<operation id="2716" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.43:3  %Output_addr_43 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_42_cast

]]></Node>
<StgValue><ssdm name="Output_addr_43"/></StgValue>
</operation>

<operation id="2717" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.43:4  store i8 %Diff_42, i8* %Output_addr_43, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2718" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.43:8  %Input_load_47 = load i8* %Input_addr_47, align 1

]]></Node>
<StgValue><ssdm name="Input_load_47"/></StgValue>
</operation>

<operation id="2719" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.43:9  br i1 %tmp, label %47, label %._crit_edge.44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2720" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225463">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_43 = load i8* %buffer_addr_44, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_43"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2721" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_43 = load i8* %buffer_addr_44, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_43"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2722" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_43_cast = zext i8 %buffer_load_43 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_43_cast"/></StgValue>
</operation>

<operation id="2723" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_43_cast = zext i8 %Input_load_46 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_43_cast"/></StgValue>
</operation>

<operation id="2724" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_43 = add i9 %tmp_5_43_cast, %tmp_6_43_cast

]]></Node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="2725" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_44_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_43, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_44_cast"/></StgValue>
</operation>

<operation id="2726" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2727" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.44:1  store i8 %Input_load_46, i8* %buffer_addr_43, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2728" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.44:5  %sum_44 = add i17 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="2729" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.44:6  %sum_44_cast = zext i17 %sum_44 to i32

]]></Node>
<StgValue><ssdm name="sum_44_cast"/></StgValue>
</operation>

<operation id="2730" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.44:7  %Input_addr_48 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_44_cast

]]></Node>
<StgValue><ssdm name="Input_addr_48"/></StgValue>
</operation>

<operation id="2731" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.44:8  %Input_load_48 = load i8* %Input_addr_48, align 1

]]></Node>
<StgValue><ssdm name="Input_load_48"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2732" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.44:0  %Average_2_43 = phi i8 [ %Average_44_cast, %47 ], [ %Input_load_46, %._crit_edge.43 ]

]]></Node>
<StgValue><ssdm name="Average_2_43"/></StgValue>
</operation>

<operation id="2733" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.44:2  %Diff_43 = sub i8 %Input_load_47, %Average_2_43

]]></Node>
<StgValue><ssdm name="Diff_43"/></StgValue>
</operation>

<operation id="2734" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.44:3  %Output_addr_44 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_43_cast

]]></Node>
<StgValue><ssdm name="Output_addr_44"/></StgValue>
</operation>

<operation id="2735" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.44:4  store i8 %Diff_43, i8* %Output_addr_44, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2736" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.44:8  %Input_load_48 = load i8* %Input_addr_48, align 1

]]></Node>
<StgValue><ssdm name="Input_load_48"/></StgValue>
</operation>

<operation id="2737" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.44:9  br i1 %tmp, label %48, label %._crit_edge.45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2738" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225468">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_44 = load i8* %buffer_addr_45, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_44"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2739" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_44 = load i8* %buffer_addr_45, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_44"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2740" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_44_cast = zext i8 %buffer_load_44 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_44_cast"/></StgValue>
</operation>

<operation id="2741" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_44_cast = zext i8 %Input_load_47 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_44_cast"/></StgValue>
</operation>

<operation id="2742" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_44 = add i9 %tmp_5_44_cast, %tmp_6_44_cast

]]></Node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="2743" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_45_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_44, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_45_cast"/></StgValue>
</operation>

<operation id="2744" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2745" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.45:1  store i8 %Input_load_47, i8* %buffer_addr_44, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2746" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.45:5  %sum_45 = add i17 %phi_mul, 46

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="2747" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.45:6  %sum_45_cast = zext i17 %sum_45 to i32

]]></Node>
<StgValue><ssdm name="sum_45_cast"/></StgValue>
</operation>

<operation id="2748" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.45:7  %Input_addr_49 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_45_cast

]]></Node>
<StgValue><ssdm name="Input_addr_49"/></StgValue>
</operation>

<operation id="2749" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.45:8  %Input_load_49 = load i8* %Input_addr_49, align 1

]]></Node>
<StgValue><ssdm name="Input_load_49"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2750" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.45:0  %Average_2_44 = phi i8 [ %Average_45_cast, %48 ], [ %Input_load_47, %._crit_edge.44 ]

]]></Node>
<StgValue><ssdm name="Average_2_44"/></StgValue>
</operation>

<operation id="2751" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.45:2  %Diff_44 = sub i8 %Input_load_48, %Average_2_44

]]></Node>
<StgValue><ssdm name="Diff_44"/></StgValue>
</operation>

<operation id="2752" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.45:3  %Output_addr_45 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_44_cast

]]></Node>
<StgValue><ssdm name="Output_addr_45"/></StgValue>
</operation>

<operation id="2753" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.45:4  store i8 %Diff_44, i8* %Output_addr_45, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2754" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.45:8  %Input_load_49 = load i8* %Input_addr_49, align 1

]]></Node>
<StgValue><ssdm name="Input_load_49"/></StgValue>
</operation>

<operation id="2755" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.45:9  br i1 %tmp, label %49, label %._crit_edge.46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2756" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225473">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_45 = load i8* %buffer_addr_46, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_45"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2757" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_45 = load i8* %buffer_addr_46, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_45"/></StgValue>
</operation>

<operation id="2758" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_45_cast = zext i8 %buffer_load_45 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_45_cast"/></StgValue>
</operation>

<operation id="2759" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_45_cast = zext i8 %Input_load_48 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_45_cast"/></StgValue>
</operation>

<operation id="2760" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_45 = add i9 %tmp_5_45_cast, %tmp_6_45_cast

]]></Node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="2761" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_46_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_45, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_46_cast"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2762" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225475">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2763" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.46:1  store i8 %Input_load_48, i8* %buffer_addr_45, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2764" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.46:5  %sum_46 = add i17 %phi_mul, 47

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="2765" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.46:6  %sum_46_cast = zext i17 %sum_46 to i32

]]></Node>
<StgValue><ssdm name="sum_46_cast"/></StgValue>
</operation>

<operation id="2766" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.46:7  %Input_addr_50 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_46_cast

]]></Node>
<StgValue><ssdm name="Input_addr_50"/></StgValue>
</operation>

<operation id="2767" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.46:8  %Input_load_50 = load i8* %Input_addr_50, align 1

]]></Node>
<StgValue><ssdm name="Input_load_50"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2768" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.46:0  %Average_2_45 = phi i8 [ %Average_46_cast, %49 ], [ %Input_load_48, %._crit_edge.45 ]

]]></Node>
<StgValue><ssdm name="Average_2_45"/></StgValue>
</operation>

<operation id="2769" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.46:2  %Diff_45 = sub i8 %Input_load_49, %Average_2_45

]]></Node>
<StgValue><ssdm name="Diff_45"/></StgValue>
</operation>

<operation id="2770" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.46:3  %Output_addr_46 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_45_cast

]]></Node>
<StgValue><ssdm name="Output_addr_46"/></StgValue>
</operation>

<operation id="2771" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.46:4  store i8 %Diff_45, i8* %Output_addr_46, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2772" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.46:8  %Input_load_50 = load i8* %Input_addr_50, align 1

]]></Node>
<StgValue><ssdm name="Input_load_50"/></StgValue>
</operation>

<operation id="2773" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.46:9  br i1 %tmp, label %50, label %._crit_edge.47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2774" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225478">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_46 = load i8* %buffer_addr_47, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_46"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2775" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_46 = load i8* %buffer_addr_47, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_46"/></StgValue>
</operation>

<operation id="2776" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_46_cast = zext i8 %buffer_load_46 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_46_cast"/></StgValue>
</operation>

<operation id="2777" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_46_cast = zext i8 %Input_load_49 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_46_cast"/></StgValue>
</operation>

<operation id="2778" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_46 = add i9 %tmp_5_46_cast, %tmp_6_46_cast

]]></Node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="2779" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_47_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_46, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_47_cast"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2780" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225480">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2781" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.47:1  store i8 %Input_load_49, i8* %buffer_addr_46, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2782" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.47:5  %sum_47 = add i17 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="2783" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.47:6  %sum_47_cast = zext i17 %sum_47 to i32

]]></Node>
<StgValue><ssdm name="sum_47_cast"/></StgValue>
</operation>

<operation id="2784" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.47:7  %Input_addr_51 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_47_cast

]]></Node>
<StgValue><ssdm name="Input_addr_51"/></StgValue>
</operation>

<operation id="2785" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.47:8  %Input_load_51 = load i8* %Input_addr_51, align 1

]]></Node>
<StgValue><ssdm name="Input_load_51"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2786" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.47:0  %Average_2_46 = phi i8 [ %Average_47_cast, %50 ], [ %Input_load_49, %._crit_edge.46 ]

]]></Node>
<StgValue><ssdm name="Average_2_46"/></StgValue>
</operation>

<operation id="2787" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.47:2  %Diff_46 = sub i8 %Input_load_50, %Average_2_46

]]></Node>
<StgValue><ssdm name="Diff_46"/></StgValue>
</operation>

<operation id="2788" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.47:3  %Output_addr_47 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_46_cast

]]></Node>
<StgValue><ssdm name="Output_addr_47"/></StgValue>
</operation>

<operation id="2789" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.47:4  store i8 %Diff_46, i8* %Output_addr_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2790" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.47:8  %Input_load_51 = load i8* %Input_addr_51, align 1

]]></Node>
<StgValue><ssdm name="Input_load_51"/></StgValue>
</operation>

<operation id="2791" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.47:9  br i1 %tmp, label %51, label %._crit_edge.48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2792" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225483">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_47 = load i8* %buffer_addr_48, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_47"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2793" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_47 = load i8* %buffer_addr_48, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_47"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2794" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_47_cast = zext i8 %buffer_load_47 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_47_cast"/></StgValue>
</operation>

<operation id="2795" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_47_cast = zext i8 %Input_load_50 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_47_cast"/></StgValue>
</operation>

<operation id="2796" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_47 = add i9 %tmp_5_47_cast, %tmp_6_47_cast

]]></Node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="2797" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_48_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_47, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_48_cast"/></StgValue>
</operation>

<operation id="2798" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2799" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.48:1  store i8 %Input_load_50, i8* %buffer_addr_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2800" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.48:5  %sum_48 = add i17 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="2801" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.48:6  %sum_48_cast = zext i17 %sum_48 to i32

]]></Node>
<StgValue><ssdm name="sum_48_cast"/></StgValue>
</operation>

<operation id="2802" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.48:7  %Input_addr_52 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_48_cast

]]></Node>
<StgValue><ssdm name="Input_addr_52"/></StgValue>
</operation>

<operation id="2803" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.48:8  %Input_load_52 = load i8* %Input_addr_52, align 1

]]></Node>
<StgValue><ssdm name="Input_load_52"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2804" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.48:0  %Average_2_47 = phi i8 [ %Average_48_cast, %51 ], [ %Input_load_50, %._crit_edge.47 ]

]]></Node>
<StgValue><ssdm name="Average_2_47"/></StgValue>
</operation>

<operation id="2805" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.48:2  %Diff_47 = sub i8 %Input_load_51, %Average_2_47

]]></Node>
<StgValue><ssdm name="Diff_47"/></StgValue>
</operation>

<operation id="2806" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.48:3  %Output_addr_48 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_47_cast

]]></Node>
<StgValue><ssdm name="Output_addr_48"/></StgValue>
</operation>

<operation id="2807" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.48:4  store i8 %Diff_47, i8* %Output_addr_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2808" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.48:8  %Input_load_52 = load i8* %Input_addr_52, align 1

]]></Node>
<StgValue><ssdm name="Input_load_52"/></StgValue>
</operation>

<operation id="2809" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.48:9  br i1 %tmp, label %52, label %._crit_edge.49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2810" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225488">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_48 = load i8* %buffer_addr_49, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_48"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2811" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_48 = load i8* %buffer_addr_49, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_48"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2812" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_48_cast = zext i8 %buffer_load_48 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_48_cast"/></StgValue>
</operation>

<operation id="2813" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_48_cast = zext i8 %Input_load_51 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_48_cast"/></StgValue>
</operation>

<operation id="2814" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_48 = add i9 %tmp_5_48_cast, %tmp_6_48_cast

]]></Node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="2815" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_49_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_48, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_49_cast"/></StgValue>
</operation>

<operation id="2816" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2817" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.49:1  store i8 %Input_load_51, i8* %buffer_addr_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2818" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.49:5  %sum_49 = add i17 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="2819" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.49:6  %sum_49_cast = zext i17 %sum_49 to i32

]]></Node>
<StgValue><ssdm name="sum_49_cast"/></StgValue>
</operation>

<operation id="2820" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.49:7  %Input_addr_53 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_49_cast

]]></Node>
<StgValue><ssdm name="Input_addr_53"/></StgValue>
</operation>

<operation id="2821" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.49:8  %Input_load_53 = load i8* %Input_addr_53, align 1

]]></Node>
<StgValue><ssdm name="Input_load_53"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2822" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.49:0  %Average_2_48 = phi i8 [ %Average_49_cast, %52 ], [ %Input_load_51, %._crit_edge.48 ]

]]></Node>
<StgValue><ssdm name="Average_2_48"/></StgValue>
</operation>

<operation id="2823" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.49:2  %Diff_48 = sub i8 %Input_load_52, %Average_2_48

]]></Node>
<StgValue><ssdm name="Diff_48"/></StgValue>
</operation>

<operation id="2824" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.49:3  %Output_addr_49 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_48_cast

]]></Node>
<StgValue><ssdm name="Output_addr_49"/></StgValue>
</operation>

<operation id="2825" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.49:4  store i8 %Diff_48, i8* %Output_addr_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2826" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.49:8  %Input_load_53 = load i8* %Input_addr_53, align 1

]]></Node>
<StgValue><ssdm name="Input_load_53"/></StgValue>
</operation>

<operation id="2827" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.49:9  br i1 %tmp, label %53, label %._crit_edge.50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2828" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225493">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_49 = load i8* %buffer_addr_50, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_49"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2829" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_49 = load i8* %buffer_addr_50, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_49"/></StgValue>
</operation>

<operation id="2830" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_49_cast = zext i8 %buffer_load_49 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_49_cast"/></StgValue>
</operation>

<operation id="2831" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_49_cast = zext i8 %Input_load_52 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_49_cast"/></StgValue>
</operation>

<operation id="2832" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_49 = add i9 %tmp_5_49_cast, %tmp_6_49_cast

]]></Node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="2833" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_50_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_49, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_50_cast"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2834" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2835" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.50:1  store i8 %Input_load_52, i8* %buffer_addr_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2836" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.50:5  %sum_50 = add i17 %phi_mul, 51

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>

<operation id="2837" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.50:6  %sum_50_cast = zext i17 %sum_50 to i32

]]></Node>
<StgValue><ssdm name="sum_50_cast"/></StgValue>
</operation>

<operation id="2838" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.50:7  %Input_addr_54 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_50_cast

]]></Node>
<StgValue><ssdm name="Input_addr_54"/></StgValue>
</operation>

<operation id="2839" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.50:8  %Input_load_54 = load i8* %Input_addr_54, align 1

]]></Node>
<StgValue><ssdm name="Input_load_54"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2840" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.50:0  %Average_2_49 = phi i8 [ %Average_50_cast, %53 ], [ %Input_load_52, %._crit_edge.49 ]

]]></Node>
<StgValue><ssdm name="Average_2_49"/></StgValue>
</operation>

<operation id="2841" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.50:2  %Diff_49 = sub i8 %Input_load_53, %Average_2_49

]]></Node>
<StgValue><ssdm name="Diff_49"/></StgValue>
</operation>

<operation id="2842" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.50:3  %Output_addr_50 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_49_cast

]]></Node>
<StgValue><ssdm name="Output_addr_50"/></StgValue>
</operation>

<operation id="2843" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.50:4  store i8 %Diff_49, i8* %Output_addr_50, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2844" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.50:8  %Input_load_54 = load i8* %Input_addr_54, align 1

]]></Node>
<StgValue><ssdm name="Input_load_54"/></StgValue>
</operation>

<operation id="2845" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.50:9  br i1 %tmp, label %54, label %._crit_edge.51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2846" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225498">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_50 = load i8* %buffer_addr_51, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_50"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2847" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_50 = load i8* %buffer_addr_51, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_50"/></StgValue>
</operation>

<operation id="2848" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_50_cast = zext i8 %buffer_load_50 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_50_cast"/></StgValue>
</operation>

<operation id="2849" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_50_cast = zext i8 %Input_load_53 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_50_cast"/></StgValue>
</operation>

<operation id="2850" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_50 = add i9 %tmp_5_50_cast, %tmp_6_50_cast

]]></Node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="2851" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_51_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_50, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_51_cast"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2852" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225500">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2853" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.51:1  store i8 %Input_load_53, i8* %buffer_addr_50, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2854" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.51:5  %sum_51 = add i17 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="2855" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.51:6  %sum_51_cast = zext i17 %sum_51 to i32

]]></Node>
<StgValue><ssdm name="sum_51_cast"/></StgValue>
</operation>

<operation id="2856" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.51:7  %Input_addr_55 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_51_cast

]]></Node>
<StgValue><ssdm name="Input_addr_55"/></StgValue>
</operation>

<operation id="2857" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.51:8  %Input_load_55 = load i8* %Input_addr_55, align 1

]]></Node>
<StgValue><ssdm name="Input_load_55"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2858" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.51:0  %Average_2_50 = phi i8 [ %Average_51_cast, %54 ], [ %Input_load_53, %._crit_edge.50 ]

]]></Node>
<StgValue><ssdm name="Average_2_50"/></StgValue>
</operation>

<operation id="2859" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51:2  %Diff_50 = sub i8 %Input_load_54, %Average_2_50

]]></Node>
<StgValue><ssdm name="Diff_50"/></StgValue>
</operation>

<operation id="2860" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.51:3  %Output_addr_51 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_50_cast

]]></Node>
<StgValue><ssdm name="Output_addr_51"/></StgValue>
</operation>

<operation id="2861" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.51:4  store i8 %Diff_50, i8* %Output_addr_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2862" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.51:8  %Input_load_55 = load i8* %Input_addr_55, align 1

]]></Node>
<StgValue><ssdm name="Input_load_55"/></StgValue>
</operation>

<operation id="2863" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.51:9  br i1 %tmp, label %55, label %._crit_edge.52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2864" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225503">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_51 = load i8* %buffer_addr_52, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_51"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2865" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_51 = load i8* %buffer_addr_52, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_51"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2866" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_51_cast = zext i8 %buffer_load_51 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_51_cast"/></StgValue>
</operation>

<operation id="2867" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_51_cast = zext i8 %Input_load_54 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_51_cast"/></StgValue>
</operation>

<operation id="2868" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_51 = add i9 %tmp_5_51_cast, %tmp_6_51_cast

]]></Node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="2869" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_52_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_51, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_52_cast"/></StgValue>
</operation>

<operation id="2870" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2871" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.52:1  store i8 %Input_load_54, i8* %buffer_addr_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2872" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.52:5  %sum_52 = add i17 %phi_mul, 53

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>

<operation id="2873" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.52:6  %sum_52_cast = zext i17 %sum_52 to i32

]]></Node>
<StgValue><ssdm name="sum_52_cast"/></StgValue>
</operation>

<operation id="2874" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.52:7  %Input_addr_56 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_52_cast

]]></Node>
<StgValue><ssdm name="Input_addr_56"/></StgValue>
</operation>

<operation id="2875" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.52:8  %Input_load_56 = load i8* %Input_addr_56, align 1

]]></Node>
<StgValue><ssdm name="Input_load_56"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2876" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.52:0  %Average_2_51 = phi i8 [ %Average_52_cast, %55 ], [ %Input_load_54, %._crit_edge.51 ]

]]></Node>
<StgValue><ssdm name="Average_2_51"/></StgValue>
</operation>

<operation id="2877" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.52:2  %Diff_51 = sub i8 %Input_load_55, %Average_2_51

]]></Node>
<StgValue><ssdm name="Diff_51"/></StgValue>
</operation>

<operation id="2878" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.52:3  %Output_addr_52 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_51_cast

]]></Node>
<StgValue><ssdm name="Output_addr_52"/></StgValue>
</operation>

<operation id="2879" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.52:4  store i8 %Diff_51, i8* %Output_addr_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2880" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.52:8  %Input_load_56 = load i8* %Input_addr_56, align 1

]]></Node>
<StgValue><ssdm name="Input_load_56"/></StgValue>
</operation>

<operation id="2881" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.52:9  br i1 %tmp, label %56, label %._crit_edge.53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2882" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225508">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_52 = load i8* %buffer_addr_53, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_52"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2883" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_52 = load i8* %buffer_addr_53, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_52"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2884" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_52_cast = zext i8 %buffer_load_52 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_52_cast"/></StgValue>
</operation>

<operation id="2885" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_52_cast = zext i8 %Input_load_55 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_52_cast"/></StgValue>
</operation>

<operation id="2886" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_52 = add i9 %tmp_5_52_cast, %tmp_6_52_cast

]]></Node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="2887" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_53_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_52, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_53_cast"/></StgValue>
</operation>

<operation id="2888" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2889" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.53:1  store i8 %Input_load_55, i8* %buffer_addr_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2890" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.53:5  %sum_53 = add i17 %phi_mul, 54

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="2891" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.53:6  %sum_53_cast = zext i17 %sum_53 to i32

]]></Node>
<StgValue><ssdm name="sum_53_cast"/></StgValue>
</operation>

<operation id="2892" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.53:7  %Input_addr_57 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_53_cast

]]></Node>
<StgValue><ssdm name="Input_addr_57"/></StgValue>
</operation>

<operation id="2893" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.53:8  %Input_load_57 = load i8* %Input_addr_57, align 1

]]></Node>
<StgValue><ssdm name="Input_load_57"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2894" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.53:0  %Average_2_52 = phi i8 [ %Average_53_cast, %56 ], [ %Input_load_55, %._crit_edge.52 ]

]]></Node>
<StgValue><ssdm name="Average_2_52"/></StgValue>
</operation>

<operation id="2895" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.53:2  %Diff_52 = sub i8 %Input_load_56, %Average_2_52

]]></Node>
<StgValue><ssdm name="Diff_52"/></StgValue>
</operation>

<operation id="2896" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.53:3  %Output_addr_53 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_52_cast

]]></Node>
<StgValue><ssdm name="Output_addr_53"/></StgValue>
</operation>

<operation id="2897" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.53:4  store i8 %Diff_52, i8* %Output_addr_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2898" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.53:8  %Input_load_57 = load i8* %Input_addr_57, align 1

]]></Node>
<StgValue><ssdm name="Input_load_57"/></StgValue>
</operation>

<operation id="2899" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.53:9  br i1 %tmp, label %57, label %._crit_edge.54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2900" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225513">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_53 = load i8* %buffer_addr_54, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_53"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2901" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_53 = load i8* %buffer_addr_54, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_53"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2902" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_53_cast = zext i8 %buffer_load_53 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_53_cast"/></StgValue>
</operation>

<operation id="2903" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_53_cast = zext i8 %Input_load_56 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_53_cast"/></StgValue>
</operation>

<operation id="2904" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_53 = add i9 %tmp_5_53_cast, %tmp_6_53_cast

]]></Node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="2905" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_54_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_53, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_54_cast"/></StgValue>
</operation>

<operation id="2906" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2907" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.54:1  store i8 %Input_load_56, i8* %buffer_addr_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2908" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.54:5  %sum_54 = add i17 %phi_mul, 55

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>

<operation id="2909" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.54:6  %sum_54_cast = zext i17 %sum_54 to i32

]]></Node>
<StgValue><ssdm name="sum_54_cast"/></StgValue>
</operation>

<operation id="2910" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.54:7  %Input_addr_58 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_54_cast

]]></Node>
<StgValue><ssdm name="Input_addr_58"/></StgValue>
</operation>

<operation id="2911" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.54:8  %Input_load_58 = load i8* %Input_addr_58, align 1

]]></Node>
<StgValue><ssdm name="Input_load_58"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2912" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.54:0  %Average_2_53 = phi i8 [ %Average_54_cast, %57 ], [ %Input_load_56, %._crit_edge.53 ]

]]></Node>
<StgValue><ssdm name="Average_2_53"/></StgValue>
</operation>

<operation id="2913" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.54:2  %Diff_53 = sub i8 %Input_load_57, %Average_2_53

]]></Node>
<StgValue><ssdm name="Diff_53"/></StgValue>
</operation>

<operation id="2914" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.54:3  %Output_addr_54 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_53_cast

]]></Node>
<StgValue><ssdm name="Output_addr_54"/></StgValue>
</operation>

<operation id="2915" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.54:4  store i8 %Diff_53, i8* %Output_addr_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2916" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.54:8  %Input_load_58 = load i8* %Input_addr_58, align 1

]]></Node>
<StgValue><ssdm name="Input_load_58"/></StgValue>
</operation>

<operation id="2917" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.54:9  br i1 %tmp, label %58, label %._crit_edge.55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2918" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225518">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_54 = load i8* %buffer_addr_55, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_54"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2919" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_54 = load i8* %buffer_addr_55, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_54"/></StgValue>
</operation>

<operation id="2920" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_54_cast = zext i8 %buffer_load_54 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_54_cast"/></StgValue>
</operation>

<operation id="2921" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_54_cast = zext i8 %Input_load_57 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_54_cast"/></StgValue>
</operation>

<operation id="2922" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_54 = add i9 %tmp_5_54_cast, %tmp_6_54_cast

]]></Node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="2923" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_55_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_54, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_55_cast"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2924" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2925" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.55:1  store i8 %Input_load_57, i8* %buffer_addr_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2926" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.55:5  %sum_55 = add i17 %phi_mul, 56

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="2927" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.55:6  %sum_55_cast = zext i17 %sum_55 to i32

]]></Node>
<StgValue><ssdm name="sum_55_cast"/></StgValue>
</operation>

<operation id="2928" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.55:7  %Input_addr_59 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_55_cast

]]></Node>
<StgValue><ssdm name="Input_addr_59"/></StgValue>
</operation>

<operation id="2929" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.55:8  %Input_load_59 = load i8* %Input_addr_59, align 1

]]></Node>
<StgValue><ssdm name="Input_load_59"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2930" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.55:0  %Average_2_54 = phi i8 [ %Average_55_cast, %58 ], [ %Input_load_57, %._crit_edge.54 ]

]]></Node>
<StgValue><ssdm name="Average_2_54"/></StgValue>
</operation>

<operation id="2931" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.55:2  %Diff_54 = sub i8 %Input_load_58, %Average_2_54

]]></Node>
<StgValue><ssdm name="Diff_54"/></StgValue>
</operation>

<operation id="2932" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.55:3  %Output_addr_55 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_54_cast

]]></Node>
<StgValue><ssdm name="Output_addr_55"/></StgValue>
</operation>

<operation id="2933" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.55:4  store i8 %Diff_54, i8* %Output_addr_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2934" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.55:8  %Input_load_59 = load i8* %Input_addr_59, align 1

]]></Node>
<StgValue><ssdm name="Input_load_59"/></StgValue>
</operation>

<operation id="2935" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.55:9  br i1 %tmp, label %59, label %._crit_edge.56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2936" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225523">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_55 = load i8* %buffer_addr_56, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_55"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2937" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_55 = load i8* %buffer_addr_56, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_55"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2938" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_55_cast = zext i8 %buffer_load_55 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_55_cast"/></StgValue>
</operation>

<operation id="2939" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_55_cast = zext i8 %Input_load_58 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_55_cast"/></StgValue>
</operation>

<operation id="2940" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_55 = add i9 %tmp_5_55_cast, %tmp_6_55_cast

]]></Node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="2941" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_56_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_55, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_56_cast"/></StgValue>
</operation>

<operation id="2942" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2943" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.56:1  store i8 %Input_load_58, i8* %buffer_addr_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2944" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.56:5  %sum_56 = add i17 %phi_mul, 57

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>

<operation id="2945" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.56:6  %sum_56_cast = zext i17 %sum_56 to i32

]]></Node>
<StgValue><ssdm name="sum_56_cast"/></StgValue>
</operation>

<operation id="2946" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.56:7  %Input_addr_60 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_56_cast

]]></Node>
<StgValue><ssdm name="Input_addr_60"/></StgValue>
</operation>

<operation id="2947" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.56:8  %Input_load_60 = load i8* %Input_addr_60, align 1

]]></Node>
<StgValue><ssdm name="Input_load_60"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2948" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.56:0  %Average_2_55 = phi i8 [ %Average_56_cast, %59 ], [ %Input_load_58, %._crit_edge.55 ]

]]></Node>
<StgValue><ssdm name="Average_2_55"/></StgValue>
</operation>

<operation id="2949" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.56:2  %Diff_55 = sub i8 %Input_load_59, %Average_2_55

]]></Node>
<StgValue><ssdm name="Diff_55"/></StgValue>
</operation>

<operation id="2950" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.56:3  %Output_addr_56 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_55_cast

]]></Node>
<StgValue><ssdm name="Output_addr_56"/></StgValue>
</operation>

<operation id="2951" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.56:4  store i8 %Diff_55, i8* %Output_addr_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2952" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.56:8  %Input_load_60 = load i8* %Input_addr_60, align 1

]]></Node>
<StgValue><ssdm name="Input_load_60"/></StgValue>
</operation>

<operation id="2953" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.56:9  br i1 %tmp, label %60, label %._crit_edge.57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2954" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225528">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_56 = load i8* %buffer_addr_57, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_56"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2955" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_56 = load i8* %buffer_addr_57, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_56"/></StgValue>
</operation>

<operation id="2956" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_56_cast = zext i8 %buffer_load_56 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_56_cast"/></StgValue>
</operation>

<operation id="2957" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_56_cast = zext i8 %Input_load_59 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_56_cast"/></StgValue>
</operation>

<operation id="2958" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_56 = add i9 %tmp_5_56_cast, %tmp_6_56_cast

]]></Node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="2959" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_57_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_56, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_57_cast"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2960" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2961" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.57:1  store i8 %Input_load_59, i8* %buffer_addr_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2962" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.57:5  %sum_57 = add i17 %phi_mul, 58

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="2963" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.57:6  %sum_57_cast = zext i17 %sum_57 to i32

]]></Node>
<StgValue><ssdm name="sum_57_cast"/></StgValue>
</operation>

<operation id="2964" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.57:7  %Input_addr_61 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_57_cast

]]></Node>
<StgValue><ssdm name="Input_addr_61"/></StgValue>
</operation>

<operation id="2965" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.57:8  %Input_load_61 = load i8* %Input_addr_61, align 1

]]></Node>
<StgValue><ssdm name="Input_load_61"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2966" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.57:0  %Average_2_56 = phi i8 [ %Average_57_cast, %60 ], [ %Input_load_59, %._crit_edge.56 ]

]]></Node>
<StgValue><ssdm name="Average_2_56"/></StgValue>
</operation>

<operation id="2967" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.57:2  %Diff_56 = sub i8 %Input_load_60, %Average_2_56

]]></Node>
<StgValue><ssdm name="Diff_56"/></StgValue>
</operation>

<operation id="2968" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.57:3  %Output_addr_57 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_56_cast

]]></Node>
<StgValue><ssdm name="Output_addr_57"/></StgValue>
</operation>

<operation id="2969" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.57:4  store i8 %Diff_56, i8* %Output_addr_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2970" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.57:8  %Input_load_61 = load i8* %Input_addr_61, align 1

]]></Node>
<StgValue><ssdm name="Input_load_61"/></StgValue>
</operation>

<operation id="2971" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.57:9  br i1 %tmp, label %61, label %._crit_edge.58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2972" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225533">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_57 = load i8* %buffer_addr_58, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_57"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2973" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_57 = load i8* %buffer_addr_58, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_57"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2974" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_57_cast = zext i8 %buffer_load_57 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_57_cast"/></StgValue>
</operation>

<operation id="2975" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_57_cast = zext i8 %Input_load_60 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_57_cast"/></StgValue>
</operation>

<operation id="2976" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_57 = add i9 %tmp_5_57_cast, %tmp_6_57_cast

]]></Node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="2977" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_58_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_57, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_58_cast"/></StgValue>
</operation>

<operation id="2978" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2979" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.58:1  store i8 %Input_load_60, i8* %buffer_addr_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2980" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.58:5  %sum_58 = add i17 %phi_mul, 59

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>

<operation id="2981" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.58:6  %sum_58_cast = zext i17 %sum_58 to i32

]]></Node>
<StgValue><ssdm name="sum_58_cast"/></StgValue>
</operation>

<operation id="2982" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.58:7  %Input_addr_62 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_58_cast

]]></Node>
<StgValue><ssdm name="Input_addr_62"/></StgValue>
</operation>

<operation id="2983" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.58:8  %Input_load_62 = load i8* %Input_addr_62, align 1

]]></Node>
<StgValue><ssdm name="Input_load_62"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2984" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.58:0  %Average_2_57 = phi i8 [ %Average_58_cast, %61 ], [ %Input_load_60, %._crit_edge.57 ]

]]></Node>
<StgValue><ssdm name="Average_2_57"/></StgValue>
</operation>

<operation id="2985" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.58:2  %Diff_57 = sub i8 %Input_load_61, %Average_2_57

]]></Node>
<StgValue><ssdm name="Diff_57"/></StgValue>
</operation>

<operation id="2986" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.58:3  %Output_addr_58 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_57_cast

]]></Node>
<StgValue><ssdm name="Output_addr_58"/></StgValue>
</operation>

<operation id="2987" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.58:4  store i8 %Diff_57, i8* %Output_addr_58, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2988" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.58:8  %Input_load_62 = load i8* %Input_addr_62, align 1

]]></Node>
<StgValue><ssdm name="Input_load_62"/></StgValue>
</operation>

<operation id="2989" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.58:9  br i1 %tmp, label %62, label %._crit_edge.59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2990" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225538">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_58 = load i8* %buffer_addr_59, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_58"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2991" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_58 = load i8* %buffer_addr_59, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_58"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2992" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_58_cast = zext i8 %buffer_load_58 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_58_cast"/></StgValue>
</operation>

<operation id="2993" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_58_cast = zext i8 %Input_load_61 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_58_cast"/></StgValue>
</operation>

<operation id="2994" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_58 = add i9 %tmp_5_58_cast, %tmp_6_58_cast

]]></Node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="2995" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_59_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_58, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_59_cast"/></StgValue>
</operation>

<operation id="2996" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2997" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.59:1  store i8 %Input_load_61, i8* %buffer_addr_58, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2998" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.59:5  %sum_59 = add i17 %phi_mul, 60

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="2999" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.59:6  %sum_59_cast = zext i17 %sum_59 to i32

]]></Node>
<StgValue><ssdm name="sum_59_cast"/></StgValue>
</operation>

<operation id="3000" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.59:7  %Input_addr_63 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_59_cast

]]></Node>
<StgValue><ssdm name="Input_addr_63"/></StgValue>
</operation>

<operation id="3001" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.59:8  %Input_load_63 = load i8* %Input_addr_63, align 1

]]></Node>
<StgValue><ssdm name="Input_load_63"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3002" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.59:0  %Average_2_58 = phi i8 [ %Average_59_cast, %62 ], [ %Input_load_61, %._crit_edge.58 ]

]]></Node>
<StgValue><ssdm name="Average_2_58"/></StgValue>
</operation>

<operation id="3003" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.59:2  %Diff_58 = sub i8 %Input_load_62, %Average_2_58

]]></Node>
<StgValue><ssdm name="Diff_58"/></StgValue>
</operation>

<operation id="3004" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.59:3  %Output_addr_59 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_58_cast

]]></Node>
<StgValue><ssdm name="Output_addr_59"/></StgValue>
</operation>

<operation id="3005" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.59:4  store i8 %Diff_58, i8* %Output_addr_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3006" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.59:8  %Input_load_63 = load i8* %Input_addr_63, align 1

]]></Node>
<StgValue><ssdm name="Input_load_63"/></StgValue>
</operation>

<operation id="3007" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.59:9  br i1 %tmp, label %63, label %._crit_edge.60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3008" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225543">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_59 = load i8* %buffer_addr_60, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_59"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3009" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_59 = load i8* %buffer_addr_60, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_59"/></StgValue>
</operation>

<operation id="3010" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_59_cast = zext i8 %buffer_load_59 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_59_cast"/></StgValue>
</operation>

<operation id="3011" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_59_cast = zext i8 %Input_load_62 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_59_cast"/></StgValue>
</operation>

<operation id="3012" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_59 = add i9 %tmp_5_59_cast, %tmp_6_59_cast

]]></Node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="3013" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_60_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_59, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_60_cast"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3014" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225545">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3015" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.60:1  store i8 %Input_load_62, i8* %buffer_addr_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3016" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.60:5  %sum_60 = add i17 %phi_mul, 61

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>

<operation id="3017" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.60:6  %sum_60_cast = zext i17 %sum_60 to i32

]]></Node>
<StgValue><ssdm name="sum_60_cast"/></StgValue>
</operation>

<operation id="3018" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.60:7  %Input_addr_64 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_60_cast

]]></Node>
<StgValue><ssdm name="Input_addr_64"/></StgValue>
</operation>

<operation id="3019" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.60:8  %Input_load_64 = load i8* %Input_addr_64, align 1

]]></Node>
<StgValue><ssdm name="Input_load_64"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3020" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.60:0  %Average_2_59 = phi i8 [ %Average_60_cast, %63 ], [ %Input_load_62, %._crit_edge.59 ]

]]></Node>
<StgValue><ssdm name="Average_2_59"/></StgValue>
</operation>

<operation id="3021" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.60:2  %Diff_59 = sub i8 %Input_load_63, %Average_2_59

]]></Node>
<StgValue><ssdm name="Diff_59"/></StgValue>
</operation>

<operation id="3022" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.60:3  %Output_addr_60 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_59_cast

]]></Node>
<StgValue><ssdm name="Output_addr_60"/></StgValue>
</operation>

<operation id="3023" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.60:4  store i8 %Diff_59, i8* %Output_addr_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3024" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.60:8  %Input_load_64 = load i8* %Input_addr_64, align 1

]]></Node>
<StgValue><ssdm name="Input_load_64"/></StgValue>
</operation>

<operation id="3025" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.60:9  br i1 %tmp, label %64, label %._crit_edge.61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3026" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225548">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_60 = load i8* %buffer_addr_61, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_60"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3027" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_60 = load i8* %buffer_addr_61, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_60"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="3028" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_60_cast = zext i8 %buffer_load_60 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_60_cast"/></StgValue>
</operation>

<operation id="3029" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_60_cast = zext i8 %Input_load_63 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_60_cast"/></StgValue>
</operation>

<operation id="3030" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_60 = add i9 %tmp_5_60_cast, %tmp_6_60_cast

]]></Node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="3031" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_61_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_60, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_61_cast"/></StgValue>
</operation>

<operation id="3032" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3033" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.61:1  store i8 %Input_load_63, i8* %buffer_addr_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3034" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.61:5  %sum_61 = add i17 %phi_mul, 62

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="3035" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.61:6  %sum_61_cast = zext i17 %sum_61 to i32

]]></Node>
<StgValue><ssdm name="sum_61_cast"/></StgValue>
</operation>

<operation id="3036" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.61:7  %Input_addr_65 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_61_cast

]]></Node>
<StgValue><ssdm name="Input_addr_65"/></StgValue>
</operation>

<operation id="3037" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.61:8  %Input_load_65 = load i8* %Input_addr_65, align 1

]]></Node>
<StgValue><ssdm name="Input_load_65"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3038" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.61:0  %Average_2_60 = phi i8 [ %Average_61_cast, %64 ], [ %Input_load_63, %._crit_edge.60 ]

]]></Node>
<StgValue><ssdm name="Average_2_60"/></StgValue>
</operation>

<operation id="3039" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61:2  %Diff_60 = sub i8 %Input_load_64, %Average_2_60

]]></Node>
<StgValue><ssdm name="Diff_60"/></StgValue>
</operation>

<operation id="3040" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.61:3  %Output_addr_61 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_60_cast

]]></Node>
<StgValue><ssdm name="Output_addr_61"/></StgValue>
</operation>

<operation id="3041" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.61:4  store i8 %Diff_60, i8* %Output_addr_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3042" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.61:8  %Input_load_65 = load i8* %Input_addr_65, align 1

]]></Node>
<StgValue><ssdm name="Input_load_65"/></StgValue>
</operation>

<operation id="3043" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.61:9  br i1 %tmp, label %65, label %._crit_edge.62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3044" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225553">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_61 = load i8* %buffer_addr_62, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_61"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3045" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_61 = load i8* %buffer_addr_62, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_61"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3046" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_61_cast = zext i8 %buffer_load_61 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_61_cast"/></StgValue>
</operation>

<operation id="3047" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_61_cast = zext i8 %Input_load_64 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_61_cast"/></StgValue>
</operation>

<operation id="3048" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_61 = add i9 %tmp_5_61_cast, %tmp_6_61_cast

]]></Node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="3049" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_62_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_61, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_62_cast"/></StgValue>
</operation>

<operation id="3050" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3051" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.62:1  store i8 %Input_load_64, i8* %buffer_addr_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3052" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.62:5  %sum_62 = add i17 %phi_mul, 63

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="3053" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.62:6  %sum_62_cast = zext i17 %sum_62 to i32

]]></Node>
<StgValue><ssdm name="sum_62_cast"/></StgValue>
</operation>

<operation id="3054" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.62:7  %Input_addr_66 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_62_cast

]]></Node>
<StgValue><ssdm name="Input_addr_66"/></StgValue>
</operation>

<operation id="3055" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.62:8  %Input_load_66 = load i8* %Input_addr_66, align 1

]]></Node>
<StgValue><ssdm name="Input_load_66"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3056" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.62:0  %Average_2_61 = phi i8 [ %Average_62_cast, %65 ], [ %Input_load_64, %._crit_edge.61 ]

]]></Node>
<StgValue><ssdm name="Average_2_61"/></StgValue>
</operation>

<operation id="3057" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.62:2  %Diff_61 = sub i8 %Input_load_65, %Average_2_61

]]></Node>
<StgValue><ssdm name="Diff_61"/></StgValue>
</operation>

<operation id="3058" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.62:3  %Output_addr_62 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_61_cast

]]></Node>
<StgValue><ssdm name="Output_addr_62"/></StgValue>
</operation>

<operation id="3059" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.62:4  store i8 %Diff_61, i8* %Output_addr_62, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3060" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.62:8  %Input_load_66 = load i8* %Input_addr_66, align 1

]]></Node>
<StgValue><ssdm name="Input_load_66"/></StgValue>
</operation>

<operation id="3061" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.62:9  br i1 %tmp, label %66, label %._crit_edge.63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3062" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225558">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_62 = load i8* %buffer_addr_63, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_62"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3063" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_62 = load i8* %buffer_addr_63, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_62"/></StgValue>
</operation>

<operation id="3064" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_62_cast = zext i8 %buffer_load_62 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_62_cast"/></StgValue>
</operation>

<operation id="3065" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_62_cast = zext i8 %Input_load_65 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_62_cast"/></StgValue>
</operation>

<operation id="3066" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_62 = add i9 %tmp_5_62_cast, %tmp_6_62_cast

]]></Node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="3067" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_63_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_62, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_63_cast"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3068" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3069" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.63:1  store i8 %Input_load_65, i8* %buffer_addr_62, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3070" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.63:5  %sum_63 = add i17 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="3071" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.63:6  %sum_63_cast = zext i17 %sum_63 to i32

]]></Node>
<StgValue><ssdm name="sum_63_cast"/></StgValue>
</operation>

<operation id="3072" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.63:7  %Input_addr_67 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_63_cast

]]></Node>
<StgValue><ssdm name="Input_addr_67"/></StgValue>
</operation>

<operation id="3073" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.63:8  %Input_load_67 = load i8* %Input_addr_67, align 1

]]></Node>
<StgValue><ssdm name="Input_load_67"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3074" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.63:0  %Average_2_62 = phi i8 [ %Average_63_cast, %66 ], [ %Input_load_65, %._crit_edge.62 ]

]]></Node>
<StgValue><ssdm name="Average_2_62"/></StgValue>
</operation>

<operation id="3075" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.63:2  %Diff_62 = sub i8 %Input_load_66, %Average_2_62

]]></Node>
<StgValue><ssdm name="Diff_62"/></StgValue>
</operation>

<operation id="3076" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.63:3  %Output_addr_63 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_62_cast

]]></Node>
<StgValue><ssdm name="Output_addr_63"/></StgValue>
</operation>

<operation id="3077" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.63:4  store i8 %Diff_62, i8* %Output_addr_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3078" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.63:8  %Input_load_67 = load i8* %Input_addr_67, align 1

]]></Node>
<StgValue><ssdm name="Input_load_67"/></StgValue>
</operation>

<operation id="3079" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.63:9  br i1 %tmp, label %67, label %._crit_edge.64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3080" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225563">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_63 = load i8* %buffer_addr_64, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_63"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3081" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_63 = load i8* %buffer_addr_64, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_63"/></StgValue>
</operation>

<operation id="3082" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_63_cast = zext i8 %buffer_load_63 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_63_cast"/></StgValue>
</operation>

<operation id="3083" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_63_cast = zext i8 %Input_load_66 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_63_cast"/></StgValue>
</operation>

<operation id="3084" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_63 = add i9 %tmp_5_63_cast, %tmp_6_63_cast

]]></Node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="3085" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_64_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_63, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_64_cast"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3086" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3087" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.64:1  store i8 %Input_load_66, i8* %buffer_addr_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3088" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.64:5  %sum_64 = add i17 %phi_mul, 65

]]></Node>
<StgValue><ssdm name="sum_64"/></StgValue>
</operation>

<operation id="3089" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.64:6  %sum_64_cast = zext i17 %sum_64 to i32

]]></Node>
<StgValue><ssdm name="sum_64_cast"/></StgValue>
</operation>

<operation id="3090" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.64:7  %Input_addr_68 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_64_cast

]]></Node>
<StgValue><ssdm name="Input_addr_68"/></StgValue>
</operation>

<operation id="3091" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.64:8  %Input_load_68 = load i8* %Input_addr_68, align 1

]]></Node>
<StgValue><ssdm name="Input_load_68"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3092" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.64:0  %Average_2_63 = phi i8 [ %Average_64_cast, %67 ], [ %Input_load_66, %._crit_edge.63 ]

]]></Node>
<StgValue><ssdm name="Average_2_63"/></StgValue>
</operation>

<operation id="3093" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.64:2  %Diff_63 = sub i8 %Input_load_67, %Average_2_63

]]></Node>
<StgValue><ssdm name="Diff_63"/></StgValue>
</operation>

<operation id="3094" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.64:3  %Output_addr_64 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_63_cast

]]></Node>
<StgValue><ssdm name="Output_addr_64"/></StgValue>
</operation>

<operation id="3095" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.64:4  store i8 %Diff_63, i8* %Output_addr_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3096" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.64:8  %Input_load_68 = load i8* %Input_addr_68, align 1

]]></Node>
<StgValue><ssdm name="Input_load_68"/></StgValue>
</operation>

<operation id="3097" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.64:9  br i1 %tmp, label %68, label %._crit_edge.65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3098" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225568">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_64 = load i8* %buffer_addr_65, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_64"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3099" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_64 = load i8* %buffer_addr_65, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_64"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3100" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_64_cast = zext i8 %buffer_load_64 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_64_cast"/></StgValue>
</operation>

<operation id="3101" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_64_cast = zext i8 %Input_load_67 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_64_cast"/></StgValue>
</operation>

<operation id="3102" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_64 = add i9 %tmp_5_64_cast, %tmp_6_64_cast

]]></Node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="3103" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_65_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_64, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_65_cast"/></StgValue>
</operation>

<operation id="3104" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3105" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.65:1  store i8 %Input_load_67, i8* %buffer_addr_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3106" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.65:5  %sum_65 = add i17 %phi_mul, 66

]]></Node>
<StgValue><ssdm name="sum_65"/></StgValue>
</operation>

<operation id="3107" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.65:6  %sum_65_cast = zext i17 %sum_65 to i32

]]></Node>
<StgValue><ssdm name="sum_65_cast"/></StgValue>
</operation>

<operation id="3108" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.65:7  %Input_addr_69 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_65_cast

]]></Node>
<StgValue><ssdm name="Input_addr_69"/></StgValue>
</operation>

<operation id="3109" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.65:8  %Input_load_69 = load i8* %Input_addr_69, align 1

]]></Node>
<StgValue><ssdm name="Input_load_69"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3110" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.65:0  %Average_2_64 = phi i8 [ %Average_65_cast, %68 ], [ %Input_load_67, %._crit_edge.64 ]

]]></Node>
<StgValue><ssdm name="Average_2_64"/></StgValue>
</operation>

<operation id="3111" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.65:2  %Diff_64 = sub i8 %Input_load_68, %Average_2_64

]]></Node>
<StgValue><ssdm name="Diff_64"/></StgValue>
</operation>

<operation id="3112" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.65:3  %Output_addr_65 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_64_cast

]]></Node>
<StgValue><ssdm name="Output_addr_65"/></StgValue>
</operation>

<operation id="3113" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.65:4  store i8 %Diff_64, i8* %Output_addr_65, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3114" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.65:8  %Input_load_69 = load i8* %Input_addr_69, align 1

]]></Node>
<StgValue><ssdm name="Input_load_69"/></StgValue>
</operation>

<operation id="3115" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.65:9  br i1 %tmp, label %69, label %._crit_edge.66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3116" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225573">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_65 = load i8* %buffer_addr_66, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_65"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3117" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_65 = load i8* %buffer_addr_66, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_65"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3118" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_65_cast = zext i8 %buffer_load_65 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_65_cast"/></StgValue>
</operation>

<operation id="3119" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_65_cast = zext i8 %Input_load_68 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_65_cast"/></StgValue>
</operation>

<operation id="3120" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_65 = add i9 %tmp_5_65_cast, %tmp_6_65_cast

]]></Node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="3121" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_66_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_65, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_66_cast"/></StgValue>
</operation>

<operation id="3122" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3123" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.66:1  store i8 %Input_load_68, i8* %buffer_addr_65, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3124" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.66:5  %sum_66 = add i17 %phi_mul, 67

]]></Node>
<StgValue><ssdm name="sum_66"/></StgValue>
</operation>

<operation id="3125" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.66:6  %sum_66_cast = zext i17 %sum_66 to i32

]]></Node>
<StgValue><ssdm name="sum_66_cast"/></StgValue>
</operation>

<operation id="3126" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.66:7  %Input_addr_70 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_66_cast

]]></Node>
<StgValue><ssdm name="Input_addr_70"/></StgValue>
</operation>

<operation id="3127" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.66:8  %Input_load_70 = load i8* %Input_addr_70, align 1

]]></Node>
<StgValue><ssdm name="Input_load_70"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3128" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.66:0  %Average_2_65 = phi i8 [ %Average_66_cast, %69 ], [ %Input_load_68, %._crit_edge.65 ]

]]></Node>
<StgValue><ssdm name="Average_2_65"/></StgValue>
</operation>

<operation id="3129" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.66:2  %Diff_65 = sub i8 %Input_load_69, %Average_2_65

]]></Node>
<StgValue><ssdm name="Diff_65"/></StgValue>
</operation>

<operation id="3130" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.66:3  %Output_addr_66 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_65_cast

]]></Node>
<StgValue><ssdm name="Output_addr_66"/></StgValue>
</operation>

<operation id="3131" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.66:4  store i8 %Diff_65, i8* %Output_addr_66, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3132" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.66:8  %Input_load_70 = load i8* %Input_addr_70, align 1

]]></Node>
<StgValue><ssdm name="Input_load_70"/></StgValue>
</operation>

<operation id="3133" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.66:9  br i1 %tmp, label %70, label %._crit_edge.67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3134" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225578">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_66 = load i8* %buffer_addr_67, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_66"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3135" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_66 = load i8* %buffer_addr_67, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_66"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3136" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_66_cast = zext i8 %buffer_load_66 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_66_cast"/></StgValue>
</operation>

<operation id="3137" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_66_cast = zext i8 %Input_load_69 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_66_cast"/></StgValue>
</operation>

<operation id="3138" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_66 = add i9 %tmp_5_66_cast, %tmp_6_66_cast

]]></Node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="3139" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_67_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_66, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_67_cast"/></StgValue>
</operation>

<operation id="3140" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3141" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.67:1  store i8 %Input_load_69, i8* %buffer_addr_66, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3142" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.67:5  %sum_67 = add i17 %phi_mul, 68

]]></Node>
<StgValue><ssdm name="sum_67"/></StgValue>
</operation>

<operation id="3143" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.67:6  %sum_67_cast = zext i17 %sum_67 to i32

]]></Node>
<StgValue><ssdm name="sum_67_cast"/></StgValue>
</operation>

<operation id="3144" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.67:7  %Input_addr_71 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_67_cast

]]></Node>
<StgValue><ssdm name="Input_addr_71"/></StgValue>
</operation>

<operation id="3145" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.67:8  %Input_load_71 = load i8* %Input_addr_71, align 1

]]></Node>
<StgValue><ssdm name="Input_load_71"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3146" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.67:0  %Average_2_66 = phi i8 [ %Average_67_cast, %70 ], [ %Input_load_69, %._crit_edge.66 ]

]]></Node>
<StgValue><ssdm name="Average_2_66"/></StgValue>
</operation>

<operation id="3147" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.67:2  %Diff_66 = sub i8 %Input_load_70, %Average_2_66

]]></Node>
<StgValue><ssdm name="Diff_66"/></StgValue>
</operation>

<operation id="3148" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.67:3  %Output_addr_67 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_66_cast

]]></Node>
<StgValue><ssdm name="Output_addr_67"/></StgValue>
</operation>

<operation id="3149" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.67:4  store i8 %Diff_66, i8* %Output_addr_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3150" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.67:8  %Input_load_71 = load i8* %Input_addr_71, align 1

]]></Node>
<StgValue><ssdm name="Input_load_71"/></StgValue>
</operation>

<operation id="3151" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.67:9  br i1 %tmp, label %71, label %._crit_edge.68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3152" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225583">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_67 = load i8* %buffer_addr_68, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_67"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3153" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_67 = load i8* %buffer_addr_68, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_67"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3154" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_67_cast = zext i8 %buffer_load_67 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_67_cast"/></StgValue>
</operation>

<operation id="3155" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_67_cast = zext i8 %Input_load_70 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_67_cast"/></StgValue>
</operation>

<operation id="3156" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_67 = add i9 %tmp_5_67_cast, %tmp_6_67_cast

]]></Node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="3157" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_68_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_67, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_68_cast"/></StgValue>
</operation>

<operation id="3158" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3159" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.68:1  store i8 %Input_load_70, i8* %buffer_addr_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3160" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.68:5  %sum_68 = add i17 %phi_mul, 69

]]></Node>
<StgValue><ssdm name="sum_68"/></StgValue>
</operation>

<operation id="3161" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.68:6  %sum_68_cast = zext i17 %sum_68 to i32

]]></Node>
<StgValue><ssdm name="sum_68_cast"/></StgValue>
</operation>

<operation id="3162" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.68:7  %Input_addr_72 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_68_cast

]]></Node>
<StgValue><ssdm name="Input_addr_72"/></StgValue>
</operation>

<operation id="3163" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.68:8  %Input_load_72 = load i8* %Input_addr_72, align 1

]]></Node>
<StgValue><ssdm name="Input_load_72"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3164" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.68:0  %Average_2_67 = phi i8 [ %Average_68_cast, %71 ], [ %Input_load_70, %._crit_edge.67 ]

]]></Node>
<StgValue><ssdm name="Average_2_67"/></StgValue>
</operation>

<operation id="3165" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.68:2  %Diff_67 = sub i8 %Input_load_71, %Average_2_67

]]></Node>
<StgValue><ssdm name="Diff_67"/></StgValue>
</operation>

<operation id="3166" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.68:3  %Output_addr_68 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_67_cast

]]></Node>
<StgValue><ssdm name="Output_addr_68"/></StgValue>
</operation>

<operation id="3167" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.68:4  store i8 %Diff_67, i8* %Output_addr_68, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3168" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.68:8  %Input_load_72 = load i8* %Input_addr_72, align 1

]]></Node>
<StgValue><ssdm name="Input_load_72"/></StgValue>
</operation>

<operation id="3169" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.68:9  br i1 %tmp, label %72, label %._crit_edge.69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3170" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225588">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_68 = load i8* %buffer_addr_69, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_68"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3171" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_68 = load i8* %buffer_addr_69, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_68"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3172" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_68_cast = zext i8 %buffer_load_68 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_68_cast"/></StgValue>
</operation>

<operation id="3173" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_68_cast = zext i8 %Input_load_71 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_68_cast"/></StgValue>
</operation>

<operation id="3174" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_68 = add i9 %tmp_5_68_cast, %tmp_6_68_cast

]]></Node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="3175" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_69_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_68, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_69_cast"/></StgValue>
</operation>

<operation id="3176" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3177" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.69:1  store i8 %Input_load_71, i8* %buffer_addr_68, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3178" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.69:5  %sum_69 = add i17 %phi_mul, 70

]]></Node>
<StgValue><ssdm name="sum_69"/></StgValue>
</operation>

<operation id="3179" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.69:6  %sum_69_cast = zext i17 %sum_69 to i32

]]></Node>
<StgValue><ssdm name="sum_69_cast"/></StgValue>
</operation>

<operation id="3180" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.69:7  %Input_addr_73 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_69_cast

]]></Node>
<StgValue><ssdm name="Input_addr_73"/></StgValue>
</operation>

<operation id="3181" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.69:8  %Input_load_73 = load i8* %Input_addr_73, align 1

]]></Node>
<StgValue><ssdm name="Input_load_73"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3182" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.69:0  %Average_2_68 = phi i8 [ %Average_69_cast, %72 ], [ %Input_load_71, %._crit_edge.68 ]

]]></Node>
<StgValue><ssdm name="Average_2_68"/></StgValue>
</operation>

<operation id="3183" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.69:2  %Diff_68 = sub i8 %Input_load_72, %Average_2_68

]]></Node>
<StgValue><ssdm name="Diff_68"/></StgValue>
</operation>

<operation id="3184" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.69:3  %Output_addr_69 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_68_cast

]]></Node>
<StgValue><ssdm name="Output_addr_69"/></StgValue>
</operation>

<operation id="3185" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.69:4  store i8 %Diff_68, i8* %Output_addr_69, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3186" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.69:8  %Input_load_73 = load i8* %Input_addr_73, align 1

]]></Node>
<StgValue><ssdm name="Input_load_73"/></StgValue>
</operation>

<operation id="3187" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.69:9  br i1 %tmp, label %73, label %._crit_edge.70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3188" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225593">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_69 = load i8* %buffer_addr_70, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_69"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3189" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_69 = load i8* %buffer_addr_70, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_69"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3190" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_69_cast = zext i8 %buffer_load_69 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_69_cast"/></StgValue>
</operation>

<operation id="3191" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_69_cast = zext i8 %Input_load_72 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_69_cast"/></StgValue>
</operation>

<operation id="3192" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_69 = add i9 %tmp_5_69_cast, %tmp_6_69_cast

]]></Node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="3193" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_70_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_69, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_70_cast"/></StgValue>
</operation>

<operation id="3194" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3195" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.70:1  store i8 %Input_load_72, i8* %buffer_addr_69, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3196" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.70:5  %sum_70 = add i17 %phi_mul, 71

]]></Node>
<StgValue><ssdm name="sum_70"/></StgValue>
</operation>

<operation id="3197" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.70:6  %sum_70_cast = zext i17 %sum_70 to i32

]]></Node>
<StgValue><ssdm name="sum_70_cast"/></StgValue>
</operation>

<operation id="3198" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.70:7  %Input_addr_74 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_70_cast

]]></Node>
<StgValue><ssdm name="Input_addr_74"/></StgValue>
</operation>

<operation id="3199" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.70:8  %Input_load_74 = load i8* %Input_addr_74, align 1

]]></Node>
<StgValue><ssdm name="Input_load_74"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3200" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.70:0  %Average_2_69 = phi i8 [ %Average_70_cast, %73 ], [ %Input_load_72, %._crit_edge.69 ]

]]></Node>
<StgValue><ssdm name="Average_2_69"/></StgValue>
</operation>

<operation id="3201" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.70:2  %Diff_69 = sub i8 %Input_load_73, %Average_2_69

]]></Node>
<StgValue><ssdm name="Diff_69"/></StgValue>
</operation>

<operation id="3202" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.70:3  %Output_addr_70 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_69_cast

]]></Node>
<StgValue><ssdm name="Output_addr_70"/></StgValue>
</operation>

<operation id="3203" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.70:4  store i8 %Diff_69, i8* %Output_addr_70, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3204" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.70:8  %Input_load_74 = load i8* %Input_addr_74, align 1

]]></Node>
<StgValue><ssdm name="Input_load_74"/></StgValue>
</operation>

<operation id="3205" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.70:9  br i1 %tmp, label %74, label %._crit_edge.71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3206" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225598">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_70 = load i8* %buffer_addr_71, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_70"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3207" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_70 = load i8* %buffer_addr_71, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_70"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3208" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_70_cast = zext i8 %buffer_load_70 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_70_cast"/></StgValue>
</operation>

<operation id="3209" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_70_cast = zext i8 %Input_load_73 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_70_cast"/></StgValue>
</operation>

<operation id="3210" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_70 = add i9 %tmp_5_70_cast, %tmp_6_70_cast

]]></Node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="3211" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_71_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_70, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_71_cast"/></StgValue>
</operation>

<operation id="3212" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3213" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.71:1  store i8 %Input_load_73, i8* %buffer_addr_70, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3214" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.71:5  %sum_71 = add i17 %phi_mul, 72

]]></Node>
<StgValue><ssdm name="sum_71"/></StgValue>
</operation>

<operation id="3215" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.71:6  %sum_71_cast = zext i17 %sum_71 to i32

]]></Node>
<StgValue><ssdm name="sum_71_cast"/></StgValue>
</operation>

<operation id="3216" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.71:7  %Input_addr_75 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_71_cast

]]></Node>
<StgValue><ssdm name="Input_addr_75"/></StgValue>
</operation>

<operation id="3217" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.71:8  %Input_load_75 = load i8* %Input_addr_75, align 1

]]></Node>
<StgValue><ssdm name="Input_load_75"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3218" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.71:0  %Average_2_70 = phi i8 [ %Average_71_cast, %74 ], [ %Input_load_73, %._crit_edge.70 ]

]]></Node>
<StgValue><ssdm name="Average_2_70"/></StgValue>
</operation>

<operation id="3219" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.71:2  %Diff_70 = sub i8 %Input_load_74, %Average_2_70

]]></Node>
<StgValue><ssdm name="Diff_70"/></StgValue>
</operation>

<operation id="3220" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.71:3  %Output_addr_71 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_70_cast

]]></Node>
<StgValue><ssdm name="Output_addr_71"/></StgValue>
</operation>

<operation id="3221" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.71:4  store i8 %Diff_70, i8* %Output_addr_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3222" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.71:8  %Input_load_75 = load i8* %Input_addr_75, align 1

]]></Node>
<StgValue><ssdm name="Input_load_75"/></StgValue>
</operation>

<operation id="3223" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.71:9  br i1 %tmp, label %75, label %._crit_edge.72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3224" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225603">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_71 = load i8* %buffer_addr_72, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_71"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3225" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_71 = load i8* %buffer_addr_72, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_71"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3226" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_71_cast = zext i8 %buffer_load_71 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_71_cast"/></StgValue>
</operation>

<operation id="3227" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_71_cast = zext i8 %Input_load_74 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_71_cast"/></StgValue>
</operation>

<operation id="3228" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_71 = add i9 %tmp_5_71_cast, %tmp_6_71_cast

]]></Node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="3229" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_72_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_71, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_72_cast"/></StgValue>
</operation>

<operation id="3230" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3231" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.72:1  store i8 %Input_load_74, i8* %buffer_addr_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3232" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.72:5  %sum_72 = add i17 %phi_mul, 73

]]></Node>
<StgValue><ssdm name="sum_72"/></StgValue>
</operation>

<operation id="3233" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.72:6  %sum_72_cast = zext i17 %sum_72 to i32

]]></Node>
<StgValue><ssdm name="sum_72_cast"/></StgValue>
</operation>

<operation id="3234" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.72:7  %Input_addr_76 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_72_cast

]]></Node>
<StgValue><ssdm name="Input_addr_76"/></StgValue>
</operation>

<operation id="3235" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.72:8  %Input_load_76 = load i8* %Input_addr_76, align 1

]]></Node>
<StgValue><ssdm name="Input_load_76"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3236" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.72:0  %Average_2_71 = phi i8 [ %Average_72_cast, %75 ], [ %Input_load_74, %._crit_edge.71 ]

]]></Node>
<StgValue><ssdm name="Average_2_71"/></StgValue>
</operation>

<operation id="3237" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.72:2  %Diff_71 = sub i8 %Input_load_75, %Average_2_71

]]></Node>
<StgValue><ssdm name="Diff_71"/></StgValue>
</operation>

<operation id="3238" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.72:3  %Output_addr_72 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_71_cast

]]></Node>
<StgValue><ssdm name="Output_addr_72"/></StgValue>
</operation>

<operation id="3239" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.72:4  store i8 %Diff_71, i8* %Output_addr_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3240" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.72:8  %Input_load_76 = load i8* %Input_addr_76, align 1

]]></Node>
<StgValue><ssdm name="Input_load_76"/></StgValue>
</operation>

<operation id="3241" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.72:9  br i1 %tmp, label %76, label %._crit_edge.73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3242" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225608">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_72 = load i8* %buffer_addr_73, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_72"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3243" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_72 = load i8* %buffer_addr_73, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_72"/></StgValue>
</operation>

<operation id="3244" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_72_cast = zext i8 %buffer_load_72 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_72_cast"/></StgValue>
</operation>

<operation id="3245" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_72_cast = zext i8 %Input_load_75 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_72_cast"/></StgValue>
</operation>

<operation id="3246" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_72 = add i9 %tmp_5_72_cast, %tmp_6_72_cast

]]></Node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="3247" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_73_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_72, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_73_cast"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3248" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225610">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3249" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.73:1  store i8 %Input_load_75, i8* %buffer_addr_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3250" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.73:5  %sum_73 = add i17 %phi_mul, 74

]]></Node>
<StgValue><ssdm name="sum_73"/></StgValue>
</operation>

<operation id="3251" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.73:6  %sum_73_cast = zext i17 %sum_73 to i32

]]></Node>
<StgValue><ssdm name="sum_73_cast"/></StgValue>
</operation>

<operation id="3252" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.73:7  %Input_addr_77 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_73_cast

]]></Node>
<StgValue><ssdm name="Input_addr_77"/></StgValue>
</operation>

<operation id="3253" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.73:8  %Input_load_77 = load i8* %Input_addr_77, align 1

]]></Node>
<StgValue><ssdm name="Input_load_77"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3254" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.73:0  %Average_2_72 = phi i8 [ %Average_73_cast, %76 ], [ %Input_load_75, %._crit_edge.72 ]

]]></Node>
<StgValue><ssdm name="Average_2_72"/></StgValue>
</operation>

<operation id="3255" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.73:2  %Diff_72 = sub i8 %Input_load_76, %Average_2_72

]]></Node>
<StgValue><ssdm name="Diff_72"/></StgValue>
</operation>

<operation id="3256" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.73:3  %Output_addr_73 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_72_cast

]]></Node>
<StgValue><ssdm name="Output_addr_73"/></StgValue>
</operation>

<operation id="3257" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.73:4  store i8 %Diff_72, i8* %Output_addr_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3258" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.73:8  %Input_load_77 = load i8* %Input_addr_77, align 1

]]></Node>
<StgValue><ssdm name="Input_load_77"/></StgValue>
</operation>

<operation id="3259" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.73:9  br i1 %tmp, label %77, label %._crit_edge.74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3260" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225613">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_73 = load i8* %buffer_addr_74, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_73"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3261" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_73 = load i8* %buffer_addr_74, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_73"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3262" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_73_cast = zext i8 %buffer_load_73 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_73_cast"/></StgValue>
</operation>

<operation id="3263" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_73_cast = zext i8 %Input_load_76 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_73_cast"/></StgValue>
</operation>

<operation id="3264" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_73 = add i9 %tmp_5_73_cast, %tmp_6_73_cast

]]></Node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="3265" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_74_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_73, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_74_cast"/></StgValue>
</operation>

<operation id="3266" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3267" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.74:1  store i8 %Input_load_76, i8* %buffer_addr_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3268" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.74:5  %sum_74 = add i17 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="sum_74"/></StgValue>
</operation>

<operation id="3269" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.74:6  %sum_74_cast = zext i17 %sum_74 to i32

]]></Node>
<StgValue><ssdm name="sum_74_cast"/></StgValue>
</operation>

<operation id="3270" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.74:7  %Input_addr_78 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_74_cast

]]></Node>
<StgValue><ssdm name="Input_addr_78"/></StgValue>
</operation>

<operation id="3271" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.74:8  %Input_load_78 = load i8* %Input_addr_78, align 1

]]></Node>
<StgValue><ssdm name="Input_load_78"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3272" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.74:0  %Average_2_73 = phi i8 [ %Average_74_cast, %77 ], [ %Input_load_76, %._crit_edge.73 ]

]]></Node>
<StgValue><ssdm name="Average_2_73"/></StgValue>
</operation>

<operation id="3273" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.74:2  %Diff_73 = sub i8 %Input_load_77, %Average_2_73

]]></Node>
<StgValue><ssdm name="Diff_73"/></StgValue>
</operation>

<operation id="3274" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.74:3  %Output_addr_74 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_73_cast

]]></Node>
<StgValue><ssdm name="Output_addr_74"/></StgValue>
</operation>

<operation id="3275" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.74:4  store i8 %Diff_73, i8* %Output_addr_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3276" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.74:8  %Input_load_78 = load i8* %Input_addr_78, align 1

]]></Node>
<StgValue><ssdm name="Input_load_78"/></StgValue>
</operation>

<operation id="3277" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.74:9  br i1 %tmp, label %78, label %._crit_edge.75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3278" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225618">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_74 = load i8* %buffer_addr_75, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_74"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3279" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_74 = load i8* %buffer_addr_75, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_74"/></StgValue>
</operation>

<operation id="3280" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_74_cast = zext i8 %buffer_load_74 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_74_cast"/></StgValue>
</operation>

<operation id="3281" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_74_cast = zext i8 %Input_load_77 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_74_cast"/></StgValue>
</operation>

<operation id="3282" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_74 = add i9 %tmp_5_74_cast, %tmp_6_74_cast

]]></Node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="3283" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_75_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_74, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_75_cast"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3284" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225620">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3285" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.75:1  store i8 %Input_load_77, i8* %buffer_addr_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3286" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.75:5  %sum_75 = add i17 %phi_mul, 76

]]></Node>
<StgValue><ssdm name="sum_75"/></StgValue>
</operation>

<operation id="3287" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.75:6  %sum_75_cast = zext i17 %sum_75 to i32

]]></Node>
<StgValue><ssdm name="sum_75_cast"/></StgValue>
</operation>

<operation id="3288" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.75:7  %Input_addr_79 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_75_cast

]]></Node>
<StgValue><ssdm name="Input_addr_79"/></StgValue>
</operation>

<operation id="3289" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.75:8  %Input_load_79 = load i8* %Input_addr_79, align 1

]]></Node>
<StgValue><ssdm name="Input_load_79"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3290" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.75:0  %Average_2_74 = phi i8 [ %Average_75_cast, %78 ], [ %Input_load_77, %._crit_edge.74 ]

]]></Node>
<StgValue><ssdm name="Average_2_74"/></StgValue>
</operation>

<operation id="3291" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.75:2  %Diff_74 = sub i8 %Input_load_78, %Average_2_74

]]></Node>
<StgValue><ssdm name="Diff_74"/></StgValue>
</operation>

<operation id="3292" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.75:3  %Output_addr_75 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_74_cast

]]></Node>
<StgValue><ssdm name="Output_addr_75"/></StgValue>
</operation>

<operation id="3293" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.75:4  store i8 %Diff_74, i8* %Output_addr_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3294" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.75:8  %Input_load_79 = load i8* %Input_addr_79, align 1

]]></Node>
<StgValue><ssdm name="Input_load_79"/></StgValue>
</operation>

<operation id="3295" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.75:9  br i1 %tmp, label %79, label %._crit_edge.76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3296" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225623">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_75 = load i8* %buffer_addr_76, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_75"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3297" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_75 = load i8* %buffer_addr_76, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_75"/></StgValue>
</operation>

<operation id="3298" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_75_cast = zext i8 %buffer_load_75 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_75_cast"/></StgValue>
</operation>

<operation id="3299" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_75_cast = zext i8 %Input_load_78 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_75_cast"/></StgValue>
</operation>

<operation id="3300" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_75 = add i9 %tmp_5_75_cast, %tmp_6_75_cast

]]></Node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="3301" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_76_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_75, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_76_cast"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3302" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225625">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3303" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.76:1  store i8 %Input_load_78, i8* %buffer_addr_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3304" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.76:5  %sum_76 = add i17 %phi_mul, 77

]]></Node>
<StgValue><ssdm name="sum_76"/></StgValue>
</operation>

<operation id="3305" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.76:6  %sum_76_cast = zext i17 %sum_76 to i32

]]></Node>
<StgValue><ssdm name="sum_76_cast"/></StgValue>
</operation>

<operation id="3306" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.76:7  %Input_addr_80 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_76_cast

]]></Node>
<StgValue><ssdm name="Input_addr_80"/></StgValue>
</operation>

<operation id="3307" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.76:8  %Input_load_80 = load i8* %Input_addr_80, align 1

]]></Node>
<StgValue><ssdm name="Input_load_80"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3308" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.76:0  %Average_2_75 = phi i8 [ %Average_76_cast, %79 ], [ %Input_load_78, %._crit_edge.75 ]

]]></Node>
<StgValue><ssdm name="Average_2_75"/></StgValue>
</operation>

<operation id="3309" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.76:2  %Diff_75 = sub i8 %Input_load_79, %Average_2_75

]]></Node>
<StgValue><ssdm name="Diff_75"/></StgValue>
</operation>

<operation id="3310" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.76:3  %Output_addr_76 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_75_cast

]]></Node>
<StgValue><ssdm name="Output_addr_76"/></StgValue>
</operation>

<operation id="3311" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.76:4  store i8 %Diff_75, i8* %Output_addr_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3312" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.76:8  %Input_load_80 = load i8* %Input_addr_80, align 1

]]></Node>
<StgValue><ssdm name="Input_load_80"/></StgValue>
</operation>

<operation id="3313" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.76:9  br i1 %tmp, label %80, label %._crit_edge.77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3314" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225628">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_76 = load i8* %buffer_addr_77, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_76"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3315" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_76 = load i8* %buffer_addr_77, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_76"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3316" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_76_cast = zext i8 %buffer_load_76 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_76_cast"/></StgValue>
</operation>

<operation id="3317" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_76_cast = zext i8 %Input_load_79 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_76_cast"/></StgValue>
</operation>

<operation id="3318" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_76 = add i9 %tmp_5_76_cast, %tmp_6_76_cast

]]></Node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="3319" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_77_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_76, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_77_cast"/></StgValue>
</operation>

<operation id="3320" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3321" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.77:1  store i8 %Input_load_79, i8* %buffer_addr_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3322" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.77:5  %sum_77 = add i17 %phi_mul, 78

]]></Node>
<StgValue><ssdm name="sum_77"/></StgValue>
</operation>

<operation id="3323" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.77:6  %sum_77_cast = zext i17 %sum_77 to i32

]]></Node>
<StgValue><ssdm name="sum_77_cast"/></StgValue>
</operation>

<operation id="3324" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.77:7  %Input_addr_81 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_77_cast

]]></Node>
<StgValue><ssdm name="Input_addr_81"/></StgValue>
</operation>

<operation id="3325" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.77:8  %Input_load_81 = load i8* %Input_addr_81, align 1

]]></Node>
<StgValue><ssdm name="Input_load_81"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3326" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.77:0  %Average_2_76 = phi i8 [ %Average_77_cast, %80 ], [ %Input_load_79, %._crit_edge.76 ]

]]></Node>
<StgValue><ssdm name="Average_2_76"/></StgValue>
</operation>

<operation id="3327" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.77:2  %Diff_76 = sub i8 %Input_load_80, %Average_2_76

]]></Node>
<StgValue><ssdm name="Diff_76"/></StgValue>
</operation>

<operation id="3328" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.77:3  %Output_addr_77 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_76_cast

]]></Node>
<StgValue><ssdm name="Output_addr_77"/></StgValue>
</operation>

<operation id="3329" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.77:4  store i8 %Diff_76, i8* %Output_addr_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3330" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.77:8  %Input_load_81 = load i8* %Input_addr_81, align 1

]]></Node>
<StgValue><ssdm name="Input_load_81"/></StgValue>
</operation>

<operation id="3331" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.77:9  br i1 %tmp, label %81, label %._crit_edge.78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3332" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225633">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_77 = load i8* %buffer_addr_78, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_77"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3333" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_77 = load i8* %buffer_addr_78, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_77"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3334" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_77_cast = zext i8 %buffer_load_77 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_77_cast"/></StgValue>
</operation>

<operation id="3335" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_77_cast = zext i8 %Input_load_80 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_77_cast"/></StgValue>
</operation>

<operation id="3336" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_77 = add i9 %tmp_5_77_cast, %tmp_6_77_cast

]]></Node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="3337" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_78_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_77, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_78_cast"/></StgValue>
</operation>

<operation id="3338" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3339" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.78:1  store i8 %Input_load_80, i8* %buffer_addr_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3340" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.78:5  %sum_78 = add i17 %phi_mul, 79

]]></Node>
<StgValue><ssdm name="sum_78"/></StgValue>
</operation>

<operation id="3341" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.78:6  %sum_78_cast = zext i17 %sum_78 to i32

]]></Node>
<StgValue><ssdm name="sum_78_cast"/></StgValue>
</operation>

<operation id="3342" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.78:7  %Input_addr_82 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_78_cast

]]></Node>
<StgValue><ssdm name="Input_addr_82"/></StgValue>
</operation>

<operation id="3343" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.78:8  %Input_load_82 = load i8* %Input_addr_82, align 1

]]></Node>
<StgValue><ssdm name="Input_load_82"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3344" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.78:0  %Average_2_77 = phi i8 [ %Average_78_cast, %81 ], [ %Input_load_80, %._crit_edge.77 ]

]]></Node>
<StgValue><ssdm name="Average_2_77"/></StgValue>
</operation>

<operation id="3345" st_id="240" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.78:2  %Diff_77 = sub i8 %Input_load_81, %Average_2_77

]]></Node>
<StgValue><ssdm name="Diff_77"/></StgValue>
</operation>

<operation id="3346" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.78:3  %Output_addr_78 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_77_cast

]]></Node>
<StgValue><ssdm name="Output_addr_78"/></StgValue>
</operation>

<operation id="3347" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.78:4  store i8 %Diff_77, i8* %Output_addr_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3348" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.78:8  %Input_load_82 = load i8* %Input_addr_82, align 1

]]></Node>
<StgValue><ssdm name="Input_load_82"/></StgValue>
</operation>

<operation id="3349" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.78:9  br i1 %tmp, label %82, label %._crit_edge.79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3350" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225638">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_78 = load i8* %buffer_addr_79, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_78"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3351" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_78 = load i8* %buffer_addr_79, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_78"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3352" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_78_cast = zext i8 %buffer_load_78 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_78_cast"/></StgValue>
</operation>

<operation id="3353" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_78_cast = zext i8 %Input_load_81 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_78_cast"/></StgValue>
</operation>

<operation id="3354" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_78 = add i9 %tmp_5_78_cast, %tmp_6_78_cast

]]></Node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="3355" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_79_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_78, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_79_cast"/></StgValue>
</operation>

<operation id="3356" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3357" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.79:1  store i8 %Input_load_81, i8* %buffer_addr_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3358" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.79:5  %sum_79 = add i17 %phi_mul, 80

]]></Node>
<StgValue><ssdm name="sum_79"/></StgValue>
</operation>

<operation id="3359" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.79:6  %sum_79_cast = zext i17 %sum_79 to i32

]]></Node>
<StgValue><ssdm name="sum_79_cast"/></StgValue>
</operation>

<operation id="3360" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.79:7  %Input_addr_83 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_79_cast

]]></Node>
<StgValue><ssdm name="Input_addr_83"/></StgValue>
</operation>

<operation id="3361" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.79:8  %Input_load_83 = load i8* %Input_addr_83, align 1

]]></Node>
<StgValue><ssdm name="Input_load_83"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3362" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.79:0  %Average_2_78 = phi i8 [ %Average_79_cast, %82 ], [ %Input_load_81, %._crit_edge.78 ]

]]></Node>
<StgValue><ssdm name="Average_2_78"/></StgValue>
</operation>

<operation id="3363" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.79:2  %Diff_78 = sub i8 %Input_load_82, %Average_2_78

]]></Node>
<StgValue><ssdm name="Diff_78"/></StgValue>
</operation>

<operation id="3364" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.79:3  %Output_addr_79 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_78_cast

]]></Node>
<StgValue><ssdm name="Output_addr_79"/></StgValue>
</operation>

<operation id="3365" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.79:4  store i8 %Diff_78, i8* %Output_addr_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3366" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.79:8  %Input_load_83 = load i8* %Input_addr_83, align 1

]]></Node>
<StgValue><ssdm name="Input_load_83"/></StgValue>
</operation>

<operation id="3367" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.79:9  br i1 %tmp, label %83, label %._crit_edge.80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3368" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225643">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_79 = load i8* %buffer_addr_80, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_79"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3369" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_79 = load i8* %buffer_addr_80, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_79"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3370" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225645">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_79_cast = zext i8 %buffer_load_79 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_79_cast"/></StgValue>
</operation>

<operation id="3371" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225645">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_79_cast = zext i8 %Input_load_82 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_79_cast"/></StgValue>
</operation>

<operation id="3372" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225645">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_79 = add i9 %tmp_5_79_cast, %tmp_6_79_cast

]]></Node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="3373" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225645">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_80_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_79, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_80_cast"/></StgValue>
</operation>

<operation id="3374" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225645">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3375" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.80:1  store i8 %Input_load_82, i8* %buffer_addr_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3376" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.80:5  %sum_80 = add i17 %phi_mul, 81

]]></Node>
<StgValue><ssdm name="sum_80"/></StgValue>
</operation>

<operation id="3377" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.80:6  %sum_80_cast = zext i17 %sum_80 to i32

]]></Node>
<StgValue><ssdm name="sum_80_cast"/></StgValue>
</operation>

<operation id="3378" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.80:7  %Input_addr_84 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_80_cast

]]></Node>
<StgValue><ssdm name="Input_addr_84"/></StgValue>
</operation>

<operation id="3379" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.80:8  %Input_load_84 = load i8* %Input_addr_84, align 1

]]></Node>
<StgValue><ssdm name="Input_load_84"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3380" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.80:0  %Average_2_79 = phi i8 [ %Average_80_cast, %83 ], [ %Input_load_82, %._crit_edge.79 ]

]]></Node>
<StgValue><ssdm name="Average_2_79"/></StgValue>
</operation>

<operation id="3381" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.80:2  %Diff_79 = sub i8 %Input_load_83, %Average_2_79

]]></Node>
<StgValue><ssdm name="Diff_79"/></StgValue>
</operation>

<operation id="3382" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.80:3  %Output_addr_80 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_79_cast

]]></Node>
<StgValue><ssdm name="Output_addr_80"/></StgValue>
</operation>

<operation id="3383" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.80:4  store i8 %Diff_79, i8* %Output_addr_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3384" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.80:8  %Input_load_84 = load i8* %Input_addr_84, align 1

]]></Node>
<StgValue><ssdm name="Input_load_84"/></StgValue>
</operation>

<operation id="3385" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.80:9  br i1 %tmp, label %84, label %._crit_edge.81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3386" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225648">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_80 = load i8* %buffer_addr_81, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_80"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3387" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_80 = load i8* %buffer_addr_81, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_80"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3388" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_80_cast = zext i8 %buffer_load_80 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_80_cast"/></StgValue>
</operation>

<operation id="3389" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_80_cast = zext i8 %Input_load_83 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_80_cast"/></StgValue>
</operation>

<operation id="3390" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_80 = add i9 %tmp_5_80_cast, %tmp_6_80_cast

]]></Node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="3391" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_81_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_80, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_81_cast"/></StgValue>
</operation>

<operation id="3392" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3393" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.81:1  store i8 %Input_load_83, i8* %buffer_addr_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3394" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.81:5  %sum_81 = add i17 %phi_mul, 82

]]></Node>
<StgValue><ssdm name="sum_81"/></StgValue>
</operation>

<operation id="3395" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.81:6  %sum_81_cast = zext i17 %sum_81 to i32

]]></Node>
<StgValue><ssdm name="sum_81_cast"/></StgValue>
</operation>

<operation id="3396" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.81:7  %Input_addr_85 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_81_cast

]]></Node>
<StgValue><ssdm name="Input_addr_85"/></StgValue>
</operation>

<operation id="3397" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.81:8  %Input_load_85 = load i8* %Input_addr_85, align 1

]]></Node>
<StgValue><ssdm name="Input_load_85"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3398" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.81:0  %Average_2_80 = phi i8 [ %Average_81_cast, %84 ], [ %Input_load_83, %._crit_edge.80 ]

]]></Node>
<StgValue><ssdm name="Average_2_80"/></StgValue>
</operation>

<operation id="3399" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.81:2  %Diff_80 = sub i8 %Input_load_84, %Average_2_80

]]></Node>
<StgValue><ssdm name="Diff_80"/></StgValue>
</operation>

<operation id="3400" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.81:3  %Output_addr_81 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_80_cast

]]></Node>
<StgValue><ssdm name="Output_addr_81"/></StgValue>
</operation>

<operation id="3401" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.81:4  store i8 %Diff_80, i8* %Output_addr_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3402" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.81:8  %Input_load_85 = load i8* %Input_addr_85, align 1

]]></Node>
<StgValue><ssdm name="Input_load_85"/></StgValue>
</operation>

<operation id="3403" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.81:9  br i1 %tmp, label %85, label %._crit_edge.82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3404" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225653">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_81 = load i8* %buffer_addr_82, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_81"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3405" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_81 = load i8* %buffer_addr_82, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_81"/></StgValue>
</operation>

<operation id="3406" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_81_cast = zext i8 %buffer_load_81 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_81_cast"/></StgValue>
</operation>

<operation id="3407" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_81_cast = zext i8 %Input_load_84 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_81_cast"/></StgValue>
</operation>

<operation id="3408" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_81 = add i9 %tmp_5_81_cast, %tmp_6_81_cast

]]></Node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="3409" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_82_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_81, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_82_cast"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3410" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225655">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3411" st_id="251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.82:1  store i8 %Input_load_84, i8* %buffer_addr_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3412" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.82:5  %sum_82 = add i17 %phi_mul, 83

]]></Node>
<StgValue><ssdm name="sum_82"/></StgValue>
</operation>

<operation id="3413" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.82:6  %sum_82_cast = zext i17 %sum_82 to i32

]]></Node>
<StgValue><ssdm name="sum_82_cast"/></StgValue>
</operation>

<operation id="3414" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.82:7  %Input_addr_86 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_82_cast

]]></Node>
<StgValue><ssdm name="Input_addr_86"/></StgValue>
</operation>

<operation id="3415" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.82:8  %Input_load_86 = load i8* %Input_addr_86, align 1

]]></Node>
<StgValue><ssdm name="Input_load_86"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3416" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.82:0  %Average_2_81 = phi i8 [ %Average_82_cast, %85 ], [ %Input_load_84, %._crit_edge.81 ]

]]></Node>
<StgValue><ssdm name="Average_2_81"/></StgValue>
</operation>

<operation id="3417" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.82:2  %Diff_81 = sub i8 %Input_load_85, %Average_2_81

]]></Node>
<StgValue><ssdm name="Diff_81"/></StgValue>
</operation>

<operation id="3418" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.82:3  %Output_addr_82 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_81_cast

]]></Node>
<StgValue><ssdm name="Output_addr_82"/></StgValue>
</operation>

<operation id="3419" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.82:4  store i8 %Diff_81, i8* %Output_addr_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3420" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.82:8  %Input_load_86 = load i8* %Input_addr_86, align 1

]]></Node>
<StgValue><ssdm name="Input_load_86"/></StgValue>
</operation>

<operation id="3421" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.82:9  br i1 %tmp, label %86, label %._crit_edge.83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3422" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225658">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_82 = load i8* %buffer_addr_83, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_82"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3423" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_82 = load i8* %buffer_addr_83, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_82"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3424" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225660">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_82_cast = zext i8 %buffer_load_82 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_82_cast"/></StgValue>
</operation>

<operation id="3425" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225660">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_82_cast = zext i8 %Input_load_85 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_82_cast"/></StgValue>
</operation>

<operation id="3426" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225660">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_82 = add i9 %tmp_5_82_cast, %tmp_6_82_cast

]]></Node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="3427" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225660">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_83_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_82, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_83_cast"/></StgValue>
</operation>

<operation id="3428" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225660">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3429" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.83:1  store i8 %Input_load_85, i8* %buffer_addr_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3430" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.83:5  %sum_83 = add i17 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="sum_83"/></StgValue>
</operation>

<operation id="3431" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.83:6  %sum_83_cast = zext i17 %sum_83 to i32

]]></Node>
<StgValue><ssdm name="sum_83_cast"/></StgValue>
</operation>

<operation id="3432" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.83:7  %Input_addr_87 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_83_cast

]]></Node>
<StgValue><ssdm name="Input_addr_87"/></StgValue>
</operation>

<operation id="3433" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.83:8  %Input_load_87 = load i8* %Input_addr_87, align 1

]]></Node>
<StgValue><ssdm name="Input_load_87"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3434" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.83:0  %Average_2_82 = phi i8 [ %Average_83_cast, %86 ], [ %Input_load_85, %._crit_edge.82 ]

]]></Node>
<StgValue><ssdm name="Average_2_82"/></StgValue>
</operation>

<operation id="3435" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.83:2  %Diff_82 = sub i8 %Input_load_86, %Average_2_82

]]></Node>
<StgValue><ssdm name="Diff_82"/></StgValue>
</operation>

<operation id="3436" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.83:3  %Output_addr_83 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_82_cast

]]></Node>
<StgValue><ssdm name="Output_addr_83"/></StgValue>
</operation>

<operation id="3437" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.83:4  store i8 %Diff_82, i8* %Output_addr_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3438" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.83:8  %Input_load_87 = load i8* %Input_addr_87, align 1

]]></Node>
<StgValue><ssdm name="Input_load_87"/></StgValue>
</operation>

<operation id="3439" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.83:9  br i1 %tmp, label %87, label %._crit_edge.84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3440" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225663">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_83 = load i8* %buffer_addr_84, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_83"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3441" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_83 = load i8* %buffer_addr_84, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_83"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3442" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225665">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_83_cast = zext i8 %buffer_load_83 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_83_cast"/></StgValue>
</operation>

<operation id="3443" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225665">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_83_cast = zext i8 %Input_load_86 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_83_cast"/></StgValue>
</operation>

<operation id="3444" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225665">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_83 = add i9 %tmp_5_83_cast, %tmp_6_83_cast

]]></Node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="3445" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225665">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_84_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_83, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_84_cast"/></StgValue>
</operation>

<operation id="3446" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225665">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3447" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.84:1  store i8 %Input_load_86, i8* %buffer_addr_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3448" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.84:5  %sum_84 = add i17 %phi_mul, 85

]]></Node>
<StgValue><ssdm name="sum_84"/></StgValue>
</operation>

<operation id="3449" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.84:6  %sum_84_cast = zext i17 %sum_84 to i32

]]></Node>
<StgValue><ssdm name="sum_84_cast"/></StgValue>
</operation>

<operation id="3450" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.84:7  %Input_addr_88 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_84_cast

]]></Node>
<StgValue><ssdm name="Input_addr_88"/></StgValue>
</operation>

<operation id="3451" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.84:8  %Input_load_88 = load i8* %Input_addr_88, align 1

]]></Node>
<StgValue><ssdm name="Input_load_88"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3452" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.84:0  %Average_2_83 = phi i8 [ %Average_84_cast, %87 ], [ %Input_load_86, %._crit_edge.83 ]

]]></Node>
<StgValue><ssdm name="Average_2_83"/></StgValue>
</operation>

<operation id="3453" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.84:2  %Diff_83 = sub i8 %Input_load_87, %Average_2_83

]]></Node>
<StgValue><ssdm name="Diff_83"/></StgValue>
</operation>

<operation id="3454" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.84:3  %Output_addr_84 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_83_cast

]]></Node>
<StgValue><ssdm name="Output_addr_84"/></StgValue>
</operation>

<operation id="3455" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.84:4  store i8 %Diff_83, i8* %Output_addr_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3456" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.84:8  %Input_load_88 = load i8* %Input_addr_88, align 1

]]></Node>
<StgValue><ssdm name="Input_load_88"/></StgValue>
</operation>

<operation id="3457" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.84:9  br i1 %tmp, label %88, label %._crit_edge.85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3458" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225668">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_84 = load i8* %buffer_addr_85, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_84"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3459" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_84 = load i8* %buffer_addr_85, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_84"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3460" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_84_cast = zext i8 %buffer_load_84 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_84_cast"/></StgValue>
</operation>

<operation id="3461" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_84_cast = zext i8 %Input_load_87 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_84_cast"/></StgValue>
</operation>

<operation id="3462" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_84 = add i9 %tmp_5_84_cast, %tmp_6_84_cast

]]></Node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="3463" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_85_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_84, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_85_cast"/></StgValue>
</operation>

<operation id="3464" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3465" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.85:1  store i8 %Input_load_87, i8* %buffer_addr_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3466" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.85:5  %sum_85 = add i17 %phi_mul, 86

]]></Node>
<StgValue><ssdm name="sum_85"/></StgValue>
</operation>

<operation id="3467" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.85:6  %sum_85_cast = zext i17 %sum_85 to i32

]]></Node>
<StgValue><ssdm name="sum_85_cast"/></StgValue>
</operation>

<operation id="3468" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.85:7  %Input_addr_89 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_85_cast

]]></Node>
<StgValue><ssdm name="Input_addr_89"/></StgValue>
</operation>

<operation id="3469" st_id="260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.85:8  %Input_load_89 = load i8* %Input_addr_89, align 1

]]></Node>
<StgValue><ssdm name="Input_load_89"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3470" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.85:0  %Average_2_84 = phi i8 [ %Average_85_cast, %88 ], [ %Input_load_87, %._crit_edge.84 ]

]]></Node>
<StgValue><ssdm name="Average_2_84"/></StgValue>
</operation>

<operation id="3471" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.85:2  %Diff_84 = sub i8 %Input_load_88, %Average_2_84

]]></Node>
<StgValue><ssdm name="Diff_84"/></StgValue>
</operation>

<operation id="3472" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.85:3  %Output_addr_85 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_84_cast

]]></Node>
<StgValue><ssdm name="Output_addr_85"/></StgValue>
</operation>

<operation id="3473" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.85:4  store i8 %Diff_84, i8* %Output_addr_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3474" st_id="261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.85:8  %Input_load_89 = load i8* %Input_addr_89, align 1

]]></Node>
<StgValue><ssdm name="Input_load_89"/></StgValue>
</operation>

<operation id="3475" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.85:9  br i1 %tmp, label %89, label %._crit_edge.86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3476" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225673">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_85 = load i8* %buffer_addr_86, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_85"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3477" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_85 = load i8* %buffer_addr_86, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_85"/></StgValue>
</operation>

<operation id="3478" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_85_cast = zext i8 %buffer_load_85 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_85_cast"/></StgValue>
</operation>

<operation id="3479" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_85_cast = zext i8 %Input_load_88 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_85_cast"/></StgValue>
</operation>

<operation id="3480" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_85 = add i9 %tmp_5_85_cast, %tmp_6_85_cast

]]></Node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="3481" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_86_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_85, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_86_cast"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3482" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225675">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3483" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.86:1  store i8 %Input_load_88, i8* %buffer_addr_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3484" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.86:5  %sum_86 = add i17 %phi_mul, 87

]]></Node>
<StgValue><ssdm name="sum_86"/></StgValue>
</operation>

<operation id="3485" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.86:6  %sum_86_cast = zext i17 %sum_86 to i32

]]></Node>
<StgValue><ssdm name="sum_86_cast"/></StgValue>
</operation>

<operation id="3486" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.86:7  %Input_addr_90 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_86_cast

]]></Node>
<StgValue><ssdm name="Input_addr_90"/></StgValue>
</operation>

<operation id="3487" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.86:8  %Input_load_90 = load i8* %Input_addr_90, align 1

]]></Node>
<StgValue><ssdm name="Input_load_90"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3488" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.86:0  %Average_2_85 = phi i8 [ %Average_86_cast, %89 ], [ %Input_load_88, %._crit_edge.85 ]

]]></Node>
<StgValue><ssdm name="Average_2_85"/></StgValue>
</operation>

<operation id="3489" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.86:2  %Diff_85 = sub i8 %Input_load_89, %Average_2_85

]]></Node>
<StgValue><ssdm name="Diff_85"/></StgValue>
</operation>

<operation id="3490" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.86:3  %Output_addr_86 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_85_cast

]]></Node>
<StgValue><ssdm name="Output_addr_86"/></StgValue>
</operation>

<operation id="3491" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.86:4  store i8 %Diff_85, i8* %Output_addr_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3492" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.86:8  %Input_load_90 = load i8* %Input_addr_90, align 1

]]></Node>
<StgValue><ssdm name="Input_load_90"/></StgValue>
</operation>

<operation id="3493" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.86:9  br i1 %tmp, label %90, label %._crit_edge.87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3494" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225678">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_86 = load i8* %buffer_addr_87, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_86"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3495" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_86 = load i8* %buffer_addr_87, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_86"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3496" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_86_cast = zext i8 %buffer_load_86 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_86_cast"/></StgValue>
</operation>

<operation id="3497" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_86_cast = zext i8 %Input_load_89 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_86_cast"/></StgValue>
</operation>

<operation id="3498" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_86 = add i9 %tmp_5_86_cast, %tmp_6_86_cast

]]></Node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="3499" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_87_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_86, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_87_cast"/></StgValue>
</operation>

<operation id="3500" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3501" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.87:1  store i8 %Input_load_89, i8* %buffer_addr_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3502" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.87:5  %sum_87 = add i17 %phi_mul, 88

]]></Node>
<StgValue><ssdm name="sum_87"/></StgValue>
</operation>

<operation id="3503" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.87:6  %sum_87_cast = zext i17 %sum_87 to i32

]]></Node>
<StgValue><ssdm name="sum_87_cast"/></StgValue>
</operation>

<operation id="3504" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.87:7  %Input_addr_91 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_87_cast

]]></Node>
<StgValue><ssdm name="Input_addr_91"/></StgValue>
</operation>

<operation id="3505" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.87:8  %Input_load_91 = load i8* %Input_addr_91, align 1

]]></Node>
<StgValue><ssdm name="Input_load_91"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3506" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.87:0  %Average_2_86 = phi i8 [ %Average_87_cast, %90 ], [ %Input_load_89, %._crit_edge.86 ]

]]></Node>
<StgValue><ssdm name="Average_2_86"/></StgValue>
</operation>

<operation id="3507" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.87:2  %Diff_86 = sub i8 %Input_load_90, %Average_2_86

]]></Node>
<StgValue><ssdm name="Diff_86"/></StgValue>
</operation>

<operation id="3508" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.87:3  %Output_addr_87 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_86_cast

]]></Node>
<StgValue><ssdm name="Output_addr_87"/></StgValue>
</operation>

<operation id="3509" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.87:4  store i8 %Diff_86, i8* %Output_addr_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3510" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.87:8  %Input_load_91 = load i8* %Input_addr_91, align 1

]]></Node>
<StgValue><ssdm name="Input_load_91"/></StgValue>
</operation>

<operation id="3511" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.87:9  br i1 %tmp, label %91, label %._crit_edge.88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3512" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225683">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_87 = load i8* %buffer_addr_88, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_87"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3513" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_87 = load i8* %buffer_addr_88, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_87"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="3514" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_87_cast = zext i8 %buffer_load_87 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_87_cast"/></StgValue>
</operation>

<operation id="3515" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_87_cast = zext i8 %Input_load_90 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_87_cast"/></StgValue>
</operation>

<operation id="3516" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_87 = add i9 %tmp_5_87_cast, %tmp_6_87_cast

]]></Node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="3517" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_88_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_87, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_88_cast"/></StgValue>
</operation>

<operation id="3518" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3519" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.88:1  store i8 %Input_load_90, i8* %buffer_addr_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3520" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.88:5  %sum_88 = add i17 %phi_mul, 89

]]></Node>
<StgValue><ssdm name="sum_88"/></StgValue>
</operation>

<operation id="3521" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.88:6  %sum_88_cast = zext i17 %sum_88 to i32

]]></Node>
<StgValue><ssdm name="sum_88_cast"/></StgValue>
</operation>

<operation id="3522" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.88:7  %Input_addr_92 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_88_cast

]]></Node>
<StgValue><ssdm name="Input_addr_92"/></StgValue>
</operation>

<operation id="3523" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.88:8  %Input_load_92 = load i8* %Input_addr_92, align 1

]]></Node>
<StgValue><ssdm name="Input_load_92"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="3524" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.88:0  %Average_2_87 = phi i8 [ %Average_88_cast, %91 ], [ %Input_load_90, %._crit_edge.87 ]

]]></Node>
<StgValue><ssdm name="Average_2_87"/></StgValue>
</operation>

<operation id="3525" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.88:2  %Diff_87 = sub i8 %Input_load_91, %Average_2_87

]]></Node>
<StgValue><ssdm name="Diff_87"/></StgValue>
</operation>

<operation id="3526" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.88:3  %Output_addr_88 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_87_cast

]]></Node>
<StgValue><ssdm name="Output_addr_88"/></StgValue>
</operation>

<operation id="3527" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.88:4  store i8 %Diff_87, i8* %Output_addr_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3528" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.88:8  %Input_load_92 = load i8* %Input_addr_92, align 1

]]></Node>
<StgValue><ssdm name="Input_load_92"/></StgValue>
</operation>

<operation id="3529" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.88:9  br i1 %tmp, label %92, label %._crit_edge.89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3530" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225688">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_88 = load i8* %buffer_addr_89, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_88"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="3531" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_88 = load i8* %buffer_addr_89, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_88"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="3532" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_88_cast = zext i8 %buffer_load_88 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_88_cast"/></StgValue>
</operation>

<operation id="3533" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_88_cast = zext i8 %Input_load_91 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_88_cast"/></StgValue>
</operation>

<operation id="3534" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_88 = add i9 %tmp_5_88_cast, %tmp_6_88_cast

]]></Node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="3535" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_89_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_88, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_89_cast"/></StgValue>
</operation>

<operation id="3536" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3537" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.89:1  store i8 %Input_load_91, i8* %buffer_addr_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3538" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.89:5  %sum_89 = add i17 %phi_mul, 90

]]></Node>
<StgValue><ssdm name="sum_89"/></StgValue>
</operation>

<operation id="3539" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.89:6  %sum_89_cast = zext i17 %sum_89 to i32

]]></Node>
<StgValue><ssdm name="sum_89_cast"/></StgValue>
</operation>

<operation id="3540" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.89:7  %Input_addr_93 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_89_cast

]]></Node>
<StgValue><ssdm name="Input_addr_93"/></StgValue>
</operation>

<operation id="3541" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.89:8  %Input_load_93 = load i8* %Input_addr_93, align 1

]]></Node>
<StgValue><ssdm name="Input_load_93"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="3542" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.89:0  %Average_2_88 = phi i8 [ %Average_89_cast, %92 ], [ %Input_load_91, %._crit_edge.88 ]

]]></Node>
<StgValue><ssdm name="Average_2_88"/></StgValue>
</operation>

<operation id="3543" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.89:2  %Diff_88 = sub i8 %Input_load_92, %Average_2_88

]]></Node>
<StgValue><ssdm name="Diff_88"/></StgValue>
</operation>

<operation id="3544" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.89:3  %Output_addr_89 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_88_cast

]]></Node>
<StgValue><ssdm name="Output_addr_89"/></StgValue>
</operation>

<operation id="3545" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.89:4  store i8 %Diff_88, i8* %Output_addr_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3546" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.89:8  %Input_load_93 = load i8* %Input_addr_93, align 1

]]></Node>
<StgValue><ssdm name="Input_load_93"/></StgValue>
</operation>

<operation id="3547" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.89:9  br i1 %tmp, label %93, label %._crit_edge.90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3548" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225693">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_89 = load i8* %buffer_addr_90, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_89"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="3549" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_89 = load i8* %buffer_addr_90, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_89"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="3550" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_89_cast = zext i8 %buffer_load_89 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_89_cast"/></StgValue>
</operation>

<operation id="3551" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_89_cast = zext i8 %Input_load_92 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_89_cast"/></StgValue>
</operation>

<operation id="3552" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_89 = add i9 %tmp_5_89_cast, %tmp_6_89_cast

]]></Node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="3553" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_90_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_89, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_90_cast"/></StgValue>
</operation>

<operation id="3554" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3555" st_id="275" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.90:1  store i8 %Input_load_92, i8* %buffer_addr_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3556" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.90:5  %sum_90 = add i17 %phi_mul, 91

]]></Node>
<StgValue><ssdm name="sum_90"/></StgValue>
</operation>

<operation id="3557" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.90:6  %sum_90_cast = zext i17 %sum_90 to i32

]]></Node>
<StgValue><ssdm name="sum_90_cast"/></StgValue>
</operation>

<operation id="3558" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.90:7  %Input_addr_94 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_90_cast

]]></Node>
<StgValue><ssdm name="Input_addr_94"/></StgValue>
</operation>

<operation id="3559" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.90:8  %Input_load_94 = load i8* %Input_addr_94, align 1

]]></Node>
<StgValue><ssdm name="Input_load_94"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="3560" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.90:0  %Average_2_89 = phi i8 [ %Average_90_cast, %93 ], [ %Input_load_92, %._crit_edge.89 ]

]]></Node>
<StgValue><ssdm name="Average_2_89"/></StgValue>
</operation>

<operation id="3561" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.90:2  %Diff_89 = sub i8 %Input_load_93, %Average_2_89

]]></Node>
<StgValue><ssdm name="Diff_89"/></StgValue>
</operation>

<operation id="3562" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.90:3  %Output_addr_90 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_89_cast

]]></Node>
<StgValue><ssdm name="Output_addr_90"/></StgValue>
</operation>

<operation id="3563" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.90:4  store i8 %Diff_89, i8* %Output_addr_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3564" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.90:8  %Input_load_94 = load i8* %Input_addr_94, align 1

]]></Node>
<StgValue><ssdm name="Input_load_94"/></StgValue>
</operation>

<operation id="3565" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.90:9  br i1 %tmp, label %94, label %._crit_edge.91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3566" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225698">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_90 = load i8* %buffer_addr_91, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_90"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="3567" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_90 = load i8* %buffer_addr_91, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_90"/></StgValue>
</operation>

<operation id="3568" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_90_cast = zext i8 %buffer_load_90 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_90_cast"/></StgValue>
</operation>

<operation id="3569" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_90_cast = zext i8 %Input_load_93 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_90_cast"/></StgValue>
</operation>

<operation id="3570" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_90 = add i9 %tmp_5_90_cast, %tmp_6_90_cast

]]></Node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="3571" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_91_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_90, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_91_cast"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="3572" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225700">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3573" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.91:1  store i8 %Input_load_93, i8* %buffer_addr_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3574" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.91:5  %sum_91 = add i17 %phi_mul, 92

]]></Node>
<StgValue><ssdm name="sum_91"/></StgValue>
</operation>

<operation id="3575" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.91:6  %sum_91_cast = zext i17 %sum_91 to i32

]]></Node>
<StgValue><ssdm name="sum_91_cast"/></StgValue>
</operation>

<operation id="3576" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.91:7  %Input_addr_95 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_91_cast

]]></Node>
<StgValue><ssdm name="Input_addr_95"/></StgValue>
</operation>

<operation id="3577" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.91:8  %Input_load_95 = load i8* %Input_addr_95, align 1

]]></Node>
<StgValue><ssdm name="Input_load_95"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="3578" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.91:0  %Average_2_90 = phi i8 [ %Average_91_cast, %94 ], [ %Input_load_93, %._crit_edge.90 ]

]]></Node>
<StgValue><ssdm name="Average_2_90"/></StgValue>
</operation>

<operation id="3579" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.91:2  %Diff_90 = sub i8 %Input_load_94, %Average_2_90

]]></Node>
<StgValue><ssdm name="Diff_90"/></StgValue>
</operation>

<operation id="3580" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.91:3  %Output_addr_91 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_90_cast

]]></Node>
<StgValue><ssdm name="Output_addr_91"/></StgValue>
</operation>

<operation id="3581" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.91:4  store i8 %Diff_90, i8* %Output_addr_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3582" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.91:8  %Input_load_95 = load i8* %Input_addr_95, align 1

]]></Node>
<StgValue><ssdm name="Input_load_95"/></StgValue>
</operation>

<operation id="3583" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.91:9  br i1 %tmp, label %95, label %._crit_edge.92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3584" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225703">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_91 = load i8* %buffer_addr_92, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_91"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="3585" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_91 = load i8* %buffer_addr_92, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_91"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="3586" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225705">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_91_cast = zext i8 %buffer_load_91 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_91_cast"/></StgValue>
</operation>

<operation id="3587" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225705">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_91_cast = zext i8 %Input_load_94 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_91_cast"/></StgValue>
</operation>

<operation id="3588" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225705">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_91 = add i9 %tmp_5_91_cast, %tmp_6_91_cast

]]></Node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="3589" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225705">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_92_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_91, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_92_cast"/></StgValue>
</operation>

<operation id="3590" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225705">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3591" st_id="281" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.92:1  store i8 %Input_load_94, i8* %buffer_addr_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3592" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.92:5  %sum_92 = add i17 %phi_mul, 93

]]></Node>
<StgValue><ssdm name="sum_92"/></StgValue>
</operation>

<operation id="3593" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.92:6  %sum_92_cast = zext i17 %sum_92 to i32

]]></Node>
<StgValue><ssdm name="sum_92_cast"/></StgValue>
</operation>

<operation id="3594" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.92:7  %Input_addr_96 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_92_cast

]]></Node>
<StgValue><ssdm name="Input_addr_96"/></StgValue>
</operation>

<operation id="3595" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.92:8  %Input_load_96 = load i8* %Input_addr_96, align 1

]]></Node>
<StgValue><ssdm name="Input_load_96"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="3596" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.92:0  %Average_2_91 = phi i8 [ %Average_92_cast, %95 ], [ %Input_load_94, %._crit_edge.91 ]

]]></Node>
<StgValue><ssdm name="Average_2_91"/></StgValue>
</operation>

<operation id="3597" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.92:2  %Diff_91 = sub i8 %Input_load_95, %Average_2_91

]]></Node>
<StgValue><ssdm name="Diff_91"/></StgValue>
</operation>

<operation id="3598" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.92:3  %Output_addr_92 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_91_cast

]]></Node>
<StgValue><ssdm name="Output_addr_92"/></StgValue>
</operation>

<operation id="3599" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.92:4  store i8 %Diff_91, i8* %Output_addr_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3600" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.92:8  %Input_load_96 = load i8* %Input_addr_96, align 1

]]></Node>
<StgValue><ssdm name="Input_load_96"/></StgValue>
</operation>

<operation id="3601" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.92:9  br i1 %tmp, label %96, label %._crit_edge.93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3602" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225708">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_92 = load i8* %buffer_addr_93, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_92"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="3603" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_92 = load i8* %buffer_addr_93, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_92"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="3604" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225710">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_92_cast = zext i8 %buffer_load_92 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_92_cast"/></StgValue>
</operation>

<operation id="3605" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225710">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_92_cast = zext i8 %Input_load_95 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_92_cast"/></StgValue>
</operation>

<operation id="3606" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225710">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_92 = add i9 %tmp_5_92_cast, %tmp_6_92_cast

]]></Node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="3607" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225710">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_93_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_92, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_93_cast"/></StgValue>
</operation>

<operation id="3608" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225710">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3609" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.93:1  store i8 %Input_load_95, i8* %buffer_addr_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3610" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.93:5  %sum_93 = add i17 %phi_mul, 94

]]></Node>
<StgValue><ssdm name="sum_93"/></StgValue>
</operation>

<operation id="3611" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.93:6  %sum_93_cast = zext i17 %sum_93 to i32

]]></Node>
<StgValue><ssdm name="sum_93_cast"/></StgValue>
</operation>

<operation id="3612" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.93:7  %Input_addr_97 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_93_cast

]]></Node>
<StgValue><ssdm name="Input_addr_97"/></StgValue>
</operation>

<operation id="3613" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.93:8  %Input_load_97 = load i8* %Input_addr_97, align 1

]]></Node>
<StgValue><ssdm name="Input_load_97"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="3614" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.93:0  %Average_2_92 = phi i8 [ %Average_93_cast, %96 ], [ %Input_load_95, %._crit_edge.92 ]

]]></Node>
<StgValue><ssdm name="Average_2_92"/></StgValue>
</operation>

<operation id="3615" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.93:2  %Diff_92 = sub i8 %Input_load_96, %Average_2_92

]]></Node>
<StgValue><ssdm name="Diff_92"/></StgValue>
</operation>

<operation id="3616" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.93:3  %Output_addr_93 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_92_cast

]]></Node>
<StgValue><ssdm name="Output_addr_93"/></StgValue>
</operation>

<operation id="3617" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.93:4  store i8 %Diff_92, i8* %Output_addr_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3618" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.93:8  %Input_load_97 = load i8* %Input_addr_97, align 1

]]></Node>
<StgValue><ssdm name="Input_load_97"/></StgValue>
</operation>

<operation id="3619" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.93:9  br i1 %tmp, label %97, label %._crit_edge.94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3620" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225713">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_93 = load i8* %buffer_addr_94, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_93"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="3621" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_93 = load i8* %buffer_addr_94, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_93"/></StgValue>
</operation>

<operation id="3622" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_93_cast = zext i8 %buffer_load_93 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_93_cast"/></StgValue>
</operation>

<operation id="3623" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_93_cast = zext i8 %Input_load_96 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_93_cast"/></StgValue>
</operation>

<operation id="3624" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_93 = add i9 %tmp_5_93_cast, %tmp_6_93_cast

]]></Node>
<StgValue><ssdm name="tmp_7_93"/></StgValue>
</operation>

<operation id="3625" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_94_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_93, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_94_cast"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="3626" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225715">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3627" st_id="287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.94:1  store i8 %Input_load_96, i8* %buffer_addr_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3628" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.94:5  %sum_94 = add i17 %phi_mul, 95

]]></Node>
<StgValue><ssdm name="sum_94"/></StgValue>
</operation>

<operation id="3629" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.94:6  %sum_94_cast = zext i17 %sum_94 to i32

]]></Node>
<StgValue><ssdm name="sum_94_cast"/></StgValue>
</operation>

<operation id="3630" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.94:7  %Input_addr_98 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_94_cast

]]></Node>
<StgValue><ssdm name="Input_addr_98"/></StgValue>
</operation>

<operation id="3631" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.94:8  %Input_load_98 = load i8* %Input_addr_98, align 1

]]></Node>
<StgValue><ssdm name="Input_load_98"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="3632" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.94:0  %Average_2_93 = phi i8 [ %Average_94_cast, %97 ], [ %Input_load_96, %._crit_edge.93 ]

]]></Node>
<StgValue><ssdm name="Average_2_93"/></StgValue>
</operation>

<operation id="3633" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.94:2  %Diff_93 = sub i8 %Input_load_97, %Average_2_93

]]></Node>
<StgValue><ssdm name="Diff_93"/></StgValue>
</operation>

<operation id="3634" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.94:3  %Output_addr_94 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_93_cast

]]></Node>
<StgValue><ssdm name="Output_addr_94"/></StgValue>
</operation>

<operation id="3635" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.94:4  store i8 %Diff_93, i8* %Output_addr_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3636" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.94:8  %Input_load_98 = load i8* %Input_addr_98, align 1

]]></Node>
<StgValue><ssdm name="Input_load_98"/></StgValue>
</operation>

<operation id="3637" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.94:9  br i1 %tmp, label %98, label %._crit_edge.95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3638" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225718">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_94 = load i8* %buffer_addr_95, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_94"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="3639" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_94 = load i8* %buffer_addr_95, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_94"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="3640" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225720">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_94_cast = zext i8 %buffer_load_94 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_94_cast"/></StgValue>
</operation>

<operation id="3641" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225720">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_94_cast = zext i8 %Input_load_97 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_94_cast"/></StgValue>
</operation>

<operation id="3642" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225720">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_94 = add i9 %tmp_5_94_cast, %tmp_6_94_cast

]]></Node>
<StgValue><ssdm name="tmp_7_94"/></StgValue>
</operation>

<operation id="3643" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225720">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_95_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_94, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_95_cast"/></StgValue>
</operation>

<operation id="3644" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225720">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3645" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.95:1  store i8 %Input_load_97, i8* %buffer_addr_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3646" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.95:5  %sum_95 = add i17 %phi_mul, 96

]]></Node>
<StgValue><ssdm name="sum_95"/></StgValue>
</operation>

<operation id="3647" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.95:6  %sum_95_cast = zext i17 %sum_95 to i32

]]></Node>
<StgValue><ssdm name="sum_95_cast"/></StgValue>
</operation>

<operation id="3648" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.95:7  %Input_addr_99 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_95_cast

]]></Node>
<StgValue><ssdm name="Input_addr_99"/></StgValue>
</operation>

<operation id="3649" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.95:8  %Input_load_99 = load i8* %Input_addr_99, align 1

]]></Node>
<StgValue><ssdm name="Input_load_99"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="3650" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.95:0  %Average_2_94 = phi i8 [ %Average_95_cast, %98 ], [ %Input_load_97, %._crit_edge.94 ]

]]></Node>
<StgValue><ssdm name="Average_2_94"/></StgValue>
</operation>

<operation id="3651" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.95:2  %Diff_94 = sub i8 %Input_load_98, %Average_2_94

]]></Node>
<StgValue><ssdm name="Diff_94"/></StgValue>
</operation>

<operation id="3652" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.95:3  %Output_addr_95 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_94_cast

]]></Node>
<StgValue><ssdm name="Output_addr_95"/></StgValue>
</operation>

<operation id="3653" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.95:4  store i8 %Diff_94, i8* %Output_addr_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3654" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.95:8  %Input_load_99 = load i8* %Input_addr_99, align 1

]]></Node>
<StgValue><ssdm name="Input_load_99"/></StgValue>
</operation>

<operation id="3655" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.95:9  br i1 %tmp, label %99, label %._crit_edge.96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3656" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225723">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_95 = load i8* %buffer_addr_96, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_95"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="3657" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_95 = load i8* %buffer_addr_96, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_95"/></StgValue>
</operation>

<operation id="3658" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_95_cast = zext i8 %buffer_load_95 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_95_cast"/></StgValue>
</operation>

<operation id="3659" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_95_cast = zext i8 %Input_load_98 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_95_cast"/></StgValue>
</operation>

<operation id="3660" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_95 = add i9 %tmp_5_95_cast, %tmp_6_95_cast

]]></Node>
<StgValue><ssdm name="tmp_7_95"/></StgValue>
</operation>

<operation id="3661" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_96_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_95, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_96_cast"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="3662" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225725">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3663" st_id="293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.96:1  store i8 %Input_load_98, i8* %buffer_addr_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3664" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.96:5  %sum_96 = add i17 %phi_mul, 97

]]></Node>
<StgValue><ssdm name="sum_96"/></StgValue>
</operation>

<operation id="3665" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.96:6  %sum_96_cast = zext i17 %sum_96 to i32

]]></Node>
<StgValue><ssdm name="sum_96_cast"/></StgValue>
</operation>

<operation id="3666" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.96:7  %Input_addr_100 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_96_cast

]]></Node>
<StgValue><ssdm name="Input_addr_100"/></StgValue>
</operation>

<operation id="3667" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.96:8  %Input_load_100 = load i8* %Input_addr_100, align 1

]]></Node>
<StgValue><ssdm name="Input_load_100"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="3668" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.96:0  %Average_2_95 = phi i8 [ %Average_96_cast, %99 ], [ %Input_load_98, %._crit_edge.95 ]

]]></Node>
<StgValue><ssdm name="Average_2_95"/></StgValue>
</operation>

<operation id="3669" st_id="294" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.96:2  %Diff_95 = sub i8 %Input_load_99, %Average_2_95

]]></Node>
<StgValue><ssdm name="Diff_95"/></StgValue>
</operation>

<operation id="3670" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.96:3  %Output_addr_96 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_95_cast

]]></Node>
<StgValue><ssdm name="Output_addr_96"/></StgValue>
</operation>

<operation id="3671" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.96:4  store i8 %Diff_95, i8* %Output_addr_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3672" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.96:8  %Input_load_100 = load i8* %Input_addr_100, align 1

]]></Node>
<StgValue><ssdm name="Input_load_100"/></StgValue>
</operation>

<operation id="3673" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.96:9  br i1 %tmp, label %100, label %._crit_edge.97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3674" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225728">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_96 = load i8* %buffer_addr_97, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_96"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="3675" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_96 = load i8* %buffer_addr_97, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_96"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="3676" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_96_cast = zext i8 %buffer_load_96 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_96_cast"/></StgValue>
</operation>

<operation id="3677" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_96_cast = zext i8 %Input_load_99 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_96_cast"/></StgValue>
</operation>

<operation id="3678" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_96 = add i9 %tmp_5_96_cast, %tmp_6_96_cast

]]></Node>
<StgValue><ssdm name="tmp_7_96"/></StgValue>
</operation>

<operation id="3679" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_97_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_96, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_97_cast"/></StgValue>
</operation>

<operation id="3680" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3681" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.97:1  store i8 %Input_load_99, i8* %buffer_addr_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3682" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.97:5  %sum_97 = add i17 %phi_mul, 98

]]></Node>
<StgValue><ssdm name="sum_97"/></StgValue>
</operation>

<operation id="3683" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.97:6  %sum_97_cast = zext i17 %sum_97 to i32

]]></Node>
<StgValue><ssdm name="sum_97_cast"/></StgValue>
</operation>

<operation id="3684" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.97:7  %Input_addr_101 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_97_cast

]]></Node>
<StgValue><ssdm name="Input_addr_101"/></StgValue>
</operation>

<operation id="3685" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.97:8  %Input_load_101 = load i8* %Input_addr_101, align 1

]]></Node>
<StgValue><ssdm name="Input_load_101"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="3686" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.97:0  %Average_2_96 = phi i8 [ %Average_97_cast, %100 ], [ %Input_load_99, %._crit_edge.96 ]

]]></Node>
<StgValue><ssdm name="Average_2_96"/></StgValue>
</operation>

<operation id="3687" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.97:2  %Diff_96 = sub i8 %Input_load_100, %Average_2_96

]]></Node>
<StgValue><ssdm name="Diff_96"/></StgValue>
</operation>

<operation id="3688" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.97:3  %Output_addr_97 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_96_cast

]]></Node>
<StgValue><ssdm name="Output_addr_97"/></StgValue>
</operation>

<operation id="3689" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.97:4  store i8 %Diff_96, i8* %Output_addr_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3690" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.97:8  %Input_load_101 = load i8* %Input_addr_101, align 1

]]></Node>
<StgValue><ssdm name="Input_load_101"/></StgValue>
</operation>

<operation id="3691" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.97:9  br i1 %tmp, label %101, label %._crit_edge.98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3692" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225733">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_97 = load i8* %buffer_addr_98, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_97"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="3693" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_97 = load i8* %buffer_addr_98, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_97"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="3694" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_97_cast = zext i8 %buffer_load_97 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_97_cast"/></StgValue>
</operation>

<operation id="3695" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_97_cast = zext i8 %Input_load_100 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_97_cast"/></StgValue>
</operation>

<operation id="3696" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_97 = add i9 %tmp_5_97_cast, %tmp_6_97_cast

]]></Node>
<StgValue><ssdm name="tmp_7_97"/></StgValue>
</operation>

<operation id="3697" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_98_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_97, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_98_cast"/></StgValue>
</operation>

<operation id="3698" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3699" st_id="299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.98:1  store i8 %Input_load_100, i8* %buffer_addr_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3700" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.98:5  %sum_98 = add i17 %phi_mul, 99

]]></Node>
<StgValue><ssdm name="sum_98"/></StgValue>
</operation>

<operation id="3701" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.98:6  %sum_98_cast = zext i17 %sum_98 to i32

]]></Node>
<StgValue><ssdm name="sum_98_cast"/></StgValue>
</operation>

<operation id="3702" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.98:7  %Input_addr_102 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_98_cast

]]></Node>
<StgValue><ssdm name="Input_addr_102"/></StgValue>
</operation>

<operation id="3703" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.98:8  %Input_load_102 = load i8* %Input_addr_102, align 1

]]></Node>
<StgValue><ssdm name="Input_load_102"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="3704" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.98:0  %Average_2_97 = phi i8 [ %Average_98_cast, %101 ], [ %Input_load_100, %._crit_edge.97 ]

]]></Node>
<StgValue><ssdm name="Average_2_97"/></StgValue>
</operation>

<operation id="3705" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.98:2  %Diff_97 = sub i8 %Input_load_101, %Average_2_97

]]></Node>
<StgValue><ssdm name="Diff_97"/></StgValue>
</operation>

<operation id="3706" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.98:3  %Output_addr_98 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_97_cast

]]></Node>
<StgValue><ssdm name="Output_addr_98"/></StgValue>
</operation>

<operation id="3707" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.98:4  store i8 %Diff_97, i8* %Output_addr_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3708" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.98:8  %Input_load_102 = load i8* %Input_addr_102, align 1

]]></Node>
<StgValue><ssdm name="Input_load_102"/></StgValue>
</operation>

<operation id="3709" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.98:9  br i1 %tmp, label %102, label %._crit_edge.99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3710" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225738">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_98 = load i8* %buffer_addr_99, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_98"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="3711" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_98 = load i8* %buffer_addr_99, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_98"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="3712" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_98_cast = zext i8 %buffer_load_98 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_98_cast"/></StgValue>
</operation>

<operation id="3713" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_98_cast = zext i8 %Input_load_101 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_98_cast"/></StgValue>
</operation>

<operation id="3714" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_98 = add i9 %tmp_5_98_cast, %tmp_6_98_cast

]]></Node>
<StgValue><ssdm name="tmp_7_98"/></StgValue>
</operation>

<operation id="3715" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_99_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_98, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_99_cast"/></StgValue>
</operation>

<operation id="3716" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3717" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.99:1  store i8 %Input_load_101, i8* %buffer_addr_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3718" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.99:5  %sum_99 = add i17 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="sum_99"/></StgValue>
</operation>

<operation id="3719" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.99:6  %sum_99_cast = zext i17 %sum_99 to i32

]]></Node>
<StgValue><ssdm name="sum_99_cast"/></StgValue>
</operation>

<operation id="3720" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.99:7  %Input_addr_103 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_99_cast

]]></Node>
<StgValue><ssdm name="Input_addr_103"/></StgValue>
</operation>

<operation id="3721" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.99:8  %Input_load_103 = load i8* %Input_addr_103, align 1

]]></Node>
<StgValue><ssdm name="Input_load_103"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="3722" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.99:0  %Average_2_98 = phi i8 [ %Average_99_cast, %102 ], [ %Input_load_101, %._crit_edge.98 ]

]]></Node>
<StgValue><ssdm name="Average_2_98"/></StgValue>
</operation>

<operation id="3723" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.99:2  %Diff_98 = sub i8 %Input_load_102, %Average_2_98

]]></Node>
<StgValue><ssdm name="Diff_98"/></StgValue>
</operation>

<operation id="3724" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.99:3  %Output_addr_99 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_98_cast

]]></Node>
<StgValue><ssdm name="Output_addr_99"/></StgValue>
</operation>

<operation id="3725" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.99:4  store i8 %Diff_98, i8* %Output_addr_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3726" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.99:8  %Input_load_103 = load i8* %Input_addr_103, align 1

]]></Node>
<StgValue><ssdm name="Input_load_103"/></StgValue>
</operation>

<operation id="3727" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.99:9  br i1 %tmp, label %103, label %._crit_edge.100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3728" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225743">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_99 = load i8* %buffer_addr_100, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_99"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="3729" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_99 = load i8* %buffer_addr_100, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_99"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="3730" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_99_cast = zext i8 %buffer_load_99 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_99_cast"/></StgValue>
</operation>

<operation id="3731" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_99_cast = zext i8 %Input_load_102 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_99_cast"/></StgValue>
</operation>

<operation id="3732" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_99 = add i9 %tmp_5_99_cast, %tmp_6_99_cast

]]></Node>
<StgValue><ssdm name="tmp_7_99"/></StgValue>
</operation>

<operation id="3733" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_100_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_99, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_100_cast"/></StgValue>
</operation>

<operation id="3734" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3735" st_id="305" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.100:1  store i8 %Input_load_102, i8* %buffer_addr_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3736" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.100:5  %sum_100 = add i17 %phi_mul, 101

]]></Node>
<StgValue><ssdm name="sum_100"/></StgValue>
</operation>

<operation id="3737" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.100:6  %sum_100_cast = zext i17 %sum_100 to i32

]]></Node>
<StgValue><ssdm name="sum_100_cast"/></StgValue>
</operation>

<operation id="3738" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.100:7  %Input_addr_104 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_100_cast

]]></Node>
<StgValue><ssdm name="Input_addr_104"/></StgValue>
</operation>

<operation id="3739" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.100:8  %Input_load_104 = load i8* %Input_addr_104, align 1

]]></Node>
<StgValue><ssdm name="Input_load_104"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="3740" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.100:0  %Average_2_99 = phi i8 [ %Average_100_cast, %103 ], [ %Input_load_102, %._crit_edge.99 ]

]]></Node>
<StgValue><ssdm name="Average_2_99"/></StgValue>
</operation>

<operation id="3741" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.100:2  %Diff_99 = sub i8 %Input_load_103, %Average_2_99

]]></Node>
<StgValue><ssdm name="Diff_99"/></StgValue>
</operation>

<operation id="3742" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.100:3  %Output_addr_100 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_99_cast

]]></Node>
<StgValue><ssdm name="Output_addr_100"/></StgValue>
</operation>

<operation id="3743" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.100:4  store i8 %Diff_99, i8* %Output_addr_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3744" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.100:8  %Input_load_104 = load i8* %Input_addr_104, align 1

]]></Node>
<StgValue><ssdm name="Input_load_104"/></StgValue>
</operation>

<operation id="3745" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.100:9  br i1 %tmp, label %104, label %._crit_edge.101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3746" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225748">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_100 = load i8* %buffer_addr_101, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_100"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="3747" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_100 = load i8* %buffer_addr_101, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_100"/></StgValue>
</operation>

<operation id="3748" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_100_cast = zext i8 %buffer_load_100 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_100_cast"/></StgValue>
</operation>

<operation id="3749" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_100_cast = zext i8 %Input_load_103 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_100_cast"/></StgValue>
</operation>

<operation id="3750" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_100 = add i9 %tmp_5_100_cast, %tmp_6_100_cast

]]></Node>
<StgValue><ssdm name="tmp_7_100"/></StgValue>
</operation>

<operation id="3751" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_101_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_100, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_101_cast"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="3752" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225750">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3753" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.101:1  store i8 %Input_load_103, i8* %buffer_addr_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3754" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.101:5  %sum_101 = add i17 %phi_mul, 102

]]></Node>
<StgValue><ssdm name="sum_101"/></StgValue>
</operation>

<operation id="3755" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.101:6  %sum_101_cast = zext i17 %sum_101 to i32

]]></Node>
<StgValue><ssdm name="sum_101_cast"/></StgValue>
</operation>

<operation id="3756" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.101:7  %Input_addr_105 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_101_cast

]]></Node>
<StgValue><ssdm name="Input_addr_105"/></StgValue>
</operation>

<operation id="3757" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.101:8  %Input_load_105 = load i8* %Input_addr_105, align 1

]]></Node>
<StgValue><ssdm name="Input_load_105"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="3758" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.101:0  %Average_2_100 = phi i8 [ %Average_101_cast, %104 ], [ %Input_load_103, %._crit_edge.100 ]

]]></Node>
<StgValue><ssdm name="Average_2_100"/></StgValue>
</operation>

<operation id="3759" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.101:2  %Diff_100 = sub i8 %Input_load_104, %Average_2_100

]]></Node>
<StgValue><ssdm name="Diff_100"/></StgValue>
</operation>

<operation id="3760" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.101:3  %Output_addr_101 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_100_cast

]]></Node>
<StgValue><ssdm name="Output_addr_101"/></StgValue>
</operation>

<operation id="3761" st_id="309" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.101:4  store i8 %Diff_100, i8* %Output_addr_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3762" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.101:8  %Input_load_105 = load i8* %Input_addr_105, align 1

]]></Node>
<StgValue><ssdm name="Input_load_105"/></StgValue>
</operation>

<operation id="3763" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.101:9  br i1 %tmp, label %105, label %._crit_edge.102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3764" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225753">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_101 = load i8* %buffer_addr_102, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_101"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="3765" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_101 = load i8* %buffer_addr_102, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_101"/></StgValue>
</operation>

<operation id="3766" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_101_cast = zext i8 %buffer_load_101 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_101_cast"/></StgValue>
</operation>

<operation id="3767" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_101_cast = zext i8 %Input_load_104 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_101_cast"/></StgValue>
</operation>

<operation id="3768" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_101 = add i9 %tmp_5_101_cast, %tmp_6_101_cast

]]></Node>
<StgValue><ssdm name="tmp_7_101"/></StgValue>
</operation>

<operation id="3769" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_102_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_101, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_102_cast"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="3770" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225755">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3771" st_id="311" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.102:1  store i8 %Input_load_104, i8* %buffer_addr_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3772" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.102:5  %sum_102 = add i17 %phi_mul, 103

]]></Node>
<StgValue><ssdm name="sum_102"/></StgValue>
</operation>

<operation id="3773" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.102:6  %sum_102_cast = zext i17 %sum_102 to i32

]]></Node>
<StgValue><ssdm name="sum_102_cast"/></StgValue>
</operation>

<operation id="3774" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.102:7  %Input_addr_106 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_102_cast

]]></Node>
<StgValue><ssdm name="Input_addr_106"/></StgValue>
</operation>

<operation id="3775" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.102:8  %Input_load_106 = load i8* %Input_addr_106, align 1

]]></Node>
<StgValue><ssdm name="Input_load_106"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="3776" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.102:0  %Average_2_101 = phi i8 [ %Average_102_cast, %105 ], [ %Input_load_104, %._crit_edge.101 ]

]]></Node>
<StgValue><ssdm name="Average_2_101"/></StgValue>
</operation>

<operation id="3777" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.102:2  %Diff_101 = sub i8 %Input_load_105, %Average_2_101

]]></Node>
<StgValue><ssdm name="Diff_101"/></StgValue>
</operation>

<operation id="3778" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.102:3  %Output_addr_102 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_101_cast

]]></Node>
<StgValue><ssdm name="Output_addr_102"/></StgValue>
</operation>

<operation id="3779" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.102:4  store i8 %Diff_101, i8* %Output_addr_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3780" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.102:8  %Input_load_106 = load i8* %Input_addr_106, align 1

]]></Node>
<StgValue><ssdm name="Input_load_106"/></StgValue>
</operation>

<operation id="3781" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.102:9  br i1 %tmp, label %106, label %._crit_edge.103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3782" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225758">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_102 = load i8* %buffer_addr_103, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_102"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="3783" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_102 = load i8* %buffer_addr_103, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_102"/></StgValue>
</operation>

<operation id="3784" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_102_cast = zext i8 %buffer_load_102 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_102_cast"/></StgValue>
</operation>

<operation id="3785" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_102_cast = zext i8 %Input_load_105 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_102_cast"/></StgValue>
</operation>

<operation id="3786" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_102 = add i9 %tmp_5_102_cast, %tmp_6_102_cast

]]></Node>
<StgValue><ssdm name="tmp_7_102"/></StgValue>
</operation>

<operation id="3787" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_103_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_102, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_103_cast"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="3788" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225760">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3789" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.103:1  store i8 %Input_load_105, i8* %buffer_addr_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3790" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.103:5  %sum_103 = add i17 %phi_mul, 104

]]></Node>
<StgValue><ssdm name="sum_103"/></StgValue>
</operation>

<operation id="3791" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.103:6  %sum_103_cast = zext i17 %sum_103 to i32

]]></Node>
<StgValue><ssdm name="sum_103_cast"/></StgValue>
</operation>

<operation id="3792" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.103:7  %Input_addr_107 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_103_cast

]]></Node>
<StgValue><ssdm name="Input_addr_107"/></StgValue>
</operation>

<operation id="3793" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.103:8  %Input_load_107 = load i8* %Input_addr_107, align 1

]]></Node>
<StgValue><ssdm name="Input_load_107"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="3794" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.103:0  %Average_2_102 = phi i8 [ %Average_103_cast, %106 ], [ %Input_load_105, %._crit_edge.102 ]

]]></Node>
<StgValue><ssdm name="Average_2_102"/></StgValue>
</operation>

<operation id="3795" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.103:2  %Diff_102 = sub i8 %Input_load_106, %Average_2_102

]]></Node>
<StgValue><ssdm name="Diff_102"/></StgValue>
</operation>

<operation id="3796" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.103:3  %Output_addr_103 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_102_cast

]]></Node>
<StgValue><ssdm name="Output_addr_103"/></StgValue>
</operation>

<operation id="3797" st_id="315" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.103:4  store i8 %Diff_102, i8* %Output_addr_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3798" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.103:8  %Input_load_107 = load i8* %Input_addr_107, align 1

]]></Node>
<StgValue><ssdm name="Input_load_107"/></StgValue>
</operation>

<operation id="3799" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.103:9  br i1 %tmp, label %107, label %._crit_edge.104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3800" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225763">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_103 = load i8* %buffer_addr_104, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_103"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="3801" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_103 = load i8* %buffer_addr_104, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_103"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3802" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_103_cast = zext i8 %buffer_load_103 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_103_cast"/></StgValue>
</operation>

<operation id="3803" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_103_cast = zext i8 %Input_load_106 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_103_cast"/></StgValue>
</operation>

<operation id="3804" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_103 = add i9 %tmp_5_103_cast, %tmp_6_103_cast

]]></Node>
<StgValue><ssdm name="tmp_7_103"/></StgValue>
</operation>

<operation id="3805" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_104_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_103, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_104_cast"/></StgValue>
</operation>

<operation id="3806" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3807" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.104:1  store i8 %Input_load_106, i8* %buffer_addr_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3808" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.104:5  %sum_104 = add i17 %phi_mul, 105

]]></Node>
<StgValue><ssdm name="sum_104"/></StgValue>
</operation>

<operation id="3809" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.104:6  %sum_104_cast = zext i17 %sum_104 to i32

]]></Node>
<StgValue><ssdm name="sum_104_cast"/></StgValue>
</operation>

<operation id="3810" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.104:7  %Input_addr_108 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_104_cast

]]></Node>
<StgValue><ssdm name="Input_addr_108"/></StgValue>
</operation>

<operation id="3811" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.104:8  %Input_load_108 = load i8* %Input_addr_108, align 1

]]></Node>
<StgValue><ssdm name="Input_load_108"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3812" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.104:0  %Average_2_103 = phi i8 [ %Average_104_cast, %107 ], [ %Input_load_106, %._crit_edge.103 ]

]]></Node>
<StgValue><ssdm name="Average_2_103"/></StgValue>
</operation>

<operation id="3813" st_id="318" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.104:2  %Diff_103 = sub i8 %Input_load_107, %Average_2_103

]]></Node>
<StgValue><ssdm name="Diff_103"/></StgValue>
</operation>

<operation id="3814" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.104:3  %Output_addr_104 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_103_cast

]]></Node>
<StgValue><ssdm name="Output_addr_104"/></StgValue>
</operation>

<operation id="3815" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.104:4  store i8 %Diff_103, i8* %Output_addr_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3816" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.104:8  %Input_load_108 = load i8* %Input_addr_108, align 1

]]></Node>
<StgValue><ssdm name="Input_load_108"/></StgValue>
</operation>

<operation id="3817" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.104:9  br i1 %tmp, label %108, label %._crit_edge.105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3818" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225768">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_104 = load i8* %buffer_addr_105, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_104"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3819" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_104 = load i8* %buffer_addr_105, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_104"/></StgValue>
</operation>

<operation id="3820" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_104_cast = zext i8 %buffer_load_104 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_104_cast"/></StgValue>
</operation>

<operation id="3821" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_104_cast = zext i8 %Input_load_107 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_104_cast"/></StgValue>
</operation>

<operation id="3822" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_104 = add i9 %tmp_5_104_cast, %tmp_6_104_cast

]]></Node>
<StgValue><ssdm name="tmp_7_104"/></StgValue>
</operation>

<operation id="3823" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_105_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_104, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_105_cast"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3824" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225770">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3825" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.105:1  store i8 %Input_load_107, i8* %buffer_addr_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3826" st_id="320" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.105:5  %sum_105 = add i17 %phi_mul, 106

]]></Node>
<StgValue><ssdm name="sum_105"/></StgValue>
</operation>

<operation id="3827" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.105:6  %sum_105_cast = zext i17 %sum_105 to i32

]]></Node>
<StgValue><ssdm name="sum_105_cast"/></StgValue>
</operation>

<operation id="3828" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.105:7  %Input_addr_109 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_105_cast

]]></Node>
<StgValue><ssdm name="Input_addr_109"/></StgValue>
</operation>

<operation id="3829" st_id="320" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.105:8  %Input_load_109 = load i8* %Input_addr_109, align 1

]]></Node>
<StgValue><ssdm name="Input_load_109"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3830" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.105:0  %Average_2_104 = phi i8 [ %Average_105_cast, %108 ], [ %Input_load_107, %._crit_edge.104 ]

]]></Node>
<StgValue><ssdm name="Average_2_104"/></StgValue>
</operation>

<operation id="3831" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.105:2  %Diff_104 = sub i8 %Input_load_108, %Average_2_104

]]></Node>
<StgValue><ssdm name="Diff_104"/></StgValue>
</operation>

<operation id="3832" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.105:3  %Output_addr_105 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_104_cast

]]></Node>
<StgValue><ssdm name="Output_addr_105"/></StgValue>
</operation>

<operation id="3833" st_id="321" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.105:4  store i8 %Diff_104, i8* %Output_addr_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3834" st_id="321" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.105:8  %Input_load_109 = load i8* %Input_addr_109, align 1

]]></Node>
<StgValue><ssdm name="Input_load_109"/></StgValue>
</operation>

<operation id="3835" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.105:9  br i1 %tmp, label %109, label %._crit_edge.106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3836" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225773">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_105 = load i8* %buffer_addr_106, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_105"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3837" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_105 = load i8* %buffer_addr_106, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_105"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3838" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225775">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_105_cast = zext i8 %buffer_load_105 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_105_cast"/></StgValue>
</operation>

<operation id="3839" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225775">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_105_cast = zext i8 %Input_load_108 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_105_cast"/></StgValue>
</operation>

<operation id="3840" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225775">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_105 = add i9 %tmp_5_105_cast, %tmp_6_105_cast

]]></Node>
<StgValue><ssdm name="tmp_7_105"/></StgValue>
</operation>

<operation id="3841" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225775">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_106_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_105, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_106_cast"/></StgValue>
</operation>

<operation id="3842" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225775">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3843" st_id="323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.106:1  store i8 %Input_load_108, i8* %buffer_addr_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3844" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.106:5  %sum_106 = add i17 %phi_mul, 107

]]></Node>
<StgValue><ssdm name="sum_106"/></StgValue>
</operation>

<operation id="3845" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.106:6  %sum_106_cast = zext i17 %sum_106 to i32

]]></Node>
<StgValue><ssdm name="sum_106_cast"/></StgValue>
</operation>

<operation id="3846" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.106:7  %Input_addr_110 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_106_cast

]]></Node>
<StgValue><ssdm name="Input_addr_110"/></StgValue>
</operation>

<operation id="3847" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.106:8  %Input_load_110 = load i8* %Input_addr_110, align 1

]]></Node>
<StgValue><ssdm name="Input_load_110"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3848" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.106:0  %Average_2_105 = phi i8 [ %Average_106_cast, %109 ], [ %Input_load_108, %._crit_edge.105 ]

]]></Node>
<StgValue><ssdm name="Average_2_105"/></StgValue>
</operation>

<operation id="3849" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.106:2  %Diff_105 = sub i8 %Input_load_109, %Average_2_105

]]></Node>
<StgValue><ssdm name="Diff_105"/></StgValue>
</operation>

<operation id="3850" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.106:3  %Output_addr_106 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_105_cast

]]></Node>
<StgValue><ssdm name="Output_addr_106"/></StgValue>
</operation>

<operation id="3851" st_id="324" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.106:4  store i8 %Diff_105, i8* %Output_addr_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3852" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.106:8  %Input_load_110 = load i8* %Input_addr_110, align 1

]]></Node>
<StgValue><ssdm name="Input_load_110"/></StgValue>
</operation>

<operation id="3853" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.106:9  br i1 %tmp, label %110, label %._crit_edge.107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3854" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225778">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_106 = load i8* %buffer_addr_107, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_106"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3855" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_106 = load i8* %buffer_addr_107, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_106"/></StgValue>
</operation>

<operation id="3856" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_106_cast = zext i8 %buffer_load_106 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_106_cast"/></StgValue>
</operation>

<operation id="3857" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_106_cast = zext i8 %Input_load_109 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_106_cast"/></StgValue>
</operation>

<operation id="3858" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_106 = add i9 %tmp_5_106_cast, %tmp_6_106_cast

]]></Node>
<StgValue><ssdm name="tmp_7_106"/></StgValue>
</operation>

<operation id="3859" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_107_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_106, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_107_cast"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3860" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225780">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3861" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.107:1  store i8 %Input_load_109, i8* %buffer_addr_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3862" st_id="326" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.107:5  %sum_107 = add i17 %phi_mul, 108

]]></Node>
<StgValue><ssdm name="sum_107"/></StgValue>
</operation>

<operation id="3863" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.107:6  %sum_107_cast = zext i17 %sum_107 to i32

]]></Node>
<StgValue><ssdm name="sum_107_cast"/></StgValue>
</operation>

<operation id="3864" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.107:7  %Input_addr_111 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_107_cast

]]></Node>
<StgValue><ssdm name="Input_addr_111"/></StgValue>
</operation>

<operation id="3865" st_id="326" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.107:8  %Input_load_111 = load i8* %Input_addr_111, align 1

]]></Node>
<StgValue><ssdm name="Input_load_111"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3866" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.107:0  %Average_2_106 = phi i8 [ %Average_107_cast, %110 ], [ %Input_load_109, %._crit_edge.106 ]

]]></Node>
<StgValue><ssdm name="Average_2_106"/></StgValue>
</operation>

<operation id="3867" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.107:2  %Diff_106 = sub i8 %Input_load_110, %Average_2_106

]]></Node>
<StgValue><ssdm name="Diff_106"/></StgValue>
</operation>

<operation id="3868" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.107:3  %Output_addr_107 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_106_cast

]]></Node>
<StgValue><ssdm name="Output_addr_107"/></StgValue>
</operation>

<operation id="3869" st_id="327" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.107:4  store i8 %Diff_106, i8* %Output_addr_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3870" st_id="327" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.107:8  %Input_load_111 = load i8* %Input_addr_111, align 1

]]></Node>
<StgValue><ssdm name="Input_load_111"/></StgValue>
</operation>

<operation id="3871" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.107:9  br i1 %tmp, label %111, label %._crit_edge.108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3872" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225783">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_107 = load i8* %buffer_addr_108, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_107"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3873" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_107 = load i8* %buffer_addr_108, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_107"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3874" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_107_cast = zext i8 %buffer_load_107 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_107_cast"/></StgValue>
</operation>

<operation id="3875" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_107_cast = zext i8 %Input_load_110 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_107_cast"/></StgValue>
</operation>

<operation id="3876" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_107 = add i9 %tmp_5_107_cast, %tmp_6_107_cast

]]></Node>
<StgValue><ssdm name="tmp_7_107"/></StgValue>
</operation>

<operation id="3877" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_108_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_107, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_108_cast"/></StgValue>
</operation>

<operation id="3878" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3879" st_id="329" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.108:1  store i8 %Input_load_110, i8* %buffer_addr_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3880" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.108:5  %sum_108 = add i17 %phi_mul, 109

]]></Node>
<StgValue><ssdm name="sum_108"/></StgValue>
</operation>

<operation id="3881" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.108:6  %sum_108_cast = zext i17 %sum_108 to i32

]]></Node>
<StgValue><ssdm name="sum_108_cast"/></StgValue>
</operation>

<operation id="3882" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.108:7  %Input_addr_112 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_108_cast

]]></Node>
<StgValue><ssdm name="Input_addr_112"/></StgValue>
</operation>

<operation id="3883" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.108:8  %Input_load_112 = load i8* %Input_addr_112, align 1

]]></Node>
<StgValue><ssdm name="Input_load_112"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3884" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.108:0  %Average_2_107 = phi i8 [ %Average_108_cast, %111 ], [ %Input_load_110, %._crit_edge.107 ]

]]></Node>
<StgValue><ssdm name="Average_2_107"/></StgValue>
</operation>

<operation id="3885" st_id="330" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.108:2  %Diff_107 = sub i8 %Input_load_111, %Average_2_107

]]></Node>
<StgValue><ssdm name="Diff_107"/></StgValue>
</operation>

<operation id="3886" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.108:3  %Output_addr_108 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_107_cast

]]></Node>
<StgValue><ssdm name="Output_addr_108"/></StgValue>
</operation>

<operation id="3887" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.108:4  store i8 %Diff_107, i8* %Output_addr_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3888" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.108:8  %Input_load_112 = load i8* %Input_addr_112, align 1

]]></Node>
<StgValue><ssdm name="Input_load_112"/></StgValue>
</operation>

<operation id="3889" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.108:9  br i1 %tmp, label %112, label %._crit_edge.109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3890" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225788">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_108 = load i8* %buffer_addr_109, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_108"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3891" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_108 = load i8* %buffer_addr_109, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_108"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="3892" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_108_cast = zext i8 %buffer_load_108 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_108_cast"/></StgValue>
</operation>

<operation id="3893" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_108_cast = zext i8 %Input_load_111 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_108_cast"/></StgValue>
</operation>

<operation id="3894" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_108 = add i9 %tmp_5_108_cast, %tmp_6_108_cast

]]></Node>
<StgValue><ssdm name="tmp_7_108"/></StgValue>
</operation>

<operation id="3895" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_109_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_108, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_109_cast"/></StgValue>
</operation>

<operation id="3896" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3897" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.109:1  store i8 %Input_load_111, i8* %buffer_addr_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3898" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.109:5  %sum_109 = add i17 %phi_mul, 110

]]></Node>
<StgValue><ssdm name="sum_109"/></StgValue>
</operation>

<operation id="3899" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.109:6  %sum_109_cast = zext i17 %sum_109 to i32

]]></Node>
<StgValue><ssdm name="sum_109_cast"/></StgValue>
</operation>

<operation id="3900" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.109:7  %Input_addr_113 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_109_cast

]]></Node>
<StgValue><ssdm name="Input_addr_113"/></StgValue>
</operation>

<operation id="3901" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.109:8  %Input_load_113 = load i8* %Input_addr_113, align 1

]]></Node>
<StgValue><ssdm name="Input_load_113"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="3902" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.109:0  %Average_2_108 = phi i8 [ %Average_109_cast, %112 ], [ %Input_load_111, %._crit_edge.108 ]

]]></Node>
<StgValue><ssdm name="Average_2_108"/></StgValue>
</operation>

<operation id="3903" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.109:2  %Diff_108 = sub i8 %Input_load_112, %Average_2_108

]]></Node>
<StgValue><ssdm name="Diff_108"/></StgValue>
</operation>

<operation id="3904" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.109:3  %Output_addr_109 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_108_cast

]]></Node>
<StgValue><ssdm name="Output_addr_109"/></StgValue>
</operation>

<operation id="3905" st_id="333" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.109:4  store i8 %Diff_108, i8* %Output_addr_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3906" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.109:8  %Input_load_113 = load i8* %Input_addr_113, align 1

]]></Node>
<StgValue><ssdm name="Input_load_113"/></StgValue>
</operation>

<operation id="3907" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.109:9  br i1 %tmp, label %113, label %._crit_edge.110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3908" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225793">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_109 = load i8* %buffer_addr_110, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_109"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="3909" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_109 = load i8* %buffer_addr_110, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_109"/></StgValue>
</operation>

<operation id="3910" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_109_cast = zext i8 %buffer_load_109 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_109_cast"/></StgValue>
</operation>

<operation id="3911" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_109_cast = zext i8 %Input_load_112 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_109_cast"/></StgValue>
</operation>

<operation id="3912" st_id="334" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_109 = add i9 %tmp_5_109_cast, %tmp_6_109_cast

]]></Node>
<StgValue><ssdm name="tmp_7_109"/></StgValue>
</operation>

<operation id="3913" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_110_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_109, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_110_cast"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="3914" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225795">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3915" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.110:1  store i8 %Input_load_112, i8* %buffer_addr_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3916" st_id="335" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.110:5  %sum_110 = add i17 %phi_mul, 111

]]></Node>
<StgValue><ssdm name="sum_110"/></StgValue>
</operation>

<operation id="3917" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.110:6  %sum_110_cast = zext i17 %sum_110 to i32

]]></Node>
<StgValue><ssdm name="sum_110_cast"/></StgValue>
</operation>

<operation id="3918" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.110:7  %Input_addr_114 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_110_cast

]]></Node>
<StgValue><ssdm name="Input_addr_114"/></StgValue>
</operation>

<operation id="3919" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.110:8  %Input_load_114 = load i8* %Input_addr_114, align 1

]]></Node>
<StgValue><ssdm name="Input_load_114"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3920" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.110:0  %Average_2_109 = phi i8 [ %Average_110_cast, %113 ], [ %Input_load_112, %._crit_edge.109 ]

]]></Node>
<StgValue><ssdm name="Average_2_109"/></StgValue>
</operation>

<operation id="3921" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.110:2  %Diff_109 = sub i8 %Input_load_113, %Average_2_109

]]></Node>
<StgValue><ssdm name="Diff_109"/></StgValue>
</operation>

<operation id="3922" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.110:3  %Output_addr_110 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_109_cast

]]></Node>
<StgValue><ssdm name="Output_addr_110"/></StgValue>
</operation>

<operation id="3923" st_id="336" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.110:4  store i8 %Diff_109, i8* %Output_addr_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3924" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.110:8  %Input_load_114 = load i8* %Input_addr_114, align 1

]]></Node>
<StgValue><ssdm name="Input_load_114"/></StgValue>
</operation>

<operation id="3925" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.110:9  br i1 %tmp, label %114, label %._crit_edge.111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3926" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225798">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_110 = load i8* %buffer_addr_111, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_110"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3927" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_110 = load i8* %buffer_addr_111, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_110"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3928" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_110_cast = zext i8 %buffer_load_110 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_110_cast"/></StgValue>
</operation>

<operation id="3929" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_110_cast = zext i8 %Input_load_113 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_110_cast"/></StgValue>
</operation>

<operation id="3930" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_110 = add i9 %tmp_5_110_cast, %tmp_6_110_cast

]]></Node>
<StgValue><ssdm name="tmp_7_110"/></StgValue>
</operation>

<operation id="3931" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_111_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_110, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_111_cast"/></StgValue>
</operation>

<operation id="3932" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3933" st_id="338" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.111:1  store i8 %Input_load_113, i8* %buffer_addr_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3934" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.111:5  %sum_111 = add i17 %phi_mul, 112

]]></Node>
<StgValue><ssdm name="sum_111"/></StgValue>
</operation>

<operation id="3935" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.111:6  %sum_111_cast = zext i17 %sum_111 to i32

]]></Node>
<StgValue><ssdm name="sum_111_cast"/></StgValue>
</operation>

<operation id="3936" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.111:7  %Input_addr_115 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_111_cast

]]></Node>
<StgValue><ssdm name="Input_addr_115"/></StgValue>
</operation>

<operation id="3937" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.111:8  %Input_load_115 = load i8* %Input_addr_115, align 1

]]></Node>
<StgValue><ssdm name="Input_load_115"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3938" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.111:0  %Average_2_110 = phi i8 [ %Average_111_cast, %114 ], [ %Input_load_113, %._crit_edge.110 ]

]]></Node>
<StgValue><ssdm name="Average_2_110"/></StgValue>
</operation>

<operation id="3939" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.111:2  %Diff_110 = sub i8 %Input_load_114, %Average_2_110

]]></Node>
<StgValue><ssdm name="Diff_110"/></StgValue>
</operation>

<operation id="3940" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.111:3  %Output_addr_111 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_110_cast

]]></Node>
<StgValue><ssdm name="Output_addr_111"/></StgValue>
</operation>

<operation id="3941" st_id="339" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.111:4  store i8 %Diff_110, i8* %Output_addr_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3942" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.111:8  %Input_load_115 = load i8* %Input_addr_115, align 1

]]></Node>
<StgValue><ssdm name="Input_load_115"/></StgValue>
</operation>

<operation id="3943" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.111:9  br i1 %tmp, label %115, label %._crit_edge.112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3944" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225803">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_111 = load i8* %buffer_addr_112, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_111"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3945" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_111 = load i8* %buffer_addr_112, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_111"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3946" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_111_cast = zext i8 %buffer_load_111 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_111_cast"/></StgValue>
</operation>

<operation id="3947" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_111_cast = zext i8 %Input_load_114 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_111_cast"/></StgValue>
</operation>

<operation id="3948" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_111 = add i9 %tmp_5_111_cast, %tmp_6_111_cast

]]></Node>
<StgValue><ssdm name="tmp_7_111"/></StgValue>
</operation>

<operation id="3949" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_112_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_111, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_112_cast"/></StgValue>
</operation>

<operation id="3950" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3951" st_id="341" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.112:1  store i8 %Input_load_114, i8* %buffer_addr_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3952" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.112:5  %sum_112 = add i17 %phi_mul, 113

]]></Node>
<StgValue><ssdm name="sum_112"/></StgValue>
</operation>

<operation id="3953" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.112:6  %sum_112_cast = zext i17 %sum_112 to i32

]]></Node>
<StgValue><ssdm name="sum_112_cast"/></StgValue>
</operation>

<operation id="3954" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.112:7  %Input_addr_116 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_112_cast

]]></Node>
<StgValue><ssdm name="Input_addr_116"/></StgValue>
</operation>

<operation id="3955" st_id="341" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.112:8  %Input_load_116 = load i8* %Input_addr_116, align 1

]]></Node>
<StgValue><ssdm name="Input_load_116"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3956" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.112:0  %Average_2_111 = phi i8 [ %Average_112_cast, %115 ], [ %Input_load_114, %._crit_edge.111 ]

]]></Node>
<StgValue><ssdm name="Average_2_111"/></StgValue>
</operation>

<operation id="3957" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.112:2  %Diff_111 = sub i8 %Input_load_115, %Average_2_111

]]></Node>
<StgValue><ssdm name="Diff_111"/></StgValue>
</operation>

<operation id="3958" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.112:3  %Output_addr_112 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_111_cast

]]></Node>
<StgValue><ssdm name="Output_addr_112"/></StgValue>
</operation>

<operation id="3959" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.112:4  store i8 %Diff_111, i8* %Output_addr_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3960" st_id="342" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.112:8  %Input_load_116 = load i8* %Input_addr_116, align 1

]]></Node>
<StgValue><ssdm name="Input_load_116"/></StgValue>
</operation>

<operation id="3961" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.112:9  br i1 %tmp, label %116, label %._crit_edge.113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3962" st_id="342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225808">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_112 = load i8* %buffer_addr_113, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_112"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3963" st_id="343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_112 = load i8* %buffer_addr_113, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_112"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3964" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_112_cast = zext i8 %buffer_load_112 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_112_cast"/></StgValue>
</operation>

<operation id="3965" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_112_cast = zext i8 %Input_load_115 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_112_cast"/></StgValue>
</operation>

<operation id="3966" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_112 = add i9 %tmp_5_112_cast, %tmp_6_112_cast

]]></Node>
<StgValue><ssdm name="tmp_7_112"/></StgValue>
</operation>

<operation id="3967" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_113_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_112, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_113_cast"/></StgValue>
</operation>

<operation id="3968" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3969" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.113:1  store i8 %Input_load_115, i8* %buffer_addr_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3970" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.113:5  %sum_113 = add i17 %phi_mul, 114

]]></Node>
<StgValue><ssdm name="sum_113"/></StgValue>
</operation>

<operation id="3971" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.113:6  %sum_113_cast = zext i17 %sum_113 to i32

]]></Node>
<StgValue><ssdm name="sum_113_cast"/></StgValue>
</operation>

<operation id="3972" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.113:7  %Input_addr_117 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_113_cast

]]></Node>
<StgValue><ssdm name="Input_addr_117"/></StgValue>
</operation>

<operation id="3973" st_id="344" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.113:8  %Input_load_117 = load i8* %Input_addr_117, align 1

]]></Node>
<StgValue><ssdm name="Input_load_117"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3974" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.113:0  %Average_2_112 = phi i8 [ %Average_113_cast, %116 ], [ %Input_load_115, %._crit_edge.112 ]

]]></Node>
<StgValue><ssdm name="Average_2_112"/></StgValue>
</operation>

<operation id="3975" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.113:2  %Diff_112 = sub i8 %Input_load_116, %Average_2_112

]]></Node>
<StgValue><ssdm name="Diff_112"/></StgValue>
</operation>

<operation id="3976" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.113:3  %Output_addr_113 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_112_cast

]]></Node>
<StgValue><ssdm name="Output_addr_113"/></StgValue>
</operation>

<operation id="3977" st_id="345" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.113:4  store i8 %Diff_112, i8* %Output_addr_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3978" st_id="345" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.113:8  %Input_load_117 = load i8* %Input_addr_117, align 1

]]></Node>
<StgValue><ssdm name="Input_load_117"/></StgValue>
</operation>

<operation id="3979" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.113:9  br i1 %tmp, label %117, label %._crit_edge.114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3980" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225813">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_113 = load i8* %buffer_addr_114, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_113"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3981" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_113 = load i8* %buffer_addr_114, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_113"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3982" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_113_cast = zext i8 %buffer_load_113 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_113_cast"/></StgValue>
</operation>

<operation id="3983" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_113_cast = zext i8 %Input_load_116 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_113_cast"/></StgValue>
</operation>

<operation id="3984" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_113 = add i9 %tmp_5_113_cast, %tmp_6_113_cast

]]></Node>
<StgValue><ssdm name="tmp_7_113"/></StgValue>
</operation>

<operation id="3985" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_114_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_113, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_114_cast"/></StgValue>
</operation>

<operation id="3986" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3987" st_id="347" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.114:1  store i8 %Input_load_116, i8* %buffer_addr_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3988" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.114:5  %sum_114 = add i17 %phi_mul, 115

]]></Node>
<StgValue><ssdm name="sum_114"/></StgValue>
</operation>

<operation id="3989" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.114:6  %sum_114_cast = zext i17 %sum_114 to i32

]]></Node>
<StgValue><ssdm name="sum_114_cast"/></StgValue>
</operation>

<operation id="3990" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.114:7  %Input_addr_118 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_114_cast

]]></Node>
<StgValue><ssdm name="Input_addr_118"/></StgValue>
</operation>

<operation id="3991" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.114:8  %Input_load_118 = load i8* %Input_addr_118, align 1

]]></Node>
<StgValue><ssdm name="Input_load_118"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3992" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.114:0  %Average_2_113 = phi i8 [ %Average_114_cast, %117 ], [ %Input_load_116, %._crit_edge.113 ]

]]></Node>
<StgValue><ssdm name="Average_2_113"/></StgValue>
</operation>

<operation id="3993" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.114:2  %Diff_113 = sub i8 %Input_load_117, %Average_2_113

]]></Node>
<StgValue><ssdm name="Diff_113"/></StgValue>
</operation>

<operation id="3994" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.114:3  %Output_addr_114 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_113_cast

]]></Node>
<StgValue><ssdm name="Output_addr_114"/></StgValue>
</operation>

<operation id="3995" st_id="348" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.114:4  store i8 %Diff_113, i8* %Output_addr_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3996" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.114:8  %Input_load_118 = load i8* %Input_addr_118, align 1

]]></Node>
<StgValue><ssdm name="Input_load_118"/></StgValue>
</operation>

<operation id="3997" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.114:9  br i1 %tmp, label %118, label %._crit_edge.115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3998" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225818">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_114 = load i8* %buffer_addr_115, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_114"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="3999" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_114 = load i8* %buffer_addr_115, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_114"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="4000" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225820">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_114_cast = zext i8 %buffer_load_114 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_114_cast"/></StgValue>
</operation>

<operation id="4001" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225820">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_114_cast = zext i8 %Input_load_117 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_114_cast"/></StgValue>
</operation>

<operation id="4002" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225820">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_114 = add i9 %tmp_5_114_cast, %tmp_6_114_cast

]]></Node>
<StgValue><ssdm name="tmp_7_114"/></StgValue>
</operation>

<operation id="4003" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225820">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_115_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_114, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_115_cast"/></StgValue>
</operation>

<operation id="4004" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225820">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4005" st_id="350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.115:1  store i8 %Input_load_117, i8* %buffer_addr_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4006" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.115:5  %sum_115 = add i17 %phi_mul, 116

]]></Node>
<StgValue><ssdm name="sum_115"/></StgValue>
</operation>

<operation id="4007" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.115:6  %sum_115_cast = zext i17 %sum_115 to i32

]]></Node>
<StgValue><ssdm name="sum_115_cast"/></StgValue>
</operation>

<operation id="4008" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.115:7  %Input_addr_119 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_115_cast

]]></Node>
<StgValue><ssdm name="Input_addr_119"/></StgValue>
</operation>

<operation id="4009" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.115:8  %Input_load_119 = load i8* %Input_addr_119, align 1

]]></Node>
<StgValue><ssdm name="Input_load_119"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="4010" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.115:0  %Average_2_114 = phi i8 [ %Average_115_cast, %118 ], [ %Input_load_117, %._crit_edge.114 ]

]]></Node>
<StgValue><ssdm name="Average_2_114"/></StgValue>
</operation>

<operation id="4011" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.115:2  %Diff_114 = sub i8 %Input_load_118, %Average_2_114

]]></Node>
<StgValue><ssdm name="Diff_114"/></StgValue>
</operation>

<operation id="4012" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.115:3  %Output_addr_115 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_114_cast

]]></Node>
<StgValue><ssdm name="Output_addr_115"/></StgValue>
</operation>

<operation id="4013" st_id="351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.115:4  store i8 %Diff_114, i8* %Output_addr_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4014" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.115:8  %Input_load_119 = load i8* %Input_addr_119, align 1

]]></Node>
<StgValue><ssdm name="Input_load_119"/></StgValue>
</operation>

<operation id="4015" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.115:9  br i1 %tmp, label %119, label %._crit_edge.116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4016" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225823">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_115 = load i8* %buffer_addr_116, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_115"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="4017" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_115 = load i8* %buffer_addr_116, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_115"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="4018" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_115_cast = zext i8 %buffer_load_115 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_115_cast"/></StgValue>
</operation>

<operation id="4019" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_115_cast = zext i8 %Input_load_118 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_115_cast"/></StgValue>
</operation>

<operation id="4020" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_115 = add i9 %tmp_5_115_cast, %tmp_6_115_cast

]]></Node>
<StgValue><ssdm name="tmp_7_115"/></StgValue>
</operation>

<operation id="4021" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_116_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_115, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_116_cast"/></StgValue>
</operation>

<operation id="4022" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4023" st_id="353" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.116:1  store i8 %Input_load_118, i8* %buffer_addr_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4024" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.116:5  %sum_116 = add i17 %phi_mul, 117

]]></Node>
<StgValue><ssdm name="sum_116"/></StgValue>
</operation>

<operation id="4025" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.116:6  %sum_116_cast = zext i17 %sum_116 to i32

]]></Node>
<StgValue><ssdm name="sum_116_cast"/></StgValue>
</operation>

<operation id="4026" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.116:7  %Input_addr_120 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_116_cast

]]></Node>
<StgValue><ssdm name="Input_addr_120"/></StgValue>
</operation>

<operation id="4027" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.116:8  %Input_load_120 = load i8* %Input_addr_120, align 1

]]></Node>
<StgValue><ssdm name="Input_load_120"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="4028" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.116:0  %Average_2_115 = phi i8 [ %Average_116_cast, %119 ], [ %Input_load_118, %._crit_edge.115 ]

]]></Node>
<StgValue><ssdm name="Average_2_115"/></StgValue>
</operation>

<operation id="4029" st_id="354" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.116:2  %Diff_115 = sub i8 %Input_load_119, %Average_2_115

]]></Node>
<StgValue><ssdm name="Diff_115"/></StgValue>
</operation>

<operation id="4030" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.116:3  %Output_addr_116 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_115_cast

]]></Node>
<StgValue><ssdm name="Output_addr_116"/></StgValue>
</operation>

<operation id="4031" st_id="354" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.116:4  store i8 %Diff_115, i8* %Output_addr_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4032" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.116:8  %Input_load_120 = load i8* %Input_addr_120, align 1

]]></Node>
<StgValue><ssdm name="Input_load_120"/></StgValue>
</operation>

<operation id="4033" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.116:9  br i1 %tmp, label %120, label %._crit_edge.117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4034" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225828">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_116 = load i8* %buffer_addr_117, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_116"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="4035" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_116 = load i8* %buffer_addr_117, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_116"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="4036" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_116_cast = zext i8 %buffer_load_116 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_116_cast"/></StgValue>
</operation>

<operation id="4037" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_116_cast = zext i8 %Input_load_119 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_116_cast"/></StgValue>
</operation>

<operation id="4038" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_116 = add i9 %tmp_5_116_cast, %tmp_6_116_cast

]]></Node>
<StgValue><ssdm name="tmp_7_116"/></StgValue>
</operation>

<operation id="4039" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_117_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_116, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_117_cast"/></StgValue>
</operation>

<operation id="4040" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4041" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.117:1  store i8 %Input_load_119, i8* %buffer_addr_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4042" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.117:5  %sum_117 = add i17 %phi_mul, 118

]]></Node>
<StgValue><ssdm name="sum_117"/></StgValue>
</operation>

<operation id="4043" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.117:6  %sum_117_cast = zext i17 %sum_117 to i32

]]></Node>
<StgValue><ssdm name="sum_117_cast"/></StgValue>
</operation>

<operation id="4044" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.117:7  %Input_addr_121 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_117_cast

]]></Node>
<StgValue><ssdm name="Input_addr_121"/></StgValue>
</operation>

<operation id="4045" st_id="356" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.117:8  %Input_load_121 = load i8* %Input_addr_121, align 1

]]></Node>
<StgValue><ssdm name="Input_load_121"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="4046" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.117:0  %Average_2_116 = phi i8 [ %Average_117_cast, %120 ], [ %Input_load_119, %._crit_edge.116 ]

]]></Node>
<StgValue><ssdm name="Average_2_116"/></StgValue>
</operation>

<operation id="4047" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.117:2  %Diff_116 = sub i8 %Input_load_120, %Average_2_116

]]></Node>
<StgValue><ssdm name="Diff_116"/></StgValue>
</operation>

<operation id="4048" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.117:3  %Output_addr_117 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_116_cast

]]></Node>
<StgValue><ssdm name="Output_addr_117"/></StgValue>
</operation>

<operation id="4049" st_id="357" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.117:4  store i8 %Diff_116, i8* %Output_addr_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4050" st_id="357" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.117:8  %Input_load_121 = load i8* %Input_addr_121, align 1

]]></Node>
<StgValue><ssdm name="Input_load_121"/></StgValue>
</operation>

<operation id="4051" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.117:9  br i1 %tmp, label %121, label %._crit_edge.118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4052" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225833">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_117 = load i8* %buffer_addr_118, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_117"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="4053" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_117 = load i8* %buffer_addr_118, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_117"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="4054" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_117_cast = zext i8 %buffer_load_117 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_117_cast"/></StgValue>
</operation>

<operation id="4055" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_117_cast = zext i8 %Input_load_120 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_117_cast"/></StgValue>
</operation>

<operation id="4056" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_117 = add i9 %tmp_5_117_cast, %tmp_6_117_cast

]]></Node>
<StgValue><ssdm name="tmp_7_117"/></StgValue>
</operation>

<operation id="4057" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_118_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_117, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_118_cast"/></StgValue>
</operation>

<operation id="4058" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4059" st_id="359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.118:1  store i8 %Input_load_120, i8* %buffer_addr_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4060" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.118:5  %sum_118 = add i17 %phi_mul, 119

]]></Node>
<StgValue><ssdm name="sum_118"/></StgValue>
</operation>

<operation id="4061" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.118:6  %sum_118_cast = zext i17 %sum_118 to i32

]]></Node>
<StgValue><ssdm name="sum_118_cast"/></StgValue>
</operation>

<operation id="4062" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.118:7  %Input_addr_122 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_118_cast

]]></Node>
<StgValue><ssdm name="Input_addr_122"/></StgValue>
</operation>

<operation id="4063" st_id="359" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.118:8  %Input_load_122 = load i8* %Input_addr_122, align 1

]]></Node>
<StgValue><ssdm name="Input_load_122"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="4064" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.118:0  %Average_2_117 = phi i8 [ %Average_118_cast, %121 ], [ %Input_load_120, %._crit_edge.117 ]

]]></Node>
<StgValue><ssdm name="Average_2_117"/></StgValue>
</operation>

<operation id="4065" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.118:2  %Diff_117 = sub i8 %Input_load_121, %Average_2_117

]]></Node>
<StgValue><ssdm name="Diff_117"/></StgValue>
</operation>

<operation id="4066" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.118:3  %Output_addr_118 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_117_cast

]]></Node>
<StgValue><ssdm name="Output_addr_118"/></StgValue>
</operation>

<operation id="4067" st_id="360" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.118:4  store i8 %Diff_117, i8* %Output_addr_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4068" st_id="360" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.118:8  %Input_load_122 = load i8* %Input_addr_122, align 1

]]></Node>
<StgValue><ssdm name="Input_load_122"/></StgValue>
</operation>

<operation id="4069" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.118:9  br i1 %tmp, label %122, label %._crit_edge.119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4070" st_id="360" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225838">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_118 = load i8* %buffer_addr_119, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_118"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="4071" st_id="361" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_118 = load i8* %buffer_addr_119, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_118"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="4072" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_118_cast = zext i8 %buffer_load_118 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_118_cast"/></StgValue>
</operation>

<operation id="4073" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_118_cast = zext i8 %Input_load_121 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_118_cast"/></StgValue>
</operation>

<operation id="4074" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_118 = add i9 %tmp_5_118_cast, %tmp_6_118_cast

]]></Node>
<StgValue><ssdm name="tmp_7_118"/></StgValue>
</operation>

<operation id="4075" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_119_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_118, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_119_cast"/></StgValue>
</operation>

<operation id="4076" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4077" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.119:1  store i8 %Input_load_121, i8* %buffer_addr_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4078" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.119:5  %sum_119 = add i17 %phi_mul, 120

]]></Node>
<StgValue><ssdm name="sum_119"/></StgValue>
</operation>

<operation id="4079" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.119:6  %sum_119_cast = zext i17 %sum_119 to i32

]]></Node>
<StgValue><ssdm name="sum_119_cast"/></StgValue>
</operation>

<operation id="4080" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.119:7  %Input_addr_123 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_119_cast

]]></Node>
<StgValue><ssdm name="Input_addr_123"/></StgValue>
</operation>

<operation id="4081" st_id="362" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.119:8  %Input_load_123 = load i8* %Input_addr_123, align 1

]]></Node>
<StgValue><ssdm name="Input_load_123"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="4082" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.119:0  %Average_2_118 = phi i8 [ %Average_119_cast, %122 ], [ %Input_load_121, %._crit_edge.118 ]

]]></Node>
<StgValue><ssdm name="Average_2_118"/></StgValue>
</operation>

<operation id="4083" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.119:2  %Diff_118 = sub i8 %Input_load_122, %Average_2_118

]]></Node>
<StgValue><ssdm name="Diff_118"/></StgValue>
</operation>

<operation id="4084" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.119:3  %Output_addr_119 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_118_cast

]]></Node>
<StgValue><ssdm name="Output_addr_119"/></StgValue>
</operation>

<operation id="4085" st_id="363" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.119:4  store i8 %Diff_118, i8* %Output_addr_119, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4086" st_id="363" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.119:8  %Input_load_123 = load i8* %Input_addr_123, align 1

]]></Node>
<StgValue><ssdm name="Input_load_123"/></StgValue>
</operation>

<operation id="4087" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.119:9  br i1 %tmp, label %123, label %._crit_edge.120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4088" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225843">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_119 = load i8* %buffer_addr_120, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_119"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="4089" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_119 = load i8* %buffer_addr_120, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_119"/></StgValue>
</operation>

<operation id="4090" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_119_cast = zext i8 %buffer_load_119 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_119_cast"/></StgValue>
</operation>

<operation id="4091" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_119_cast = zext i8 %Input_load_122 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_119_cast"/></StgValue>
</operation>

<operation id="4092" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_119 = add i9 %tmp_5_119_cast, %tmp_6_119_cast

]]></Node>
<StgValue><ssdm name="tmp_7_119"/></StgValue>
</operation>

<operation id="4093" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_120_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_119, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_120_cast"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="4094" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225845">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4095" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.120:1  store i8 %Input_load_122, i8* %buffer_addr_119, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4096" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.120:5  %sum_120 = add i17 %phi_mul, 121

]]></Node>
<StgValue><ssdm name="sum_120"/></StgValue>
</operation>

<operation id="4097" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.120:6  %sum_120_cast = zext i17 %sum_120 to i32

]]></Node>
<StgValue><ssdm name="sum_120_cast"/></StgValue>
</operation>

<operation id="4098" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.120:7  %Input_addr_124 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_120_cast

]]></Node>
<StgValue><ssdm name="Input_addr_124"/></StgValue>
</operation>

<operation id="4099" st_id="365" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.120:8  %Input_load_124 = load i8* %Input_addr_124, align 1

]]></Node>
<StgValue><ssdm name="Input_load_124"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="4100" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.120:0  %Average_2_119 = phi i8 [ %Average_120_cast, %123 ], [ %Input_load_122, %._crit_edge.119 ]

]]></Node>
<StgValue><ssdm name="Average_2_119"/></StgValue>
</operation>

<operation id="4101" st_id="366" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.120:2  %Diff_119 = sub i8 %Input_load_123, %Average_2_119

]]></Node>
<StgValue><ssdm name="Diff_119"/></StgValue>
</operation>

<operation id="4102" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.120:3  %Output_addr_120 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_119_cast

]]></Node>
<StgValue><ssdm name="Output_addr_120"/></StgValue>
</operation>

<operation id="4103" st_id="366" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.120:4  store i8 %Diff_119, i8* %Output_addr_120, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4104" st_id="366" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.120:8  %Input_load_124 = load i8* %Input_addr_124, align 1

]]></Node>
<StgValue><ssdm name="Input_load_124"/></StgValue>
</operation>

<operation id="4105" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.120:9  br i1 %tmp, label %124, label %._crit_edge.121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4106" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225848">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_120 = load i8* %buffer_addr_121, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_120"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="4107" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_120 = load i8* %buffer_addr_121, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_120"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="4108" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_120_cast = zext i8 %buffer_load_120 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_120_cast"/></StgValue>
</operation>

<operation id="4109" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_120_cast = zext i8 %Input_load_123 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_120_cast"/></StgValue>
</operation>

<operation id="4110" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_120 = add i9 %tmp_5_120_cast, %tmp_6_120_cast

]]></Node>
<StgValue><ssdm name="tmp_7_120"/></StgValue>
</operation>

<operation id="4111" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_121_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_120, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_121_cast"/></StgValue>
</operation>

<operation id="4112" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4113" st_id="368" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.121:1  store i8 %Input_load_123, i8* %buffer_addr_120, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4114" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.121:5  %sum_121 = add i17 %phi_mul, 122

]]></Node>
<StgValue><ssdm name="sum_121"/></StgValue>
</operation>

<operation id="4115" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.121:6  %sum_121_cast = zext i17 %sum_121 to i32

]]></Node>
<StgValue><ssdm name="sum_121_cast"/></StgValue>
</operation>

<operation id="4116" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.121:7  %Input_addr_125 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_121_cast

]]></Node>
<StgValue><ssdm name="Input_addr_125"/></StgValue>
</operation>

<operation id="4117" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.121:8  %Input_load_125 = load i8* %Input_addr_125, align 1

]]></Node>
<StgValue><ssdm name="Input_load_125"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="4118" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.121:0  %Average_2_120 = phi i8 [ %Average_121_cast, %124 ], [ %Input_load_123, %._crit_edge.120 ]

]]></Node>
<StgValue><ssdm name="Average_2_120"/></StgValue>
</operation>

<operation id="4119" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.121:2  %Diff_120 = sub i8 %Input_load_124, %Average_2_120

]]></Node>
<StgValue><ssdm name="Diff_120"/></StgValue>
</operation>

<operation id="4120" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.121:3  %Output_addr_121 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_120_cast

]]></Node>
<StgValue><ssdm name="Output_addr_121"/></StgValue>
</operation>

<operation id="4121" st_id="369" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.121:4  store i8 %Diff_120, i8* %Output_addr_121, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4122" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.121:8  %Input_load_125 = load i8* %Input_addr_125, align 1

]]></Node>
<StgValue><ssdm name="Input_load_125"/></StgValue>
</operation>

<operation id="4123" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.121:9  br i1 %tmp, label %125, label %._crit_edge.122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4124" st_id="369" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225853">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_121 = load i8* %buffer_addr_122, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_121"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="4125" st_id="370" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_121 = load i8* %buffer_addr_122, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_121"/></StgValue>
</operation>

<operation id="4126" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_121_cast = zext i8 %buffer_load_121 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_121_cast"/></StgValue>
</operation>

<operation id="4127" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_121_cast = zext i8 %Input_load_124 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_121_cast"/></StgValue>
</operation>

<operation id="4128" st_id="370" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_121 = add i9 %tmp_5_121_cast, %tmp_6_121_cast

]]></Node>
<StgValue><ssdm name="tmp_7_121"/></StgValue>
</operation>

<operation id="4129" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_122_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_121, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_122_cast"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="4130" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225855">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4131" st_id="371" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.122:1  store i8 %Input_load_124, i8* %buffer_addr_121, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4132" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.122:5  %sum_122 = add i17 %phi_mul, 123

]]></Node>
<StgValue><ssdm name="sum_122"/></StgValue>
</operation>

<operation id="4133" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.122:6  %sum_122_cast = zext i17 %sum_122 to i32

]]></Node>
<StgValue><ssdm name="sum_122_cast"/></StgValue>
</operation>

<operation id="4134" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.122:7  %Input_addr_126 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_122_cast

]]></Node>
<StgValue><ssdm name="Input_addr_126"/></StgValue>
</operation>

<operation id="4135" st_id="371" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.122:8  %Input_load_126 = load i8* %Input_addr_126, align 1

]]></Node>
<StgValue><ssdm name="Input_load_126"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="4136" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.122:0  %Average_2_121 = phi i8 [ %Average_122_cast, %125 ], [ %Input_load_124, %._crit_edge.121 ]

]]></Node>
<StgValue><ssdm name="Average_2_121"/></StgValue>
</operation>

<operation id="4137" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.122:2  %Diff_121 = sub i8 %Input_load_125, %Average_2_121

]]></Node>
<StgValue><ssdm name="Diff_121"/></StgValue>
</operation>

<operation id="4138" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.122:3  %Output_addr_122 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_121_cast

]]></Node>
<StgValue><ssdm name="Output_addr_122"/></StgValue>
</operation>

<operation id="4139" st_id="372" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.122:4  store i8 %Diff_121, i8* %Output_addr_122, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4140" st_id="372" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.122:8  %Input_load_126 = load i8* %Input_addr_126, align 1

]]></Node>
<StgValue><ssdm name="Input_load_126"/></StgValue>
</operation>

<operation id="4141" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.122:9  br i1 %tmp, label %126, label %._crit_edge.123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4142" st_id="372" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225858">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_122 = load i8* %buffer_addr_123, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_122"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="4143" st_id="373" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_122 = load i8* %buffer_addr_123, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_122"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="4144" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225860">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_122_cast = zext i8 %buffer_load_122 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_122_cast"/></StgValue>
</operation>

<operation id="4145" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225860">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_122_cast = zext i8 %Input_load_125 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_122_cast"/></StgValue>
</operation>

<operation id="4146" st_id="374" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225860">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_122 = add i9 %tmp_5_122_cast, %tmp_6_122_cast

]]></Node>
<StgValue><ssdm name="tmp_7_122"/></StgValue>
</operation>

<operation id="4147" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225860">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_123_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_122, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_123_cast"/></StgValue>
</operation>

<operation id="4148" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225860">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4149" st_id="374" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.123:1  store i8 %Input_load_125, i8* %buffer_addr_122, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4150" st_id="374" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.123:5  %sum_123 = add i17 %phi_mul, 124

]]></Node>
<StgValue><ssdm name="sum_123"/></StgValue>
</operation>

<operation id="4151" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.123:6  %sum_123_cast = zext i17 %sum_123 to i32

]]></Node>
<StgValue><ssdm name="sum_123_cast"/></StgValue>
</operation>

<operation id="4152" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.123:7  %Input_addr_127 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_123_cast

]]></Node>
<StgValue><ssdm name="Input_addr_127"/></StgValue>
</operation>

<operation id="4153" st_id="374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.123:8  %Input_load_127 = load i8* %Input_addr_127, align 1

]]></Node>
<StgValue><ssdm name="Input_load_127"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="4154" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.123:0  %Average_2_122 = phi i8 [ %Average_123_cast, %126 ], [ %Input_load_125, %._crit_edge.122 ]

]]></Node>
<StgValue><ssdm name="Average_2_122"/></StgValue>
</operation>

<operation id="4155" st_id="375" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.123:2  %Diff_122 = sub i8 %Input_load_126, %Average_2_122

]]></Node>
<StgValue><ssdm name="Diff_122"/></StgValue>
</operation>

<operation id="4156" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.123:3  %Output_addr_123 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_122_cast

]]></Node>
<StgValue><ssdm name="Output_addr_123"/></StgValue>
</operation>

<operation id="4157" st_id="375" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.123:4  store i8 %Diff_122, i8* %Output_addr_123, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4158" st_id="375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.123:8  %Input_load_127 = load i8* %Input_addr_127, align 1

]]></Node>
<StgValue><ssdm name="Input_load_127"/></StgValue>
</operation>

<operation id="4159" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.123:9  br i1 %tmp, label %127, label %._crit_edge.124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4160" st_id="375" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225863">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_123 = load i8* %buffer_addr_124, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_123"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="4161" st_id="376" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_123 = load i8* %buffer_addr_124, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_123"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="4162" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_123_cast = zext i8 %buffer_load_123 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_123_cast"/></StgValue>
</operation>

<operation id="4163" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_123_cast = zext i8 %Input_load_126 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_123_cast"/></StgValue>
</operation>

<operation id="4164" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_123 = add i9 %tmp_5_123_cast, %tmp_6_123_cast

]]></Node>
<StgValue><ssdm name="tmp_7_123"/></StgValue>
</operation>

<operation id="4165" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_124_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_123, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_124_cast"/></StgValue>
</operation>

<operation id="4166" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4167" st_id="377" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.124:1  store i8 %Input_load_126, i8* %buffer_addr_123, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4168" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.124:5  %sum_124 = add i17 %phi_mul, 125

]]></Node>
<StgValue><ssdm name="sum_124"/></StgValue>
</operation>

<operation id="4169" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.124:6  %sum_124_cast = zext i17 %sum_124 to i32

]]></Node>
<StgValue><ssdm name="sum_124_cast"/></StgValue>
</operation>

<operation id="4170" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.124:7  %Input_addr_128 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_124_cast

]]></Node>
<StgValue><ssdm name="Input_addr_128"/></StgValue>
</operation>

<operation id="4171" st_id="377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.124:8  %Input_load_128 = load i8* %Input_addr_128, align 1

]]></Node>
<StgValue><ssdm name="Input_load_128"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="4172" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.124:0  %Average_2_123 = phi i8 [ %Average_124_cast, %127 ], [ %Input_load_126, %._crit_edge.123 ]

]]></Node>
<StgValue><ssdm name="Average_2_123"/></StgValue>
</operation>

<operation id="4173" st_id="378" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.124:2  %Diff_123 = sub i8 %Input_load_127, %Average_2_123

]]></Node>
<StgValue><ssdm name="Diff_123"/></StgValue>
</operation>

<operation id="4174" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.124:3  %Output_addr_124 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_123_cast

]]></Node>
<StgValue><ssdm name="Output_addr_124"/></StgValue>
</operation>

<operation id="4175" st_id="378" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.124:4  store i8 %Diff_123, i8* %Output_addr_124, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4176" st_id="378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.124:8  %Input_load_128 = load i8* %Input_addr_128, align 1

]]></Node>
<StgValue><ssdm name="Input_load_128"/></StgValue>
</operation>

<operation id="4177" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.124:9  br i1 %tmp, label %128, label %._crit_edge.125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4178" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225868">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_124 = load i8* %buffer_addr_125, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_124"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="4179" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_124 = load i8* %buffer_addr_125, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_124"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="4180" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_124_cast = zext i8 %buffer_load_124 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_124_cast"/></StgValue>
</operation>

<operation id="4181" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_124_cast = zext i8 %Input_load_127 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_124_cast"/></StgValue>
</operation>

<operation id="4182" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_124 = add i9 %tmp_5_124_cast, %tmp_6_124_cast

]]></Node>
<StgValue><ssdm name="tmp_7_124"/></StgValue>
</operation>

<operation id="4183" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_125_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_124, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_125_cast"/></StgValue>
</operation>

<operation id="4184" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4185" st_id="380" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.125:1  store i8 %Input_load_127, i8* %buffer_addr_124, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4186" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.125:5  %sum_125 = add i17 %phi_mul, 126

]]></Node>
<StgValue><ssdm name="sum_125"/></StgValue>
</operation>

<operation id="4187" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.125:6  %sum_125_cast = zext i17 %sum_125 to i32

]]></Node>
<StgValue><ssdm name="sum_125_cast"/></StgValue>
</operation>

<operation id="4188" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.125:7  %Input_addr_129 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_125_cast

]]></Node>
<StgValue><ssdm name="Input_addr_129"/></StgValue>
</operation>

<operation id="4189" st_id="380" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.125:8  %Input_load_129 = load i8* %Input_addr_129, align 1

]]></Node>
<StgValue><ssdm name="Input_load_129"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="4190" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.125:0  %Average_2_124 = phi i8 [ %Average_125_cast, %128 ], [ %Input_load_127, %._crit_edge.124 ]

]]></Node>
<StgValue><ssdm name="Average_2_124"/></StgValue>
</operation>

<operation id="4191" st_id="381" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.125:2  %Diff_124 = sub i8 %Input_load_128, %Average_2_124

]]></Node>
<StgValue><ssdm name="Diff_124"/></StgValue>
</operation>

<operation id="4192" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.125:3  %Output_addr_125 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_124_cast

]]></Node>
<StgValue><ssdm name="Output_addr_125"/></StgValue>
</operation>

<operation id="4193" st_id="381" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.125:4  store i8 %Diff_124, i8* %Output_addr_125, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4194" st_id="381" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.125:8  %Input_load_129 = load i8* %Input_addr_129, align 1

]]></Node>
<StgValue><ssdm name="Input_load_129"/></StgValue>
</operation>

<operation id="4195" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.125:9  br i1 %tmp, label %129, label %._crit_edge.126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4196" st_id="381" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225873">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_125 = load i8* %buffer_addr_126, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_125"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="4197" st_id="382" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_125 = load i8* %buffer_addr_126, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_125"/></StgValue>
</operation>

<operation id="4198" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_125_cast = zext i8 %buffer_load_125 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_125_cast"/></StgValue>
</operation>

<operation id="4199" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_125_cast = zext i8 %Input_load_128 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_125_cast"/></StgValue>
</operation>

<operation id="4200" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_125 = add i9 %tmp_5_125_cast, %tmp_6_125_cast

]]></Node>
<StgValue><ssdm name="tmp_7_125"/></StgValue>
</operation>

<operation id="4201" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_126_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_125, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_126_cast"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="4202" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225875">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4203" st_id="383" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.126:1  store i8 %Input_load_128, i8* %buffer_addr_125, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4204" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.126:5  %sum_126 = add i17 %phi_mul, 127

]]></Node>
<StgValue><ssdm name="sum_126"/></StgValue>
</operation>

<operation id="4205" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.126:6  %sum_126_cast = zext i17 %sum_126 to i32

]]></Node>
<StgValue><ssdm name="sum_126_cast"/></StgValue>
</operation>

<operation id="4206" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.126:7  %Input_addr_130 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_126_cast

]]></Node>
<StgValue><ssdm name="Input_addr_130"/></StgValue>
</operation>

<operation id="4207" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.126:8  %Input_load_130 = load i8* %Input_addr_130, align 1

]]></Node>
<StgValue><ssdm name="Input_load_130"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="4208" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.126:0  %Average_2_125 = phi i8 [ %Average_126_cast, %129 ], [ %Input_load_128, %._crit_edge.125 ]

]]></Node>
<StgValue><ssdm name="Average_2_125"/></StgValue>
</operation>

<operation id="4209" st_id="384" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.126:2  %Diff_125 = sub i8 %Input_load_129, %Average_2_125

]]></Node>
<StgValue><ssdm name="Diff_125"/></StgValue>
</operation>

<operation id="4210" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.126:3  %Output_addr_126 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_125_cast

]]></Node>
<StgValue><ssdm name="Output_addr_126"/></StgValue>
</operation>

<operation id="4211" st_id="384" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.126:4  store i8 %Diff_125, i8* %Output_addr_126, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4212" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.126:8  %Input_load_130 = load i8* %Input_addr_130, align 1

]]></Node>
<StgValue><ssdm name="Input_load_130"/></StgValue>
</operation>

<operation id="4213" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.126:9  br i1 %tmp, label %130, label %._crit_edge.127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4214" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225878">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_126 = load i8* %buffer_addr_127, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_126"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="4215" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_126 = load i8* %buffer_addr_127, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_126"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="4216" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225880">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_126_cast = zext i8 %buffer_load_126 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_126_cast"/></StgValue>
</operation>

<operation id="4217" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225880">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_126_cast = zext i8 %Input_load_129 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_126_cast"/></StgValue>
</operation>

<operation id="4218" st_id="386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225880">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_126 = add i9 %tmp_5_126_cast, %tmp_6_126_cast

]]></Node>
<StgValue><ssdm name="tmp_7_126"/></StgValue>
</operation>

<operation id="4219" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225880">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_127_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_126, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_127_cast"/></StgValue>
</operation>

<operation id="4220" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225880">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4221" st_id="386" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.127:1  store i8 %Input_load_129, i8* %buffer_addr_126, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4222" st_id="386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.127:5  %sum_127 = add i17 %phi_mul, 128

]]></Node>
<StgValue><ssdm name="sum_127"/></StgValue>
</operation>

<operation id="4223" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.127:6  %sum_127_cast = zext i17 %sum_127 to i32

]]></Node>
<StgValue><ssdm name="sum_127_cast"/></StgValue>
</operation>

<operation id="4224" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.127:7  %Input_addr_131 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_127_cast

]]></Node>
<StgValue><ssdm name="Input_addr_131"/></StgValue>
</operation>

<operation id="4225" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.127:8  %Input_load_131 = load i8* %Input_addr_131, align 1

]]></Node>
<StgValue><ssdm name="Input_load_131"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="4226" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.127:0  %Average_2_126 = phi i8 [ %Average_127_cast, %130 ], [ %Input_load_129, %._crit_edge.126 ]

]]></Node>
<StgValue><ssdm name="Average_2_126"/></StgValue>
</operation>

<operation id="4227" st_id="387" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.127:2  %Diff_126 = sub i8 %Input_load_130, %Average_2_126

]]></Node>
<StgValue><ssdm name="Diff_126"/></StgValue>
</operation>

<operation id="4228" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.127:3  %Output_addr_127 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_126_cast

]]></Node>
<StgValue><ssdm name="Output_addr_127"/></StgValue>
</operation>

<operation id="4229" st_id="387" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.127:4  store i8 %Diff_126, i8* %Output_addr_127, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4230" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.127:8  %Input_load_131 = load i8* %Input_addr_131, align 1

]]></Node>
<StgValue><ssdm name="Input_load_131"/></StgValue>
</operation>

<operation id="4231" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.127:9  br i1 %tmp, label %131, label %._crit_edge.128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4232" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225883">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_127 = load i8* %buffer_addr_128, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_127"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="4233" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_127 = load i8* %buffer_addr_128, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_127"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="4234" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_127_cast = zext i8 %buffer_load_127 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_127_cast"/></StgValue>
</operation>

<operation id="4235" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_127_cast = zext i8 %Input_load_130 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_127_cast"/></StgValue>
</operation>

<operation id="4236" st_id="389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_127 = add i9 %tmp_5_127_cast, %tmp_6_127_cast

]]></Node>
<StgValue><ssdm name="tmp_7_127"/></StgValue>
</operation>

<operation id="4237" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_128_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_127, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_128_cast"/></StgValue>
</operation>

<operation id="4238" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4239" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.128:1  store i8 %Input_load_130, i8* %buffer_addr_127, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4240" st_id="389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.128:5  %sum_128 = add i17 %phi_mul, 129

]]></Node>
<StgValue><ssdm name="sum_128"/></StgValue>
</operation>

<operation id="4241" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.128:6  %sum_128_cast = zext i17 %sum_128 to i32

]]></Node>
<StgValue><ssdm name="sum_128_cast"/></StgValue>
</operation>

<operation id="4242" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.128:7  %Input_addr_132 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_128_cast

]]></Node>
<StgValue><ssdm name="Input_addr_132"/></StgValue>
</operation>

<operation id="4243" st_id="389" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.128:8  %Input_load_132 = load i8* %Input_addr_132, align 1

]]></Node>
<StgValue><ssdm name="Input_load_132"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="4244" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.128:0  %Average_2_127 = phi i8 [ %Average_128_cast, %131 ], [ %Input_load_130, %._crit_edge.127 ]

]]></Node>
<StgValue><ssdm name="Average_2_127"/></StgValue>
</operation>

<operation id="4245" st_id="390" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.128:2  %Diff_127 = sub i8 %Input_load_131, %Average_2_127

]]></Node>
<StgValue><ssdm name="Diff_127"/></StgValue>
</operation>

<operation id="4246" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.128:3  %Output_addr_128 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_127_cast

]]></Node>
<StgValue><ssdm name="Output_addr_128"/></StgValue>
</operation>

<operation id="4247" st_id="390" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.128:4  store i8 %Diff_127, i8* %Output_addr_128, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4248" st_id="390" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.128:8  %Input_load_132 = load i8* %Input_addr_132, align 1

]]></Node>
<StgValue><ssdm name="Input_load_132"/></StgValue>
</operation>

<operation id="4249" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.128:9  br i1 %tmp, label %132, label %._crit_edge.129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4250" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225888">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_128 = load i8* %buffer_addr_129, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_128"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="4251" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_128 = load i8* %buffer_addr_129, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_128"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="4252" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225890">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_128_cast = zext i8 %buffer_load_128 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_128_cast"/></StgValue>
</operation>

<operation id="4253" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225890">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_128_cast = zext i8 %Input_load_131 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_128_cast"/></StgValue>
</operation>

<operation id="4254" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225890">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_128 = add i9 %tmp_5_128_cast, %tmp_6_128_cast

]]></Node>
<StgValue><ssdm name="tmp_7_128"/></StgValue>
</operation>

<operation id="4255" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225890">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_129_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_128, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_129_cast"/></StgValue>
</operation>

<operation id="4256" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225890">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4257" st_id="392" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.129:1  store i8 %Input_load_131, i8* %buffer_addr_128, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4258" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.129:5  %sum_129 = add i17 %phi_mul, 130

]]></Node>
<StgValue><ssdm name="sum_129"/></StgValue>
</operation>

<operation id="4259" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.129:6  %sum_129_cast = zext i17 %sum_129 to i32

]]></Node>
<StgValue><ssdm name="sum_129_cast"/></StgValue>
</operation>

<operation id="4260" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.129:7  %Input_addr_133 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_129_cast

]]></Node>
<StgValue><ssdm name="Input_addr_133"/></StgValue>
</operation>

<operation id="4261" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.129:8  %Input_load_133 = load i8* %Input_addr_133, align 1

]]></Node>
<StgValue><ssdm name="Input_load_133"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="4262" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.129:0  %Average_2_128 = phi i8 [ %Average_129_cast, %132 ], [ %Input_load_131, %._crit_edge.128 ]

]]></Node>
<StgValue><ssdm name="Average_2_128"/></StgValue>
</operation>

<operation id="4263" st_id="393" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.129:2  %Diff_128 = sub i8 %Input_load_132, %Average_2_128

]]></Node>
<StgValue><ssdm name="Diff_128"/></StgValue>
</operation>

<operation id="4264" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.129:3  %Output_addr_129 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_128_cast

]]></Node>
<StgValue><ssdm name="Output_addr_129"/></StgValue>
</operation>

<operation id="4265" st_id="393" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.129:4  store i8 %Diff_128, i8* %Output_addr_129, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4266" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.129:8  %Input_load_133 = load i8* %Input_addr_133, align 1

]]></Node>
<StgValue><ssdm name="Input_load_133"/></StgValue>
</operation>

<operation id="4267" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.129:9  br i1 %tmp, label %133, label %._crit_edge.130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4268" st_id="393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225893">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_129 = load i8* %buffer_addr_130, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_129"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="4269" st_id="394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_129 = load i8* %buffer_addr_130, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_129"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="4270" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_129_cast = zext i8 %buffer_load_129 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_129_cast"/></StgValue>
</operation>

<operation id="4271" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_129_cast = zext i8 %Input_load_132 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_129_cast"/></StgValue>
</operation>

<operation id="4272" st_id="395" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_129 = add i9 %tmp_5_129_cast, %tmp_6_129_cast

]]></Node>
<StgValue><ssdm name="tmp_7_129"/></StgValue>
</operation>

<operation id="4273" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_130_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_129, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_130_cast"/></StgValue>
</operation>

<operation id="4274" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4275" st_id="395" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.130:1  store i8 %Input_load_132, i8* %buffer_addr_129, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4276" st_id="395" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.130:5  %sum_130 = add i17 %phi_mul, 131

]]></Node>
<StgValue><ssdm name="sum_130"/></StgValue>
</operation>

<operation id="4277" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.130:6  %sum_130_cast = zext i17 %sum_130 to i32

]]></Node>
<StgValue><ssdm name="sum_130_cast"/></StgValue>
</operation>

<operation id="4278" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.130:7  %Input_addr_134 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_130_cast

]]></Node>
<StgValue><ssdm name="Input_addr_134"/></StgValue>
</operation>

<operation id="4279" st_id="395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.130:8  %Input_load_134 = load i8* %Input_addr_134, align 1

]]></Node>
<StgValue><ssdm name="Input_load_134"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="4280" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.130:0  %Average_2_129 = phi i8 [ %Average_130_cast, %133 ], [ %Input_load_132, %._crit_edge.129 ]

]]></Node>
<StgValue><ssdm name="Average_2_129"/></StgValue>
</operation>

<operation id="4281" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.130:2  %Diff_129 = sub i8 %Input_load_133, %Average_2_129

]]></Node>
<StgValue><ssdm name="Diff_129"/></StgValue>
</operation>

<operation id="4282" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.130:3  %Output_addr_130 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_129_cast

]]></Node>
<StgValue><ssdm name="Output_addr_130"/></StgValue>
</operation>

<operation id="4283" st_id="396" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.130:4  store i8 %Diff_129, i8* %Output_addr_130, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4284" st_id="396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.130:8  %Input_load_134 = load i8* %Input_addr_134, align 1

]]></Node>
<StgValue><ssdm name="Input_load_134"/></StgValue>
</operation>

<operation id="4285" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.130:9  br i1 %tmp, label %134, label %._crit_edge.131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4286" st_id="396" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225898">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_130 = load i8* %buffer_addr_131, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_130"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="4287" st_id="397" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_130 = load i8* %buffer_addr_131, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_130"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="4288" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_130_cast = zext i8 %buffer_load_130 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_130_cast"/></StgValue>
</operation>

<operation id="4289" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_130_cast = zext i8 %Input_load_133 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_130_cast"/></StgValue>
</operation>

<operation id="4290" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_130 = add i9 %tmp_5_130_cast, %tmp_6_130_cast

]]></Node>
<StgValue><ssdm name="tmp_7_130"/></StgValue>
</operation>

<operation id="4291" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_131_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_130, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_131_cast"/></StgValue>
</operation>

<operation id="4292" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4293" st_id="398" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.131:1  store i8 %Input_load_133, i8* %buffer_addr_130, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4294" st_id="398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.131:5  %sum_131 = add i17 %phi_mul, 132

]]></Node>
<StgValue><ssdm name="sum_131"/></StgValue>
</operation>

<operation id="4295" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.131:6  %sum_131_cast = zext i17 %sum_131 to i32

]]></Node>
<StgValue><ssdm name="sum_131_cast"/></StgValue>
</operation>

<operation id="4296" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.131:7  %Input_addr_135 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_131_cast

]]></Node>
<StgValue><ssdm name="Input_addr_135"/></StgValue>
</operation>

<operation id="4297" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.131:8  %Input_load_135 = load i8* %Input_addr_135, align 1

]]></Node>
<StgValue><ssdm name="Input_load_135"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="4298" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.131:0  %Average_2_130 = phi i8 [ %Average_131_cast, %134 ], [ %Input_load_133, %._crit_edge.130 ]

]]></Node>
<StgValue><ssdm name="Average_2_130"/></StgValue>
</operation>

<operation id="4299" st_id="399" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.131:2  %Diff_130 = sub i8 %Input_load_134, %Average_2_130

]]></Node>
<StgValue><ssdm name="Diff_130"/></StgValue>
</operation>

<operation id="4300" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.131:3  %Output_addr_131 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_130_cast

]]></Node>
<StgValue><ssdm name="Output_addr_131"/></StgValue>
</operation>

<operation id="4301" st_id="399" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.131:4  store i8 %Diff_130, i8* %Output_addr_131, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4302" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.131:8  %Input_load_135 = load i8* %Input_addr_135, align 1

]]></Node>
<StgValue><ssdm name="Input_load_135"/></StgValue>
</operation>

<operation id="4303" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.131:9  br i1 %tmp, label %135, label %._crit_edge.132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4304" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225903">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_131 = load i8* %buffer_addr_132, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_131"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="4305" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_131 = load i8* %buffer_addr_132, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_131"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="4306" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_131_cast = zext i8 %buffer_load_131 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_131_cast"/></StgValue>
</operation>

<operation id="4307" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_131_cast = zext i8 %Input_load_134 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_131_cast"/></StgValue>
</operation>

<operation id="4308" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_131 = add i9 %tmp_5_131_cast, %tmp_6_131_cast

]]></Node>
<StgValue><ssdm name="tmp_7_131"/></StgValue>
</operation>

<operation id="4309" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_132_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_131, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_132_cast"/></StgValue>
</operation>

<operation id="4310" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4311" st_id="401" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.132:1  store i8 %Input_load_134, i8* %buffer_addr_131, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4312" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.132:5  %sum_132 = add i17 %phi_mul, 133

]]></Node>
<StgValue><ssdm name="sum_132"/></StgValue>
</operation>

<operation id="4313" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.132:6  %sum_132_cast = zext i17 %sum_132 to i32

]]></Node>
<StgValue><ssdm name="sum_132_cast"/></StgValue>
</operation>

<operation id="4314" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.132:7  %Input_addr_136 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_132_cast

]]></Node>
<StgValue><ssdm name="Input_addr_136"/></StgValue>
</operation>

<operation id="4315" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.132:8  %Input_load_136 = load i8* %Input_addr_136, align 1

]]></Node>
<StgValue><ssdm name="Input_load_136"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="4316" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.132:0  %Average_2_131 = phi i8 [ %Average_132_cast, %135 ], [ %Input_load_134, %._crit_edge.131 ]

]]></Node>
<StgValue><ssdm name="Average_2_131"/></StgValue>
</operation>

<operation id="4317" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.132:2  %Diff_131 = sub i8 %Input_load_135, %Average_2_131

]]></Node>
<StgValue><ssdm name="Diff_131"/></StgValue>
</operation>

<operation id="4318" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.132:3  %Output_addr_132 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_131_cast

]]></Node>
<StgValue><ssdm name="Output_addr_132"/></StgValue>
</operation>

<operation id="4319" st_id="402" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.132:4  store i8 %Diff_131, i8* %Output_addr_132, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4320" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.132:8  %Input_load_136 = load i8* %Input_addr_136, align 1

]]></Node>
<StgValue><ssdm name="Input_load_136"/></StgValue>
</operation>

<operation id="4321" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.132:9  br i1 %tmp, label %136, label %._crit_edge.133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4322" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225908">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_132 = load i8* %buffer_addr_133, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_132"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="4323" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_132 = load i8* %buffer_addr_133, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_132"/></StgValue>
</operation>

<operation id="4324" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_132_cast = zext i8 %buffer_load_132 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_132_cast"/></StgValue>
</operation>

<operation id="4325" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_132_cast = zext i8 %Input_load_135 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_132_cast"/></StgValue>
</operation>

<operation id="4326" st_id="403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_132 = add i9 %tmp_5_132_cast, %tmp_6_132_cast

]]></Node>
<StgValue><ssdm name="tmp_7_132"/></StgValue>
</operation>

<operation id="4327" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_133_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_132, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_133_cast"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="4328" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225910">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4329" st_id="404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.133:1  store i8 %Input_load_135, i8* %buffer_addr_132, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4330" st_id="404" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.133:5  %sum_133 = add i17 %phi_mul, 134

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="4331" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.133:6  %sum_133_cast = zext i17 %sum_133 to i32

]]></Node>
<StgValue><ssdm name="sum_133_cast"/></StgValue>
</operation>

<operation id="4332" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.133:7  %Input_addr_137 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_133_cast

]]></Node>
<StgValue><ssdm name="Input_addr_137"/></StgValue>
</operation>

<operation id="4333" st_id="404" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.133:8  %Input_load_137 = load i8* %Input_addr_137, align 1

]]></Node>
<StgValue><ssdm name="Input_load_137"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="4334" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.133:0  %Average_2_132 = phi i8 [ %Average_133_cast, %136 ], [ %Input_load_135, %._crit_edge.132 ]

]]></Node>
<StgValue><ssdm name="Average_2_132"/></StgValue>
</operation>

<operation id="4335" st_id="405" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.133:2  %Diff_132 = sub i8 %Input_load_136, %Average_2_132

]]></Node>
<StgValue><ssdm name="Diff_132"/></StgValue>
</operation>

<operation id="4336" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.133:3  %Output_addr_133 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_132_cast

]]></Node>
<StgValue><ssdm name="Output_addr_133"/></StgValue>
</operation>

<operation id="4337" st_id="405" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.133:4  store i8 %Diff_132, i8* %Output_addr_133, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4338" st_id="405" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.133:8  %Input_load_137 = load i8* %Input_addr_137, align 1

]]></Node>
<StgValue><ssdm name="Input_load_137"/></StgValue>
</operation>

<operation id="4339" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.133:9  br i1 %tmp, label %137, label %._crit_edge.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4340" st_id="405" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225913">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_133 = load i8* %buffer_addr_134, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_133"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="4341" st_id="406" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_133 = load i8* %buffer_addr_134, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_133"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="4342" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225915">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_133_cast = zext i8 %buffer_load_133 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_133_cast"/></StgValue>
</operation>

<operation id="4343" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225915">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_133_cast = zext i8 %Input_load_136 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_133_cast"/></StgValue>
</operation>

<operation id="4344" st_id="407" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225915">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_133 = add i9 %tmp_5_133_cast, %tmp_6_133_cast

]]></Node>
<StgValue><ssdm name="tmp_7_133"/></StgValue>
</operation>

<operation id="4345" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225915">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_134_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_133, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_134_cast"/></StgValue>
</operation>

<operation id="4346" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225915">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4347" st_id="407" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.134:1  store i8 %Input_load_136, i8* %buffer_addr_133, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4348" st_id="407" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.134:5  %sum_134 = add i17 %phi_mul, 135

]]></Node>
<StgValue><ssdm name="sum_134"/></StgValue>
</operation>

<operation id="4349" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.134:6  %sum_134_cast = zext i17 %sum_134 to i32

]]></Node>
<StgValue><ssdm name="sum_134_cast"/></StgValue>
</operation>

<operation id="4350" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.134:7  %Input_addr_138 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_134_cast

]]></Node>
<StgValue><ssdm name="Input_addr_138"/></StgValue>
</operation>

<operation id="4351" st_id="407" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.134:8  %Input_load_138 = load i8* %Input_addr_138, align 1

]]></Node>
<StgValue><ssdm name="Input_load_138"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="4352" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.134:0  %Average_2_133 = phi i8 [ %Average_134_cast, %137 ], [ %Input_load_136, %._crit_edge.133 ]

]]></Node>
<StgValue><ssdm name="Average_2_133"/></StgValue>
</operation>

<operation id="4353" st_id="408" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.134:2  %Diff_133 = sub i8 %Input_load_137, %Average_2_133

]]></Node>
<StgValue><ssdm name="Diff_133"/></StgValue>
</operation>

<operation id="4354" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.134:3  %Output_addr_134 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_133_cast

]]></Node>
<StgValue><ssdm name="Output_addr_134"/></StgValue>
</operation>

<operation id="4355" st_id="408" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.134:4  store i8 %Diff_133, i8* %Output_addr_134, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4356" st_id="408" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.134:8  %Input_load_138 = load i8* %Input_addr_138, align 1

]]></Node>
<StgValue><ssdm name="Input_load_138"/></StgValue>
</operation>

<operation id="4357" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.134:9  br i1 %tmp, label %138, label %._crit_edge.135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4358" st_id="408" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225918">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_134 = load i8* %buffer_addr_135, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_134"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="4359" st_id="409" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_134 = load i8* %buffer_addr_135, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_134"/></StgValue>
</operation>

<operation id="4360" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_134_cast = zext i8 %buffer_load_134 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_134_cast"/></StgValue>
</operation>

<operation id="4361" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_134_cast = zext i8 %Input_load_137 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_134_cast"/></StgValue>
</operation>

<operation id="4362" st_id="409" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_134 = add i9 %tmp_5_134_cast, %tmp_6_134_cast

]]></Node>
<StgValue><ssdm name="tmp_7_134"/></StgValue>
</operation>

<operation id="4363" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_135_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_134, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_135_cast"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="4364" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225920">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4365" st_id="410" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.135:1  store i8 %Input_load_137, i8* %buffer_addr_134, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4366" st_id="410" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.135:5  %sum_135 = add i17 %phi_mul, 136

]]></Node>
<StgValue><ssdm name="sum_135"/></StgValue>
</operation>

<operation id="4367" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.135:6  %sum_135_cast = zext i17 %sum_135 to i32

]]></Node>
<StgValue><ssdm name="sum_135_cast"/></StgValue>
</operation>

<operation id="4368" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.135:7  %Input_addr_139 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_135_cast

]]></Node>
<StgValue><ssdm name="Input_addr_139"/></StgValue>
</operation>

<operation id="4369" st_id="410" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.135:8  %Input_load_139 = load i8* %Input_addr_139, align 1

]]></Node>
<StgValue><ssdm name="Input_load_139"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="4370" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.135:0  %Average_2_134 = phi i8 [ %Average_135_cast, %138 ], [ %Input_load_137, %._crit_edge.134 ]

]]></Node>
<StgValue><ssdm name="Average_2_134"/></StgValue>
</operation>

<operation id="4371" st_id="411" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.135:2  %Diff_134 = sub i8 %Input_load_138, %Average_2_134

]]></Node>
<StgValue><ssdm name="Diff_134"/></StgValue>
</operation>

<operation id="4372" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.135:3  %Output_addr_135 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_134_cast

]]></Node>
<StgValue><ssdm name="Output_addr_135"/></StgValue>
</operation>

<operation id="4373" st_id="411" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.135:4  store i8 %Diff_134, i8* %Output_addr_135, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4374" st_id="411" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.135:8  %Input_load_139 = load i8* %Input_addr_139, align 1

]]></Node>
<StgValue><ssdm name="Input_load_139"/></StgValue>
</operation>

<operation id="4375" st_id="411" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.135:9  br i1 %tmp, label %139, label %._crit_edge.136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4376" st_id="411" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225923">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_135 = load i8* %buffer_addr_136, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_135"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="4377" st_id="412" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_135 = load i8* %buffer_addr_136, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_135"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="4378" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_135_cast = zext i8 %buffer_load_135 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_135_cast"/></StgValue>
</operation>

<operation id="4379" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_135_cast = zext i8 %Input_load_138 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_135_cast"/></StgValue>
</operation>

<operation id="4380" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_135 = add i9 %tmp_5_135_cast, %tmp_6_135_cast

]]></Node>
<StgValue><ssdm name="tmp_7_135"/></StgValue>
</operation>

<operation id="4381" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_136_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_135, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_136_cast"/></StgValue>
</operation>

<operation id="4382" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4383" st_id="413" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.136:1  store i8 %Input_load_138, i8* %buffer_addr_135, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4384" st_id="413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.136:5  %sum_136 = add i17 %phi_mul, 137

]]></Node>
<StgValue><ssdm name="sum_136"/></StgValue>
</operation>

<operation id="4385" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.136:6  %sum_136_cast = zext i17 %sum_136 to i32

]]></Node>
<StgValue><ssdm name="sum_136_cast"/></StgValue>
</operation>

<operation id="4386" st_id="413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.136:7  %Input_addr_140 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_136_cast

]]></Node>
<StgValue><ssdm name="Input_addr_140"/></StgValue>
</operation>

<operation id="4387" st_id="413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.136:8  %Input_load_140 = load i8* %Input_addr_140, align 1

]]></Node>
<StgValue><ssdm name="Input_load_140"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="4388" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.136:0  %Average_2_135 = phi i8 [ %Average_136_cast, %139 ], [ %Input_load_138, %._crit_edge.135 ]

]]></Node>
<StgValue><ssdm name="Average_2_135"/></StgValue>
</operation>

<operation id="4389" st_id="414" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.136:2  %Diff_135 = sub i8 %Input_load_139, %Average_2_135

]]></Node>
<StgValue><ssdm name="Diff_135"/></StgValue>
</operation>

<operation id="4390" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.136:3  %Output_addr_136 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_135_cast

]]></Node>
<StgValue><ssdm name="Output_addr_136"/></StgValue>
</operation>

<operation id="4391" st_id="414" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.136:4  store i8 %Diff_135, i8* %Output_addr_136, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4392" st_id="414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.136:8  %Input_load_140 = load i8* %Input_addr_140, align 1

]]></Node>
<StgValue><ssdm name="Input_load_140"/></StgValue>
</operation>

<operation id="4393" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.136:9  br i1 %tmp, label %140, label %._crit_edge.137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4394" st_id="414" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225928">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_136 = load i8* %buffer_addr_137, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_136"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="4395" st_id="415" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_136 = load i8* %buffer_addr_137, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_136"/></StgValue>
</operation>

<operation id="4396" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_136_cast = zext i8 %buffer_load_136 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_136_cast"/></StgValue>
</operation>

<operation id="4397" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_136_cast = zext i8 %Input_load_139 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_136_cast"/></StgValue>
</operation>

<operation id="4398" st_id="415" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_136 = add i9 %tmp_5_136_cast, %tmp_6_136_cast

]]></Node>
<StgValue><ssdm name="tmp_7_136"/></StgValue>
</operation>

<operation id="4399" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_137_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_136, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_137_cast"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="4400" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225930">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4401" st_id="416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.137:1  store i8 %Input_load_139, i8* %buffer_addr_136, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4402" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.137:5  %sum_137 = add i17 %phi_mul, 138

]]></Node>
<StgValue><ssdm name="sum_137"/></StgValue>
</operation>

<operation id="4403" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.137:6  %sum_137_cast = zext i17 %sum_137 to i32

]]></Node>
<StgValue><ssdm name="sum_137_cast"/></StgValue>
</operation>

<operation id="4404" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.137:7  %Input_addr_141 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_137_cast

]]></Node>
<StgValue><ssdm name="Input_addr_141"/></StgValue>
</operation>

<operation id="4405" st_id="416" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.137:8  %Input_load_141 = load i8* %Input_addr_141, align 1

]]></Node>
<StgValue><ssdm name="Input_load_141"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="4406" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.137:0  %Average_2_136 = phi i8 [ %Average_137_cast, %140 ], [ %Input_load_139, %._crit_edge.136 ]

]]></Node>
<StgValue><ssdm name="Average_2_136"/></StgValue>
</operation>

<operation id="4407" st_id="417" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.137:2  %Diff_136 = sub i8 %Input_load_140, %Average_2_136

]]></Node>
<StgValue><ssdm name="Diff_136"/></StgValue>
</operation>

<operation id="4408" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.137:3  %Output_addr_137 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_136_cast

]]></Node>
<StgValue><ssdm name="Output_addr_137"/></StgValue>
</operation>

<operation id="4409" st_id="417" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.137:4  store i8 %Diff_136, i8* %Output_addr_137, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4410" st_id="417" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.137:8  %Input_load_141 = load i8* %Input_addr_141, align 1

]]></Node>
<StgValue><ssdm name="Input_load_141"/></StgValue>
</operation>

<operation id="4411" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.137:9  br i1 %tmp, label %141, label %._crit_edge.138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4412" st_id="417" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225933">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_137 = load i8* %buffer_addr_138, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_137"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="4413" st_id="418" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_137 = load i8* %buffer_addr_138, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_137"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="4414" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_137_cast = zext i8 %buffer_load_137 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_137_cast"/></StgValue>
</operation>

<operation id="4415" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_137_cast = zext i8 %Input_load_140 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_137_cast"/></StgValue>
</operation>

<operation id="4416" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_137 = add i9 %tmp_5_137_cast, %tmp_6_137_cast

]]></Node>
<StgValue><ssdm name="tmp_7_137"/></StgValue>
</operation>

<operation id="4417" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_138_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_137, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_138_cast"/></StgValue>
</operation>

<operation id="4418" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4419" st_id="419" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.138:1  store i8 %Input_load_140, i8* %buffer_addr_137, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4420" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.138:5  %sum_138 = add i17 %phi_mul, 139

]]></Node>
<StgValue><ssdm name="sum_138"/></StgValue>
</operation>

<operation id="4421" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.138:6  %sum_138_cast = zext i17 %sum_138 to i32

]]></Node>
<StgValue><ssdm name="sum_138_cast"/></StgValue>
</operation>

<operation id="4422" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.138:7  %Input_addr_142 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_138_cast

]]></Node>
<StgValue><ssdm name="Input_addr_142"/></StgValue>
</operation>

<operation id="4423" st_id="419" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.138:8  %Input_load_142 = load i8* %Input_addr_142, align 1

]]></Node>
<StgValue><ssdm name="Input_load_142"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="4424" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.138:0  %Average_2_137 = phi i8 [ %Average_138_cast, %141 ], [ %Input_load_140, %._crit_edge.137 ]

]]></Node>
<StgValue><ssdm name="Average_2_137"/></StgValue>
</operation>

<operation id="4425" st_id="420" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.138:2  %Diff_137 = sub i8 %Input_load_141, %Average_2_137

]]></Node>
<StgValue><ssdm name="Diff_137"/></StgValue>
</operation>

<operation id="4426" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.138:3  %Output_addr_138 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_137_cast

]]></Node>
<StgValue><ssdm name="Output_addr_138"/></StgValue>
</operation>

<operation id="4427" st_id="420" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.138:4  store i8 %Diff_137, i8* %Output_addr_138, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4428" st_id="420" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.138:8  %Input_load_142 = load i8* %Input_addr_142, align 1

]]></Node>
<StgValue><ssdm name="Input_load_142"/></StgValue>
</operation>

<operation id="4429" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.138:9  br i1 %tmp, label %142, label %._crit_edge.139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4430" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225938">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_138 = load i8* %buffer_addr_139, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_138"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="4431" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_138 = load i8* %buffer_addr_139, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_138"/></StgValue>
</operation>

<operation id="4432" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_138_cast = zext i8 %buffer_load_138 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_138_cast"/></StgValue>
</operation>

<operation id="4433" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_138_cast = zext i8 %Input_load_141 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_138_cast"/></StgValue>
</operation>

<operation id="4434" st_id="421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_138 = add i9 %tmp_5_138_cast, %tmp_6_138_cast

]]></Node>
<StgValue><ssdm name="tmp_7_138"/></StgValue>
</operation>

<operation id="4435" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_139_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_138, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_139_cast"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="4436" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225940">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4437" st_id="422" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.139:1  store i8 %Input_load_141, i8* %buffer_addr_138, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4438" st_id="422" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.139:5  %sum_139 = add i17 %phi_mul, 140

]]></Node>
<StgValue><ssdm name="sum_139"/></StgValue>
</operation>

<operation id="4439" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.139:6  %sum_139_cast = zext i17 %sum_139 to i32

]]></Node>
<StgValue><ssdm name="sum_139_cast"/></StgValue>
</operation>

<operation id="4440" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.139:7  %Input_addr_143 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_139_cast

]]></Node>
<StgValue><ssdm name="Input_addr_143"/></StgValue>
</operation>

<operation id="4441" st_id="422" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.139:8  %Input_load_143 = load i8* %Input_addr_143, align 1

]]></Node>
<StgValue><ssdm name="Input_load_143"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="4442" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.139:0  %Average_2_138 = phi i8 [ %Average_139_cast, %142 ], [ %Input_load_141, %._crit_edge.138 ]

]]></Node>
<StgValue><ssdm name="Average_2_138"/></StgValue>
</operation>

<operation id="4443" st_id="423" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.139:2  %Diff_138 = sub i8 %Input_load_142, %Average_2_138

]]></Node>
<StgValue><ssdm name="Diff_138"/></StgValue>
</operation>

<operation id="4444" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.139:3  %Output_addr_139 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_138_cast

]]></Node>
<StgValue><ssdm name="Output_addr_139"/></StgValue>
</operation>

<operation id="4445" st_id="423" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.139:4  store i8 %Diff_138, i8* %Output_addr_139, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4446" st_id="423" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.139:8  %Input_load_143 = load i8* %Input_addr_143, align 1

]]></Node>
<StgValue><ssdm name="Input_load_143"/></StgValue>
</operation>

<operation id="4447" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.139:9  br i1 %tmp, label %143, label %._crit_edge.140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4448" st_id="423" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225943">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_139 = load i8* %buffer_addr_140, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_139"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="4449" st_id="424" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_139 = load i8* %buffer_addr_140, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_139"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="4450" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_139_cast = zext i8 %buffer_load_139 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_139_cast"/></StgValue>
</operation>

<operation id="4451" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_139_cast = zext i8 %Input_load_142 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_139_cast"/></StgValue>
</operation>

<operation id="4452" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_139 = add i9 %tmp_5_139_cast, %tmp_6_139_cast

]]></Node>
<StgValue><ssdm name="tmp_7_139"/></StgValue>
</operation>

<operation id="4453" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_140_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_139, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_140_cast"/></StgValue>
</operation>

<operation id="4454" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4455" st_id="425" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.140:1  store i8 %Input_load_142, i8* %buffer_addr_139, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4456" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.140:5  %sum_140 = add i17 %phi_mul, 141

]]></Node>
<StgValue><ssdm name="sum_140"/></StgValue>
</operation>

<operation id="4457" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.140:6  %sum_140_cast = zext i17 %sum_140 to i32

]]></Node>
<StgValue><ssdm name="sum_140_cast"/></StgValue>
</operation>

<operation id="4458" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.140:7  %Input_addr_144 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_140_cast

]]></Node>
<StgValue><ssdm name="Input_addr_144"/></StgValue>
</operation>

<operation id="4459" st_id="425" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.140:8  %Input_load_144 = load i8* %Input_addr_144, align 1

]]></Node>
<StgValue><ssdm name="Input_load_144"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="4460" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.140:0  %Average_2_139 = phi i8 [ %Average_140_cast, %143 ], [ %Input_load_142, %._crit_edge.139 ]

]]></Node>
<StgValue><ssdm name="Average_2_139"/></StgValue>
</operation>

<operation id="4461" st_id="426" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.140:2  %Diff_139 = sub i8 %Input_load_143, %Average_2_139

]]></Node>
<StgValue><ssdm name="Diff_139"/></StgValue>
</operation>

<operation id="4462" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.140:3  %Output_addr_140 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_139_cast

]]></Node>
<StgValue><ssdm name="Output_addr_140"/></StgValue>
</operation>

<operation id="4463" st_id="426" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.140:4  store i8 %Diff_139, i8* %Output_addr_140, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4464" st_id="426" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.140:8  %Input_load_144 = load i8* %Input_addr_144, align 1

]]></Node>
<StgValue><ssdm name="Input_load_144"/></StgValue>
</operation>

<operation id="4465" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.140:9  br i1 %tmp, label %144, label %._crit_edge.141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4466" st_id="426" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225948">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_140 = load i8* %buffer_addr_141, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_140"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="4467" st_id="427" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_140 = load i8* %buffer_addr_141, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_140"/></StgValue>
</operation>

<operation id="4468" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_140_cast = zext i8 %buffer_load_140 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_140_cast"/></StgValue>
</operation>

<operation id="4469" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_140_cast = zext i8 %Input_load_143 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_140_cast"/></StgValue>
</operation>

<operation id="4470" st_id="427" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_140 = add i9 %tmp_5_140_cast, %tmp_6_140_cast

]]></Node>
<StgValue><ssdm name="tmp_7_140"/></StgValue>
</operation>

<operation id="4471" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_141_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_140, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_141_cast"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="4472" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225950">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4473" st_id="428" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.141:1  store i8 %Input_load_143, i8* %buffer_addr_140, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4474" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.141:5  %sum_141 = add i17 %phi_mul, 142

]]></Node>
<StgValue><ssdm name="sum_141"/></StgValue>
</operation>

<operation id="4475" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.141:6  %sum_141_cast = zext i17 %sum_141 to i32

]]></Node>
<StgValue><ssdm name="sum_141_cast"/></StgValue>
</operation>

<operation id="4476" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.141:7  %Input_addr_145 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_141_cast

]]></Node>
<StgValue><ssdm name="Input_addr_145"/></StgValue>
</operation>

<operation id="4477" st_id="428" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.141:8  %Input_load_145 = load i8* %Input_addr_145, align 1

]]></Node>
<StgValue><ssdm name="Input_load_145"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="4478" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.141:0  %Average_2_140 = phi i8 [ %Average_141_cast, %144 ], [ %Input_load_143, %._crit_edge.140 ]

]]></Node>
<StgValue><ssdm name="Average_2_140"/></StgValue>
</operation>

<operation id="4479" st_id="429" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.141:2  %Diff_140 = sub i8 %Input_load_144, %Average_2_140

]]></Node>
<StgValue><ssdm name="Diff_140"/></StgValue>
</operation>

<operation id="4480" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.141:3  %Output_addr_141 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_140_cast

]]></Node>
<StgValue><ssdm name="Output_addr_141"/></StgValue>
</operation>

<operation id="4481" st_id="429" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.141:4  store i8 %Diff_140, i8* %Output_addr_141, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4482" st_id="429" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.141:8  %Input_load_145 = load i8* %Input_addr_145, align 1

]]></Node>
<StgValue><ssdm name="Input_load_145"/></StgValue>
</operation>

<operation id="4483" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.141:9  br i1 %tmp, label %145, label %._crit_edge.142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4484" st_id="429" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225953">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_141 = load i8* %buffer_addr_142, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_141"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="4485" st_id="430" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_141 = load i8* %buffer_addr_142, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_141"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="4486" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_141_cast = zext i8 %buffer_load_141 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_141_cast"/></StgValue>
</operation>

<operation id="4487" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_141_cast = zext i8 %Input_load_144 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_141_cast"/></StgValue>
</operation>

<operation id="4488" st_id="431" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_141 = add i9 %tmp_5_141_cast, %tmp_6_141_cast

]]></Node>
<StgValue><ssdm name="tmp_7_141"/></StgValue>
</operation>

<operation id="4489" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_142_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_141, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_142_cast"/></StgValue>
</operation>

<operation id="4490" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4491" st_id="431" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.142:1  store i8 %Input_load_144, i8* %buffer_addr_141, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4492" st_id="431" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.142:5  %sum_142 = add i17 %phi_mul, 143

]]></Node>
<StgValue><ssdm name="sum_142"/></StgValue>
</operation>

<operation id="4493" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.142:6  %sum_142_cast = zext i17 %sum_142 to i32

]]></Node>
<StgValue><ssdm name="sum_142_cast"/></StgValue>
</operation>

<operation id="4494" st_id="431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.142:7  %Input_addr_146 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_142_cast

]]></Node>
<StgValue><ssdm name="Input_addr_146"/></StgValue>
</operation>

<operation id="4495" st_id="431" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.142:8  %Input_load_146 = load i8* %Input_addr_146, align 1

]]></Node>
<StgValue><ssdm name="Input_load_146"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="4496" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.142:0  %Average_2_141 = phi i8 [ %Average_142_cast, %145 ], [ %Input_load_144, %._crit_edge.141 ]

]]></Node>
<StgValue><ssdm name="Average_2_141"/></StgValue>
</operation>

<operation id="4497" st_id="432" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.142:2  %Diff_141 = sub i8 %Input_load_145, %Average_2_141

]]></Node>
<StgValue><ssdm name="Diff_141"/></StgValue>
</operation>

<operation id="4498" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.142:3  %Output_addr_142 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_141_cast

]]></Node>
<StgValue><ssdm name="Output_addr_142"/></StgValue>
</operation>

<operation id="4499" st_id="432" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.142:4  store i8 %Diff_141, i8* %Output_addr_142, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4500" st_id="432" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.142:8  %Input_load_146 = load i8* %Input_addr_146, align 1

]]></Node>
<StgValue><ssdm name="Input_load_146"/></StgValue>
</operation>

<operation id="4501" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.142:9  br i1 %tmp, label %146, label %._crit_edge.143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4502" st_id="432" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225958">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_142 = load i8* %buffer_addr_143, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_142"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="4503" st_id="433" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_142 = load i8* %buffer_addr_143, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_142"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="4504" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_142_cast = zext i8 %buffer_load_142 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_142_cast"/></StgValue>
</operation>

<operation id="4505" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_142_cast = zext i8 %Input_load_145 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_142_cast"/></StgValue>
</operation>

<operation id="4506" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_142 = add i9 %tmp_5_142_cast, %tmp_6_142_cast

]]></Node>
<StgValue><ssdm name="tmp_7_142"/></StgValue>
</operation>

<operation id="4507" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_143_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_142, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_143_cast"/></StgValue>
</operation>

<operation id="4508" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4509" st_id="434" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.143:1  store i8 %Input_load_145, i8* %buffer_addr_142, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4510" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.143:5  %sum_143 = add i17 %phi_mul, 144

]]></Node>
<StgValue><ssdm name="sum_143"/></StgValue>
</operation>

<operation id="4511" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.143:6  %sum_143_cast = zext i17 %sum_143 to i32

]]></Node>
<StgValue><ssdm name="sum_143_cast"/></StgValue>
</operation>

<operation id="4512" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.143:7  %Input_addr_147 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_143_cast

]]></Node>
<StgValue><ssdm name="Input_addr_147"/></StgValue>
</operation>

<operation id="4513" st_id="434" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.143:8  %Input_load_147 = load i8* %Input_addr_147, align 1

]]></Node>
<StgValue><ssdm name="Input_load_147"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="4514" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.143:0  %Average_2_142 = phi i8 [ %Average_143_cast, %146 ], [ %Input_load_145, %._crit_edge.142 ]

]]></Node>
<StgValue><ssdm name="Average_2_142"/></StgValue>
</operation>

<operation id="4515" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.143:2  %Diff_142 = sub i8 %Input_load_146, %Average_2_142

]]></Node>
<StgValue><ssdm name="Diff_142"/></StgValue>
</operation>

<operation id="4516" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.143:3  %Output_addr_143 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_142_cast

]]></Node>
<StgValue><ssdm name="Output_addr_143"/></StgValue>
</operation>

<operation id="4517" st_id="435" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.143:4  store i8 %Diff_142, i8* %Output_addr_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4518" st_id="435" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.143:8  %Input_load_147 = load i8* %Input_addr_147, align 1

]]></Node>
<StgValue><ssdm name="Input_load_147"/></StgValue>
</operation>

<operation id="4519" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.143:9  br i1 %tmp, label %147, label %._crit_edge.144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4520" st_id="435" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225963">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_143 = load i8* %buffer_addr_144, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_143"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="4521" st_id="436" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_143 = load i8* %buffer_addr_144, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_143"/></StgValue>
</operation>

<operation id="4522" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_143_cast = zext i8 %buffer_load_143 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_143_cast"/></StgValue>
</operation>

<operation id="4523" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_143_cast = zext i8 %Input_load_146 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_143_cast"/></StgValue>
</operation>

<operation id="4524" st_id="436" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_143 = add i9 %tmp_5_143_cast, %tmp_6_143_cast

]]></Node>
<StgValue><ssdm name="tmp_7_143"/></StgValue>
</operation>

<operation id="4525" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_144_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_143, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_144_cast"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="4526" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225965">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4527" st_id="437" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.144:1  store i8 %Input_load_146, i8* %buffer_addr_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4528" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.144:5  %sum_144 = add i17 %phi_mul, 145

]]></Node>
<StgValue><ssdm name="sum_144"/></StgValue>
</operation>

<operation id="4529" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.144:6  %sum_144_cast = zext i17 %sum_144 to i32

]]></Node>
<StgValue><ssdm name="sum_144_cast"/></StgValue>
</operation>

<operation id="4530" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.144:7  %Input_addr_148 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_144_cast

]]></Node>
<StgValue><ssdm name="Input_addr_148"/></StgValue>
</operation>

<operation id="4531" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.144:8  %Input_load_148 = load i8* %Input_addr_148, align 1

]]></Node>
<StgValue><ssdm name="Input_load_148"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="4532" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.144:0  %Average_2_143 = phi i8 [ %Average_144_cast, %147 ], [ %Input_load_146, %._crit_edge.143 ]

]]></Node>
<StgValue><ssdm name="Average_2_143"/></StgValue>
</operation>

<operation id="4533" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.144:2  %Diff_143 = sub i8 %Input_load_147, %Average_2_143

]]></Node>
<StgValue><ssdm name="Diff_143"/></StgValue>
</operation>

<operation id="4534" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.144:3  %Output_addr_144 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_143_cast

]]></Node>
<StgValue><ssdm name="Output_addr_144"/></StgValue>
</operation>

<operation id="4535" st_id="438" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.144:4  store i8 %Diff_143, i8* %Output_addr_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4536" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.144:8  %Input_load_148 = load i8* %Input_addr_148, align 1

]]></Node>
<StgValue><ssdm name="Input_load_148"/></StgValue>
</operation>

<operation id="4537" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.144:9  br i1 %tmp, label %148, label %._crit_edge.145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4538" st_id="438" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225968">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_144 = load i8* %buffer_addr_145, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_144"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="4539" st_id="439" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_144 = load i8* %buffer_addr_145, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_144"/></StgValue>
</operation>

<operation id="4540" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_144_cast = zext i8 %buffer_load_144 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_144_cast"/></StgValue>
</operation>

<operation id="4541" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_144_cast = zext i8 %Input_load_147 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_144_cast"/></StgValue>
</operation>

<operation id="4542" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_144 = add i9 %tmp_5_144_cast, %tmp_6_144_cast

]]></Node>
<StgValue><ssdm name="tmp_7_144"/></StgValue>
</operation>

<operation id="4543" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_145_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_144, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_145_cast"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="4544" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225970">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4545" st_id="440" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.145:1  store i8 %Input_load_147, i8* %buffer_addr_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4546" st_id="440" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.145:5  %sum_145 = add i17 %phi_mul, 146

]]></Node>
<StgValue><ssdm name="sum_145"/></StgValue>
</operation>

<operation id="4547" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.145:6  %sum_145_cast = zext i17 %sum_145 to i32

]]></Node>
<StgValue><ssdm name="sum_145_cast"/></StgValue>
</operation>

<operation id="4548" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.145:7  %Input_addr_149 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_145_cast

]]></Node>
<StgValue><ssdm name="Input_addr_149"/></StgValue>
</operation>

<operation id="4549" st_id="440" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.145:8  %Input_load_149 = load i8* %Input_addr_149, align 1

]]></Node>
<StgValue><ssdm name="Input_load_149"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="4550" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.145:0  %Average_2_144 = phi i8 [ %Average_145_cast, %148 ], [ %Input_load_147, %._crit_edge.144 ]

]]></Node>
<StgValue><ssdm name="Average_2_144"/></StgValue>
</operation>

<operation id="4551" st_id="441" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.145:2  %Diff_144 = sub i8 %Input_load_148, %Average_2_144

]]></Node>
<StgValue><ssdm name="Diff_144"/></StgValue>
</operation>

<operation id="4552" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.145:3  %Output_addr_145 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_144_cast

]]></Node>
<StgValue><ssdm name="Output_addr_145"/></StgValue>
</operation>

<operation id="4553" st_id="441" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.145:4  store i8 %Diff_144, i8* %Output_addr_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4554" st_id="441" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.145:8  %Input_load_149 = load i8* %Input_addr_149, align 1

]]></Node>
<StgValue><ssdm name="Input_load_149"/></StgValue>
</operation>

<operation id="4555" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.145:9  br i1 %tmp, label %149, label %._crit_edge.146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4556" st_id="441" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225973">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_145 = load i8* %buffer_addr_146, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_145"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="4557" st_id="442" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_145 = load i8* %buffer_addr_146, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_145"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="4558" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_145_cast = zext i8 %buffer_load_145 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_145_cast"/></StgValue>
</operation>

<operation id="4559" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_145_cast = zext i8 %Input_load_148 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_145_cast"/></StgValue>
</operation>

<operation id="4560" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_145 = add i9 %tmp_5_145_cast, %tmp_6_145_cast

]]></Node>
<StgValue><ssdm name="tmp_7_145"/></StgValue>
</operation>

<operation id="4561" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_146_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_145, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_146_cast"/></StgValue>
</operation>

<operation id="4562" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4563" st_id="443" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.146:1  store i8 %Input_load_148, i8* %buffer_addr_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4564" st_id="443" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.146:5  %sum_146 = add i17 %phi_mul, 147

]]></Node>
<StgValue><ssdm name="sum_146"/></StgValue>
</operation>

<operation id="4565" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.146:6  %sum_146_cast = zext i17 %sum_146 to i32

]]></Node>
<StgValue><ssdm name="sum_146_cast"/></StgValue>
</operation>

<operation id="4566" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.146:7  %Input_addr_150 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_146_cast

]]></Node>
<StgValue><ssdm name="Input_addr_150"/></StgValue>
</operation>

<operation id="4567" st_id="443" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.146:8  %Input_load_150 = load i8* %Input_addr_150, align 1

]]></Node>
<StgValue><ssdm name="Input_load_150"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="4568" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.146:0  %Average_2_145 = phi i8 [ %Average_146_cast, %149 ], [ %Input_load_148, %._crit_edge.145 ]

]]></Node>
<StgValue><ssdm name="Average_2_145"/></StgValue>
</operation>

<operation id="4569" st_id="444" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.146:2  %Diff_145 = sub i8 %Input_load_149, %Average_2_145

]]></Node>
<StgValue><ssdm name="Diff_145"/></StgValue>
</operation>

<operation id="4570" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.146:3  %Output_addr_146 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_145_cast

]]></Node>
<StgValue><ssdm name="Output_addr_146"/></StgValue>
</operation>

<operation id="4571" st_id="444" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.146:4  store i8 %Diff_145, i8* %Output_addr_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4572" st_id="444" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.146:8  %Input_load_150 = load i8* %Input_addr_150, align 1

]]></Node>
<StgValue><ssdm name="Input_load_150"/></StgValue>
</operation>

<operation id="4573" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.146:9  br i1 %tmp, label %150, label %._crit_edge.147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4574" st_id="444" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225978">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_146 = load i8* %buffer_addr_147, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_146"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="4575" st_id="445" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_146 = load i8* %buffer_addr_147, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_146"/></StgValue>
</operation>

<operation id="4576" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_146_cast = zext i8 %buffer_load_146 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_146_cast"/></StgValue>
</operation>

<operation id="4577" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_146_cast = zext i8 %Input_load_149 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_146_cast"/></StgValue>
</operation>

<operation id="4578" st_id="445" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_146 = add i9 %tmp_5_146_cast, %tmp_6_146_cast

]]></Node>
<StgValue><ssdm name="tmp_7_146"/></StgValue>
</operation>

<operation id="4579" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_147_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_146, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_147_cast"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="4580" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225980">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4581" st_id="446" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.147:1  store i8 %Input_load_149, i8* %buffer_addr_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4582" st_id="446" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.147:5  %sum_147 = add i17 %phi_mul, 148

]]></Node>
<StgValue><ssdm name="sum_147"/></StgValue>
</operation>

<operation id="4583" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.147:6  %sum_147_cast = zext i17 %sum_147 to i32

]]></Node>
<StgValue><ssdm name="sum_147_cast"/></StgValue>
</operation>

<operation id="4584" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.147:7  %Input_addr_151 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_147_cast

]]></Node>
<StgValue><ssdm name="Input_addr_151"/></StgValue>
</operation>

<operation id="4585" st_id="446" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.147:8  %Input_load_151 = load i8* %Input_addr_151, align 1

]]></Node>
<StgValue><ssdm name="Input_load_151"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="4586" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.147:0  %Average_2_146 = phi i8 [ %Average_147_cast, %150 ], [ %Input_load_149, %._crit_edge.146 ]

]]></Node>
<StgValue><ssdm name="Average_2_146"/></StgValue>
</operation>

<operation id="4587" st_id="447" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.147:2  %Diff_146 = sub i8 %Input_load_150, %Average_2_146

]]></Node>
<StgValue><ssdm name="Diff_146"/></StgValue>
</operation>

<operation id="4588" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.147:3  %Output_addr_147 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_146_cast

]]></Node>
<StgValue><ssdm name="Output_addr_147"/></StgValue>
</operation>

<operation id="4589" st_id="447" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.147:4  store i8 %Diff_146, i8* %Output_addr_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4590" st_id="447" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.147:8  %Input_load_151 = load i8* %Input_addr_151, align 1

]]></Node>
<StgValue><ssdm name="Input_load_151"/></StgValue>
</operation>

<operation id="4591" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.147:9  br i1 %tmp, label %151, label %._crit_edge.148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4592" st_id="447" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225983">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_147 = load i8* %buffer_addr_148, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_147"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="4593" st_id="448" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_147 = load i8* %buffer_addr_148, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_147"/></StgValue>
</operation>

<operation id="4594" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_147_cast = zext i8 %buffer_load_147 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_147_cast"/></StgValue>
</operation>

<operation id="4595" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_147_cast = zext i8 %Input_load_150 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_147_cast"/></StgValue>
</operation>

<operation id="4596" st_id="448" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_147 = add i9 %tmp_5_147_cast, %tmp_6_147_cast

]]></Node>
<StgValue><ssdm name="tmp_7_147"/></StgValue>
</operation>

<operation id="4597" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_148_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_147, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_148_cast"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="4598" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225985">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4599" st_id="449" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.148:1  store i8 %Input_load_150, i8* %buffer_addr_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4600" st_id="449" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.148:5  %sum_148 = add i17 %phi_mul, 149

]]></Node>
<StgValue><ssdm name="sum_148"/></StgValue>
</operation>

<operation id="4601" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.148:6  %sum_148_cast = zext i17 %sum_148 to i32

]]></Node>
<StgValue><ssdm name="sum_148_cast"/></StgValue>
</operation>

<operation id="4602" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.148:7  %Input_addr_152 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_148_cast

]]></Node>
<StgValue><ssdm name="Input_addr_152"/></StgValue>
</operation>

<operation id="4603" st_id="449" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.148:8  %Input_load_152 = load i8* %Input_addr_152, align 1

]]></Node>
<StgValue><ssdm name="Input_load_152"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="4604" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.148:0  %Average_2_147 = phi i8 [ %Average_148_cast, %151 ], [ %Input_load_150, %._crit_edge.147 ]

]]></Node>
<StgValue><ssdm name="Average_2_147"/></StgValue>
</operation>

<operation id="4605" st_id="450" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.148:2  %Diff_147 = sub i8 %Input_load_151, %Average_2_147

]]></Node>
<StgValue><ssdm name="Diff_147"/></StgValue>
</operation>

<operation id="4606" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.148:3  %Output_addr_148 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_147_cast

]]></Node>
<StgValue><ssdm name="Output_addr_148"/></StgValue>
</operation>

<operation id="4607" st_id="450" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.148:4  store i8 %Diff_147, i8* %Output_addr_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4608" st_id="450" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.148:8  %Input_load_152 = load i8* %Input_addr_152, align 1

]]></Node>
<StgValue><ssdm name="Input_load_152"/></StgValue>
</operation>

<operation id="4609" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.148:9  br i1 %tmp, label %152, label %._crit_edge.149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4610" st_id="450" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225988">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_148 = load i8* %buffer_addr_149, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_148"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="4611" st_id="451" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_148 = load i8* %buffer_addr_149, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_148"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="4612" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_148_cast = zext i8 %buffer_load_148 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_148_cast"/></StgValue>
</operation>

<operation id="4613" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_148_cast = zext i8 %Input_load_151 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_148_cast"/></StgValue>
</operation>

<operation id="4614" st_id="452" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_148 = add i9 %tmp_5_148_cast, %tmp_6_148_cast

]]></Node>
<StgValue><ssdm name="tmp_7_148"/></StgValue>
</operation>

<operation id="4615" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_149_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_148, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_149_cast"/></StgValue>
</operation>

<operation id="4616" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4617" st_id="452" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.149:1  store i8 %Input_load_151, i8* %buffer_addr_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4618" st_id="452" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.149:5  %sum_149 = add i17 %phi_mul, 150

]]></Node>
<StgValue><ssdm name="sum_149"/></StgValue>
</operation>

<operation id="4619" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.149:6  %sum_149_cast = zext i17 %sum_149 to i32

]]></Node>
<StgValue><ssdm name="sum_149_cast"/></StgValue>
</operation>

<operation id="4620" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.149:7  %Input_addr_153 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_149_cast

]]></Node>
<StgValue><ssdm name="Input_addr_153"/></StgValue>
</operation>

<operation id="4621" st_id="452" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.149:8  %Input_load_153 = load i8* %Input_addr_153, align 1

]]></Node>
<StgValue><ssdm name="Input_load_153"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="4622" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.149:0  %Average_2_148 = phi i8 [ %Average_149_cast, %152 ], [ %Input_load_151, %._crit_edge.148 ]

]]></Node>
<StgValue><ssdm name="Average_2_148"/></StgValue>
</operation>

<operation id="4623" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.149:2  %Diff_148 = sub i8 %Input_load_152, %Average_2_148

]]></Node>
<StgValue><ssdm name="Diff_148"/></StgValue>
</operation>

<operation id="4624" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.149:3  %Output_addr_149 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_148_cast

]]></Node>
<StgValue><ssdm name="Output_addr_149"/></StgValue>
</operation>

<operation id="4625" st_id="453" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.149:4  store i8 %Diff_148, i8* %Output_addr_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4626" st_id="453" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.149:8  %Input_load_153 = load i8* %Input_addr_153, align 1

]]></Node>
<StgValue><ssdm name="Input_load_153"/></StgValue>
</operation>

<operation id="4627" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.149:9  br i1 %tmp, label %153, label %._crit_edge.150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4628" st_id="453" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225993">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_149 = load i8* %buffer_addr_150, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_149"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="4629" st_id="454" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_149 = load i8* %buffer_addr_150, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_149"/></StgValue>
</operation>

<operation id="4630" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_149_cast = zext i8 %buffer_load_149 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_149_cast"/></StgValue>
</operation>

<operation id="4631" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_149_cast = zext i8 %Input_load_152 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_149_cast"/></StgValue>
</operation>

<operation id="4632" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_149 = add i9 %tmp_5_149_cast, %tmp_6_149_cast

]]></Node>
<StgValue><ssdm name="tmp_7_149"/></StgValue>
</operation>

<operation id="4633" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_150_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_149, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_150_cast"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="4634" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225995">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4635" st_id="455" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.150:1  store i8 %Input_load_152, i8* %buffer_addr_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4636" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.150:5  %sum_150 = add i17 %phi_mul, 151

]]></Node>
<StgValue><ssdm name="sum_150"/></StgValue>
</operation>

<operation id="4637" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.150:6  %sum_150_cast = zext i17 %sum_150 to i32

]]></Node>
<StgValue><ssdm name="sum_150_cast"/></StgValue>
</operation>

<operation id="4638" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.150:7  %Input_addr_154 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_150_cast

]]></Node>
<StgValue><ssdm name="Input_addr_154"/></StgValue>
</operation>

<operation id="4639" st_id="455" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.150:8  %Input_load_154 = load i8* %Input_addr_154, align 1

]]></Node>
<StgValue><ssdm name="Input_load_154"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="4640" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.150:0  %Average_2_149 = phi i8 [ %Average_150_cast, %153 ], [ %Input_load_152, %._crit_edge.149 ]

]]></Node>
<StgValue><ssdm name="Average_2_149"/></StgValue>
</operation>

<operation id="4641" st_id="456" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.150:2  %Diff_149 = sub i8 %Input_load_153, %Average_2_149

]]></Node>
<StgValue><ssdm name="Diff_149"/></StgValue>
</operation>

<operation id="4642" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.150:3  %Output_addr_150 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_149_cast

]]></Node>
<StgValue><ssdm name="Output_addr_150"/></StgValue>
</operation>

<operation id="4643" st_id="456" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.150:4  store i8 %Diff_149, i8* %Output_addr_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4644" st_id="456" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.150:8  %Input_load_154 = load i8* %Input_addr_154, align 1

]]></Node>
<StgValue><ssdm name="Input_load_154"/></StgValue>
</operation>

<operation id="4645" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.150:9  br i1 %tmp, label %154, label %._crit_edge.151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4646" st_id="456" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225998">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_150 = load i8* %buffer_addr_151, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_150"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="4647" st_id="457" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_150 = load i8* %buffer_addr_151, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_150"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="4648" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226000">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_150_cast = zext i8 %buffer_load_150 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_150_cast"/></StgValue>
</operation>

<operation id="4649" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226000">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_150_cast = zext i8 %Input_load_153 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_150_cast"/></StgValue>
</operation>

<operation id="4650" st_id="458" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226000">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_150 = add i9 %tmp_5_150_cast, %tmp_6_150_cast

]]></Node>
<StgValue><ssdm name="tmp_7_150"/></StgValue>
</operation>

<operation id="4651" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226000">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_151_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_150, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_151_cast"/></StgValue>
</operation>

<operation id="4652" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226000">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4653" st_id="458" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.151:1  store i8 %Input_load_153, i8* %buffer_addr_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4654" st_id="458" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.151:5  %sum_151 = add i17 %phi_mul, 152

]]></Node>
<StgValue><ssdm name="sum_151"/></StgValue>
</operation>

<operation id="4655" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.151:6  %sum_151_cast = zext i17 %sum_151 to i32

]]></Node>
<StgValue><ssdm name="sum_151_cast"/></StgValue>
</operation>

<operation id="4656" st_id="458" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.151:7  %Input_addr_155 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_151_cast

]]></Node>
<StgValue><ssdm name="Input_addr_155"/></StgValue>
</operation>

<operation id="4657" st_id="458" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.151:8  %Input_load_155 = load i8* %Input_addr_155, align 1

]]></Node>
<StgValue><ssdm name="Input_load_155"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="4658" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.151:0  %Average_2_150 = phi i8 [ %Average_151_cast, %154 ], [ %Input_load_153, %._crit_edge.150 ]

]]></Node>
<StgValue><ssdm name="Average_2_150"/></StgValue>
</operation>

<operation id="4659" st_id="459" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.151:2  %Diff_150 = sub i8 %Input_load_154, %Average_2_150

]]></Node>
<StgValue><ssdm name="Diff_150"/></StgValue>
</operation>

<operation id="4660" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.151:3  %Output_addr_151 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_150_cast

]]></Node>
<StgValue><ssdm name="Output_addr_151"/></StgValue>
</operation>

<operation id="4661" st_id="459" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.151:4  store i8 %Diff_150, i8* %Output_addr_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4662" st_id="459" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.151:8  %Input_load_155 = load i8* %Input_addr_155, align 1

]]></Node>
<StgValue><ssdm name="Input_load_155"/></StgValue>
</operation>

<operation id="4663" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.151:9  br i1 %tmp, label %155, label %._crit_edge.152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4664" st_id="459" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226003">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_151 = load i8* %buffer_addr_152, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_151"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="4665" st_id="460" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_151 = load i8* %buffer_addr_152, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_151"/></StgValue>
</operation>

<operation id="4666" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_151_cast = zext i8 %buffer_load_151 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_151_cast"/></StgValue>
</operation>

<operation id="4667" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_151_cast = zext i8 %Input_load_154 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_151_cast"/></StgValue>
</operation>

<operation id="4668" st_id="460" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_151 = add i9 %tmp_5_151_cast, %tmp_6_151_cast

]]></Node>
<StgValue><ssdm name="tmp_7_151"/></StgValue>
</operation>

<operation id="4669" st_id="460" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_152_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_151, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_152_cast"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="4670" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226005">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4671" st_id="461" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.152:1  store i8 %Input_load_154, i8* %buffer_addr_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4672" st_id="461" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.152:5  %sum_152 = add i17 %phi_mul, 153

]]></Node>
<StgValue><ssdm name="sum_152"/></StgValue>
</operation>

<operation id="4673" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.152:6  %sum_152_cast = zext i17 %sum_152 to i32

]]></Node>
<StgValue><ssdm name="sum_152_cast"/></StgValue>
</operation>

<operation id="4674" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.152:7  %Input_addr_156 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_152_cast

]]></Node>
<StgValue><ssdm name="Input_addr_156"/></StgValue>
</operation>

<operation id="4675" st_id="461" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.152:8  %Input_load_156 = load i8* %Input_addr_156, align 1

]]></Node>
<StgValue><ssdm name="Input_load_156"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="4676" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.152:0  %Average_2_151 = phi i8 [ %Average_152_cast, %155 ], [ %Input_load_154, %._crit_edge.151 ]

]]></Node>
<StgValue><ssdm name="Average_2_151"/></StgValue>
</operation>

<operation id="4677" st_id="462" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.152:2  %Diff_151 = sub i8 %Input_load_155, %Average_2_151

]]></Node>
<StgValue><ssdm name="Diff_151"/></StgValue>
</operation>

<operation id="4678" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.152:3  %Output_addr_152 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_151_cast

]]></Node>
<StgValue><ssdm name="Output_addr_152"/></StgValue>
</operation>

<operation id="4679" st_id="462" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.152:4  store i8 %Diff_151, i8* %Output_addr_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4680" st_id="462" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.152:8  %Input_load_156 = load i8* %Input_addr_156, align 1

]]></Node>
<StgValue><ssdm name="Input_load_156"/></StgValue>
</operation>

<operation id="4681" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.152:9  br i1 %tmp, label %156, label %._crit_edge.153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4682" st_id="462" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226008">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_152 = load i8* %buffer_addr_153, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_152"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="4683" st_id="463" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_152 = load i8* %buffer_addr_153, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_152"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="4684" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_152_cast = zext i8 %buffer_load_152 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_152_cast"/></StgValue>
</operation>

<operation id="4685" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_152_cast = zext i8 %Input_load_155 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_152_cast"/></StgValue>
</operation>

<operation id="4686" st_id="464" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_152 = add i9 %tmp_5_152_cast, %tmp_6_152_cast

]]></Node>
<StgValue><ssdm name="tmp_7_152"/></StgValue>
</operation>

<operation id="4687" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_153_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_152, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_153_cast"/></StgValue>
</operation>

<operation id="4688" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4689" st_id="464" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.153:1  store i8 %Input_load_155, i8* %buffer_addr_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4690" st_id="464" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.153:5  %sum_153 = add i17 %phi_mul, 154

]]></Node>
<StgValue><ssdm name="sum_153"/></StgValue>
</operation>

<operation id="4691" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.153:6  %sum_153_cast = zext i17 %sum_153 to i32

]]></Node>
<StgValue><ssdm name="sum_153_cast"/></StgValue>
</operation>

<operation id="4692" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.153:7  %Input_addr_157 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_153_cast

]]></Node>
<StgValue><ssdm name="Input_addr_157"/></StgValue>
</operation>

<operation id="4693" st_id="464" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.153:8  %Input_load_157 = load i8* %Input_addr_157, align 1

]]></Node>
<StgValue><ssdm name="Input_load_157"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="4694" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.153:0  %Average_2_152 = phi i8 [ %Average_153_cast, %156 ], [ %Input_load_155, %._crit_edge.152 ]

]]></Node>
<StgValue><ssdm name="Average_2_152"/></StgValue>
</operation>

<operation id="4695" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.153:2  %Diff_152 = sub i8 %Input_load_156, %Average_2_152

]]></Node>
<StgValue><ssdm name="Diff_152"/></StgValue>
</operation>

<operation id="4696" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.153:3  %Output_addr_153 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_152_cast

]]></Node>
<StgValue><ssdm name="Output_addr_153"/></StgValue>
</operation>

<operation id="4697" st_id="465" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.153:4  store i8 %Diff_152, i8* %Output_addr_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4698" st_id="465" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.153:8  %Input_load_157 = load i8* %Input_addr_157, align 1

]]></Node>
<StgValue><ssdm name="Input_load_157"/></StgValue>
</operation>

<operation id="4699" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.153:9  br i1 %tmp, label %157, label %._crit_edge.154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4700" st_id="465" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226013">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_153 = load i8* %buffer_addr_154, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_153"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="4701" st_id="466" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_153 = load i8* %buffer_addr_154, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_153"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="4702" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_153_cast = zext i8 %buffer_load_153 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_153_cast"/></StgValue>
</operation>

<operation id="4703" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_153_cast = zext i8 %Input_load_156 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_153_cast"/></StgValue>
</operation>

<operation id="4704" st_id="467" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_153 = add i9 %tmp_5_153_cast, %tmp_6_153_cast

]]></Node>
<StgValue><ssdm name="tmp_7_153"/></StgValue>
</operation>

<operation id="4705" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_154_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_153, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_154_cast"/></StgValue>
</operation>

<operation id="4706" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4707" st_id="467" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.154:1  store i8 %Input_load_156, i8* %buffer_addr_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4708" st_id="467" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.154:5  %sum_154 = add i17 %phi_mul, 155

]]></Node>
<StgValue><ssdm name="sum_154"/></StgValue>
</operation>

<operation id="4709" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.154:6  %sum_154_cast = zext i17 %sum_154 to i32

]]></Node>
<StgValue><ssdm name="sum_154_cast"/></StgValue>
</operation>

<operation id="4710" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.154:7  %Input_addr_158 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_154_cast

]]></Node>
<StgValue><ssdm name="Input_addr_158"/></StgValue>
</operation>

<operation id="4711" st_id="467" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.154:8  %Input_load_158 = load i8* %Input_addr_158, align 1

]]></Node>
<StgValue><ssdm name="Input_load_158"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="4712" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.154:0  %Average_2_153 = phi i8 [ %Average_154_cast, %157 ], [ %Input_load_156, %._crit_edge.153 ]

]]></Node>
<StgValue><ssdm name="Average_2_153"/></StgValue>
</operation>

<operation id="4713" st_id="468" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.154:2  %Diff_153 = sub i8 %Input_load_157, %Average_2_153

]]></Node>
<StgValue><ssdm name="Diff_153"/></StgValue>
</operation>

<operation id="4714" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.154:3  %Output_addr_154 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_153_cast

]]></Node>
<StgValue><ssdm name="Output_addr_154"/></StgValue>
</operation>

<operation id="4715" st_id="468" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.154:4  store i8 %Diff_153, i8* %Output_addr_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4716" st_id="468" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.154:8  %Input_load_158 = load i8* %Input_addr_158, align 1

]]></Node>
<StgValue><ssdm name="Input_load_158"/></StgValue>
</operation>

<operation id="4717" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.154:9  br i1 %tmp, label %158, label %._crit_edge.155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4718" st_id="468" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226018">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_154 = load i8* %buffer_addr_155, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_154"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="4719" st_id="469" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_154 = load i8* %buffer_addr_155, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_154"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="4720" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226020">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_154_cast = zext i8 %buffer_load_154 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_154_cast"/></StgValue>
</operation>

<operation id="4721" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226020">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_154_cast = zext i8 %Input_load_157 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_154_cast"/></StgValue>
</operation>

<operation id="4722" st_id="470" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226020">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_154 = add i9 %tmp_5_154_cast, %tmp_6_154_cast

]]></Node>
<StgValue><ssdm name="tmp_7_154"/></StgValue>
</operation>

<operation id="4723" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226020">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_155_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_154, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_155_cast"/></StgValue>
</operation>

<operation id="4724" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226020">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4725" st_id="470" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.155:1  store i8 %Input_load_157, i8* %buffer_addr_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4726" st_id="470" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.155:5  %sum_155 = add i17 %phi_mul, 156

]]></Node>
<StgValue><ssdm name="sum_155"/></StgValue>
</operation>

<operation id="4727" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.155:6  %sum_155_cast = zext i17 %sum_155 to i32

]]></Node>
<StgValue><ssdm name="sum_155_cast"/></StgValue>
</operation>

<operation id="4728" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.155:7  %Input_addr_159 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_155_cast

]]></Node>
<StgValue><ssdm name="Input_addr_159"/></StgValue>
</operation>

<operation id="4729" st_id="470" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.155:8  %Input_load_159 = load i8* %Input_addr_159, align 1

]]></Node>
<StgValue><ssdm name="Input_load_159"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="4730" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.155:0  %Average_2_154 = phi i8 [ %Average_155_cast, %158 ], [ %Input_load_157, %._crit_edge.154 ]

]]></Node>
<StgValue><ssdm name="Average_2_154"/></StgValue>
</operation>

<operation id="4731" st_id="471" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.155:2  %Diff_154 = sub i8 %Input_load_158, %Average_2_154

]]></Node>
<StgValue><ssdm name="Diff_154"/></StgValue>
</operation>

<operation id="4732" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.155:3  %Output_addr_155 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_154_cast

]]></Node>
<StgValue><ssdm name="Output_addr_155"/></StgValue>
</operation>

<operation id="4733" st_id="471" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.155:4  store i8 %Diff_154, i8* %Output_addr_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4734" st_id="471" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.155:8  %Input_load_159 = load i8* %Input_addr_159, align 1

]]></Node>
<StgValue><ssdm name="Input_load_159"/></StgValue>
</operation>

<operation id="4735" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.155:9  br i1 %tmp, label %159, label %._crit_edge.156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4736" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226023">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_155 = load i8* %buffer_addr_156, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_155"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="4737" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_155 = load i8* %buffer_addr_156, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_155"/></StgValue>
</operation>

<operation id="4738" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_155_cast = zext i8 %buffer_load_155 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_155_cast"/></StgValue>
</operation>

<operation id="4739" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_155_cast = zext i8 %Input_load_158 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_155_cast"/></StgValue>
</operation>

<operation id="4740" st_id="472" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_155 = add i9 %tmp_5_155_cast, %tmp_6_155_cast

]]></Node>
<StgValue><ssdm name="tmp_7_155"/></StgValue>
</operation>

<operation id="4741" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_156_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_155, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_156_cast"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="4742" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226025">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4743" st_id="473" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.156:1  store i8 %Input_load_158, i8* %buffer_addr_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4744" st_id="473" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.156:5  %sum_156 = add i17 %phi_mul, 157

]]></Node>
<StgValue><ssdm name="sum_156"/></StgValue>
</operation>

<operation id="4745" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.156:6  %sum_156_cast = zext i17 %sum_156 to i32

]]></Node>
<StgValue><ssdm name="sum_156_cast"/></StgValue>
</operation>

<operation id="4746" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.156:7  %Input_addr_160 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_156_cast

]]></Node>
<StgValue><ssdm name="Input_addr_160"/></StgValue>
</operation>

<operation id="4747" st_id="473" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.156:8  %Input_load_160 = load i8* %Input_addr_160, align 1

]]></Node>
<StgValue><ssdm name="Input_load_160"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="4748" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.156:0  %Average_2_155 = phi i8 [ %Average_156_cast, %159 ], [ %Input_load_158, %._crit_edge.155 ]

]]></Node>
<StgValue><ssdm name="Average_2_155"/></StgValue>
</operation>

<operation id="4749" st_id="474" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.156:2  %Diff_155 = sub i8 %Input_load_159, %Average_2_155

]]></Node>
<StgValue><ssdm name="Diff_155"/></StgValue>
</operation>

<operation id="4750" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.156:3  %Output_addr_156 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_155_cast

]]></Node>
<StgValue><ssdm name="Output_addr_156"/></StgValue>
</operation>

<operation id="4751" st_id="474" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.156:4  store i8 %Diff_155, i8* %Output_addr_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4752" st_id="474" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.156:8  %Input_load_160 = load i8* %Input_addr_160, align 1

]]></Node>
<StgValue><ssdm name="Input_load_160"/></StgValue>
</operation>

<operation id="4753" st_id="474" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.156:9  br i1 %tmp, label %160, label %._crit_edge.157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4754" st_id="474" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226028">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_156 = load i8* %buffer_addr_157, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_156"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="4755" st_id="475" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_156 = load i8* %buffer_addr_157, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_156"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="4756" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_156_cast = zext i8 %buffer_load_156 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_156_cast"/></StgValue>
</operation>

<operation id="4757" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_156_cast = zext i8 %Input_load_159 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_156_cast"/></StgValue>
</operation>

<operation id="4758" st_id="476" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_156 = add i9 %tmp_5_156_cast, %tmp_6_156_cast

]]></Node>
<StgValue><ssdm name="tmp_7_156"/></StgValue>
</operation>

<operation id="4759" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_157_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_156, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_157_cast"/></StgValue>
</operation>

<operation id="4760" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4761" st_id="476" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.157:1  store i8 %Input_load_159, i8* %buffer_addr_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4762" st_id="476" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.157:5  %sum_157 = add i17 %phi_mul, 158

]]></Node>
<StgValue><ssdm name="sum_157"/></StgValue>
</operation>

<operation id="4763" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.157:6  %sum_157_cast = zext i17 %sum_157 to i32

]]></Node>
<StgValue><ssdm name="sum_157_cast"/></StgValue>
</operation>

<operation id="4764" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.157:7  %Input_addr_161 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_157_cast

]]></Node>
<StgValue><ssdm name="Input_addr_161"/></StgValue>
</operation>

<operation id="4765" st_id="476" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.157:8  %Input_load_161 = load i8* %Input_addr_161, align 1

]]></Node>
<StgValue><ssdm name="Input_load_161"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="4766" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.157:0  %Average_2_156 = phi i8 [ %Average_157_cast, %160 ], [ %Input_load_159, %._crit_edge.156 ]

]]></Node>
<StgValue><ssdm name="Average_2_156"/></StgValue>
</operation>

<operation id="4767" st_id="477" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.157:2  %Diff_156 = sub i8 %Input_load_160, %Average_2_156

]]></Node>
<StgValue><ssdm name="Diff_156"/></StgValue>
</operation>

<operation id="4768" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.157:3  %Output_addr_157 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_156_cast

]]></Node>
<StgValue><ssdm name="Output_addr_157"/></StgValue>
</operation>

<operation id="4769" st_id="477" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.157:4  store i8 %Diff_156, i8* %Output_addr_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4770" st_id="477" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.157:8  %Input_load_161 = load i8* %Input_addr_161, align 1

]]></Node>
<StgValue><ssdm name="Input_load_161"/></StgValue>
</operation>

<operation id="4771" st_id="477" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.157:9  br i1 %tmp, label %161, label %._crit_edge.158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4772" st_id="477" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226033">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_157 = load i8* %buffer_addr_158, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_157"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="4773" st_id="478" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_157 = load i8* %buffer_addr_158, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_157"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="4774" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_157_cast = zext i8 %buffer_load_157 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_157_cast"/></StgValue>
</operation>

<operation id="4775" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_157_cast = zext i8 %Input_load_160 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_157_cast"/></StgValue>
</operation>

<operation id="4776" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_157 = add i9 %tmp_5_157_cast, %tmp_6_157_cast

]]></Node>
<StgValue><ssdm name="tmp_7_157"/></StgValue>
</operation>

<operation id="4777" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_158_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_157, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_158_cast"/></StgValue>
</operation>

<operation id="4778" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4779" st_id="479" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.158:1  store i8 %Input_load_160, i8* %buffer_addr_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4780" st_id="479" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.158:5  %sum_158 = add i17 %phi_mul, 159

]]></Node>
<StgValue><ssdm name="sum_158"/></StgValue>
</operation>

<operation id="4781" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.158:6  %sum_158_cast = zext i17 %sum_158 to i32

]]></Node>
<StgValue><ssdm name="sum_158_cast"/></StgValue>
</operation>

<operation id="4782" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.158:7  %Input_addr_162 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_158_cast

]]></Node>
<StgValue><ssdm name="Input_addr_162"/></StgValue>
</operation>

<operation id="4783" st_id="479" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.158:8  %Input_load_162 = load i8* %Input_addr_162, align 1

]]></Node>
<StgValue><ssdm name="Input_load_162"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="4784" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.158:0  %Average_2_157 = phi i8 [ %Average_158_cast, %161 ], [ %Input_load_160, %._crit_edge.157 ]

]]></Node>
<StgValue><ssdm name="Average_2_157"/></StgValue>
</operation>

<operation id="4785" st_id="480" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.158:2  %Diff_157 = sub i8 %Input_load_161, %Average_2_157

]]></Node>
<StgValue><ssdm name="Diff_157"/></StgValue>
</operation>

<operation id="4786" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.158:3  %Output_addr_158 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_157_cast

]]></Node>
<StgValue><ssdm name="Output_addr_158"/></StgValue>
</operation>

<operation id="4787" st_id="480" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.158:4  store i8 %Diff_157, i8* %Output_addr_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4788" st_id="480" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.158:8  %Input_load_162 = load i8* %Input_addr_162, align 1

]]></Node>
<StgValue><ssdm name="Input_load_162"/></StgValue>
</operation>

<operation id="4789" st_id="480" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.158:9  br i1 %tmp, label %162, label %._crit_edge.159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4790" st_id="480" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226038">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_158 = load i8* %buffer_addr_159, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_158"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="4791" st_id="481" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226039">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_158 = load i8* %buffer_addr_159, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_158"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="4792" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_158_cast = zext i8 %buffer_load_158 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_158_cast"/></StgValue>
</operation>

<operation id="4793" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_158_cast = zext i8 %Input_load_161 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_158_cast"/></StgValue>
</operation>

<operation id="4794" st_id="482" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_158 = add i9 %tmp_5_158_cast, %tmp_6_158_cast

]]></Node>
<StgValue><ssdm name="tmp_7_158"/></StgValue>
</operation>

<operation id="4795" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_159_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_158, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_159_cast"/></StgValue>
</operation>

<operation id="4796" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4797" st_id="482" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.159:1  store i8 %Input_load_161, i8* %buffer_addr_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4798" st_id="482" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.159:5  %sum_159 = add i17 %phi_mul, 160

]]></Node>
<StgValue><ssdm name="sum_159"/></StgValue>
</operation>

<operation id="4799" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.159:6  %sum_159_cast = zext i17 %sum_159 to i32

]]></Node>
<StgValue><ssdm name="sum_159_cast"/></StgValue>
</operation>

<operation id="4800" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.159:7  %Input_addr_163 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_159_cast

]]></Node>
<StgValue><ssdm name="Input_addr_163"/></StgValue>
</operation>

<operation id="4801" st_id="482" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.159:8  %Input_load_163 = load i8* %Input_addr_163, align 1

]]></Node>
<StgValue><ssdm name="Input_load_163"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="4802" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.159:0  %Average_2_158 = phi i8 [ %Average_159_cast, %162 ], [ %Input_load_161, %._crit_edge.158 ]

]]></Node>
<StgValue><ssdm name="Average_2_158"/></StgValue>
</operation>

<operation id="4803" st_id="483" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.159:2  %Diff_158 = sub i8 %Input_load_162, %Average_2_158

]]></Node>
<StgValue><ssdm name="Diff_158"/></StgValue>
</operation>

<operation id="4804" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.159:3  %Output_addr_159 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_158_cast

]]></Node>
<StgValue><ssdm name="Output_addr_159"/></StgValue>
</operation>

<operation id="4805" st_id="483" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.159:4  store i8 %Diff_158, i8* %Output_addr_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4806" st_id="483" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.159:8  %Input_load_163 = load i8* %Input_addr_163, align 1

]]></Node>
<StgValue><ssdm name="Input_load_163"/></StgValue>
</operation>

<operation id="4807" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.159:9  br i1 %tmp, label %163, label %._crit_edge.160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4808" st_id="483" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226043">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_159 = load i8* %buffer_addr_160, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_159"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="4809" st_id="484" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_159 = load i8* %buffer_addr_160, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_159"/></StgValue>
</operation>

<operation id="4810" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_159_cast = zext i8 %buffer_load_159 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_159_cast"/></StgValue>
</operation>

<operation id="4811" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_159_cast = zext i8 %Input_load_162 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_159_cast"/></StgValue>
</operation>

<operation id="4812" st_id="484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_159 = add i9 %tmp_5_159_cast, %tmp_6_159_cast

]]></Node>
<StgValue><ssdm name="tmp_7_159"/></StgValue>
</operation>

<operation id="4813" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_160_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_159, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_160_cast"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="4814" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226045">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4815" st_id="485" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.160:1  store i8 %Input_load_162, i8* %buffer_addr_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4816" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.160:5  %sum_160 = add i17 %phi_mul, 161

]]></Node>
<StgValue><ssdm name="sum_160"/></StgValue>
</operation>

<operation id="4817" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.160:6  %sum_160_cast = zext i17 %sum_160 to i32

]]></Node>
<StgValue><ssdm name="sum_160_cast"/></StgValue>
</operation>

<operation id="4818" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.160:7  %Input_addr_164 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_160_cast

]]></Node>
<StgValue><ssdm name="Input_addr_164"/></StgValue>
</operation>

<operation id="4819" st_id="485" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.160:8  %Input_load_164 = load i8* %Input_addr_164, align 1

]]></Node>
<StgValue><ssdm name="Input_load_164"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="4820" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.160:0  %Average_2_159 = phi i8 [ %Average_160_cast, %163 ], [ %Input_load_162, %._crit_edge.159 ]

]]></Node>
<StgValue><ssdm name="Average_2_159"/></StgValue>
</operation>

<operation id="4821" st_id="486" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.160:2  %Diff_159 = sub i8 %Input_load_163, %Average_2_159

]]></Node>
<StgValue><ssdm name="Diff_159"/></StgValue>
</operation>

<operation id="4822" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.160:3  %Output_addr_160 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_159_cast

]]></Node>
<StgValue><ssdm name="Output_addr_160"/></StgValue>
</operation>

<operation id="4823" st_id="486" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.160:4  store i8 %Diff_159, i8* %Output_addr_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4824" st_id="486" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.160:8  %Input_load_164 = load i8* %Input_addr_164, align 1

]]></Node>
<StgValue><ssdm name="Input_load_164"/></StgValue>
</operation>

<operation id="4825" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.160:9  br i1 %tmp, label %164, label %._crit_edge.161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4826" st_id="486" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226048">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_160 = load i8* %buffer_addr_161, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_160"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="4827" st_id="487" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_160 = load i8* %buffer_addr_161, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_160"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="4828" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226050">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_160_cast = zext i8 %buffer_load_160 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_160_cast"/></StgValue>
</operation>

<operation id="4829" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226050">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_160_cast = zext i8 %Input_load_163 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_160_cast"/></StgValue>
</operation>

<operation id="4830" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226050">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_160 = add i9 %tmp_5_160_cast, %tmp_6_160_cast

]]></Node>
<StgValue><ssdm name="tmp_7_160"/></StgValue>
</operation>

<operation id="4831" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226050">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_161_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_160, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_161_cast"/></StgValue>
</operation>

<operation id="4832" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226050">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4833" st_id="488" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.161:1  store i8 %Input_load_163, i8* %buffer_addr_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4834" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.161:5  %sum_161 = add i17 %phi_mul, 162

]]></Node>
<StgValue><ssdm name="sum_161"/></StgValue>
</operation>

<operation id="4835" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.161:6  %sum_161_cast = zext i17 %sum_161 to i32

]]></Node>
<StgValue><ssdm name="sum_161_cast"/></StgValue>
</operation>

<operation id="4836" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.161:7  %Input_addr_165 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_161_cast

]]></Node>
<StgValue><ssdm name="Input_addr_165"/></StgValue>
</operation>

<operation id="4837" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.161:8  %Input_load_165 = load i8* %Input_addr_165, align 1

]]></Node>
<StgValue><ssdm name="Input_load_165"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="4838" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.161:0  %Average_2_160 = phi i8 [ %Average_161_cast, %164 ], [ %Input_load_163, %._crit_edge.160 ]

]]></Node>
<StgValue><ssdm name="Average_2_160"/></StgValue>
</operation>

<operation id="4839" st_id="489" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.161:2  %Diff_160 = sub i8 %Input_load_164, %Average_2_160

]]></Node>
<StgValue><ssdm name="Diff_160"/></StgValue>
</operation>

<operation id="4840" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.161:3  %Output_addr_161 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_160_cast

]]></Node>
<StgValue><ssdm name="Output_addr_161"/></StgValue>
</operation>

<operation id="4841" st_id="489" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.161:4  store i8 %Diff_160, i8* %Output_addr_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4842" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.161:8  %Input_load_165 = load i8* %Input_addr_165, align 1

]]></Node>
<StgValue><ssdm name="Input_load_165"/></StgValue>
</operation>

<operation id="4843" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.161:9  br i1 %tmp, label %165, label %._crit_edge.162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4844" st_id="489" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226053">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_161 = load i8* %buffer_addr_162, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_161"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="4845" st_id="490" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_161 = load i8* %buffer_addr_162, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_161"/></StgValue>
</operation>

<operation id="4846" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_161_cast = zext i8 %buffer_load_161 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_161_cast"/></StgValue>
</operation>

<operation id="4847" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_161_cast = zext i8 %Input_load_164 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_161_cast"/></StgValue>
</operation>

<operation id="4848" st_id="490" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_161 = add i9 %tmp_5_161_cast, %tmp_6_161_cast

]]></Node>
<StgValue><ssdm name="tmp_7_161"/></StgValue>
</operation>

<operation id="4849" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_162_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_161, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_162_cast"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="4850" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226055">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4851" st_id="491" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.162:1  store i8 %Input_load_164, i8* %buffer_addr_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4852" st_id="491" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.162:5  %sum_162 = add i17 %phi_mul, 163

]]></Node>
<StgValue><ssdm name="sum_162"/></StgValue>
</operation>

<operation id="4853" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.162:6  %sum_162_cast = zext i17 %sum_162 to i32

]]></Node>
<StgValue><ssdm name="sum_162_cast"/></StgValue>
</operation>

<operation id="4854" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.162:7  %Input_addr_166 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_162_cast

]]></Node>
<StgValue><ssdm name="Input_addr_166"/></StgValue>
</operation>

<operation id="4855" st_id="491" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.162:8  %Input_load_166 = load i8* %Input_addr_166, align 1

]]></Node>
<StgValue><ssdm name="Input_load_166"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="4856" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.162:0  %Average_2_161 = phi i8 [ %Average_162_cast, %165 ], [ %Input_load_164, %._crit_edge.161 ]

]]></Node>
<StgValue><ssdm name="Average_2_161"/></StgValue>
</operation>

<operation id="4857" st_id="492" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.162:2  %Diff_161 = sub i8 %Input_load_165, %Average_2_161

]]></Node>
<StgValue><ssdm name="Diff_161"/></StgValue>
</operation>

<operation id="4858" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.162:3  %Output_addr_162 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_161_cast

]]></Node>
<StgValue><ssdm name="Output_addr_162"/></StgValue>
</operation>

<operation id="4859" st_id="492" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.162:4  store i8 %Diff_161, i8* %Output_addr_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4860" st_id="492" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.162:8  %Input_load_166 = load i8* %Input_addr_166, align 1

]]></Node>
<StgValue><ssdm name="Input_load_166"/></StgValue>
</operation>

<operation id="4861" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.162:9  br i1 %tmp, label %166, label %._crit_edge.163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4862" st_id="492" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226058">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_162 = load i8* %buffer_addr_163, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_162"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="4863" st_id="493" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_162 = load i8* %buffer_addr_163, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_162"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="4864" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_162_cast = zext i8 %buffer_load_162 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_162_cast"/></StgValue>
</operation>

<operation id="4865" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_162_cast = zext i8 %Input_load_165 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_162_cast"/></StgValue>
</operation>

<operation id="4866" st_id="494" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_162 = add i9 %tmp_5_162_cast, %tmp_6_162_cast

]]></Node>
<StgValue><ssdm name="tmp_7_162"/></StgValue>
</operation>

<operation id="4867" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_163_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_162, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_163_cast"/></StgValue>
</operation>

<operation id="4868" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4869" st_id="494" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.163:1  store i8 %Input_load_165, i8* %buffer_addr_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4870" st_id="494" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.163:5  %sum_163 = add i17 %phi_mul, 164

]]></Node>
<StgValue><ssdm name="sum_163"/></StgValue>
</operation>

<operation id="4871" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.163:6  %sum_163_cast = zext i17 %sum_163 to i32

]]></Node>
<StgValue><ssdm name="sum_163_cast"/></StgValue>
</operation>

<operation id="4872" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.163:7  %Input_addr_167 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_163_cast

]]></Node>
<StgValue><ssdm name="Input_addr_167"/></StgValue>
</operation>

<operation id="4873" st_id="494" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.163:8  %Input_load_167 = load i8* %Input_addr_167, align 1

]]></Node>
<StgValue><ssdm name="Input_load_167"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="4874" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.163:0  %Average_2_162 = phi i8 [ %Average_163_cast, %166 ], [ %Input_load_165, %._crit_edge.162 ]

]]></Node>
<StgValue><ssdm name="Average_2_162"/></StgValue>
</operation>

<operation id="4875" st_id="495" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.163:2  %Diff_162 = sub i8 %Input_load_166, %Average_2_162

]]></Node>
<StgValue><ssdm name="Diff_162"/></StgValue>
</operation>

<operation id="4876" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.163:3  %Output_addr_163 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_162_cast

]]></Node>
<StgValue><ssdm name="Output_addr_163"/></StgValue>
</operation>

<operation id="4877" st_id="495" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.163:4  store i8 %Diff_162, i8* %Output_addr_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4878" st_id="495" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.163:8  %Input_load_167 = load i8* %Input_addr_167, align 1

]]></Node>
<StgValue><ssdm name="Input_load_167"/></StgValue>
</operation>

<operation id="4879" st_id="495" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.163:9  br i1 %tmp, label %167, label %._crit_edge.164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4880" st_id="495" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226063">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_163 = load i8* %buffer_addr_164, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_163"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="4881" st_id="496" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_163 = load i8* %buffer_addr_164, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_163"/></StgValue>
</operation>

<operation id="4882" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_163_cast = zext i8 %buffer_load_163 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_163_cast"/></StgValue>
</operation>

<operation id="4883" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_163_cast = zext i8 %Input_load_166 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_163_cast"/></StgValue>
</operation>

<operation id="4884" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_163 = add i9 %tmp_5_163_cast, %tmp_6_163_cast

]]></Node>
<StgValue><ssdm name="tmp_7_163"/></StgValue>
</operation>

<operation id="4885" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_164_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_163, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_164_cast"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="4886" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226065">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4887" st_id="497" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.164:1  store i8 %Input_load_166, i8* %buffer_addr_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4888" st_id="497" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.164:5  %sum_164 = add i17 %phi_mul, 165

]]></Node>
<StgValue><ssdm name="sum_164"/></StgValue>
</operation>

<operation id="4889" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.164:6  %sum_164_cast = zext i17 %sum_164 to i32

]]></Node>
<StgValue><ssdm name="sum_164_cast"/></StgValue>
</operation>

<operation id="4890" st_id="497" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.164:7  %Input_addr_168 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_164_cast

]]></Node>
<StgValue><ssdm name="Input_addr_168"/></StgValue>
</operation>

<operation id="4891" st_id="497" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.164:8  %Input_load_168 = load i8* %Input_addr_168, align 1

]]></Node>
<StgValue><ssdm name="Input_load_168"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="4892" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.164:0  %Average_2_163 = phi i8 [ %Average_164_cast, %167 ], [ %Input_load_166, %._crit_edge.163 ]

]]></Node>
<StgValue><ssdm name="Average_2_163"/></StgValue>
</operation>

<operation id="4893" st_id="498" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.164:2  %Diff_163 = sub i8 %Input_load_167, %Average_2_163

]]></Node>
<StgValue><ssdm name="Diff_163"/></StgValue>
</operation>

<operation id="4894" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.164:3  %Output_addr_164 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_163_cast

]]></Node>
<StgValue><ssdm name="Output_addr_164"/></StgValue>
</operation>

<operation id="4895" st_id="498" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.164:4  store i8 %Diff_163, i8* %Output_addr_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4896" st_id="498" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.164:8  %Input_load_168 = load i8* %Input_addr_168, align 1

]]></Node>
<StgValue><ssdm name="Input_load_168"/></StgValue>
</operation>

<operation id="4897" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.164:9  br i1 %tmp, label %168, label %._crit_edge.165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4898" st_id="498" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226068">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_164 = load i8* %buffer_addr_165, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_164"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="4899" st_id="499" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_164 = load i8* %buffer_addr_165, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_164"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="4900" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_164_cast = zext i8 %buffer_load_164 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_164_cast"/></StgValue>
</operation>

<operation id="4901" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_164_cast = zext i8 %Input_load_167 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_164_cast"/></StgValue>
</operation>

<operation id="4902" st_id="500" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_164 = add i9 %tmp_5_164_cast, %tmp_6_164_cast

]]></Node>
<StgValue><ssdm name="tmp_7_164"/></StgValue>
</operation>

<operation id="4903" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_165_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_164, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_165_cast"/></StgValue>
</operation>

<operation id="4904" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4905" st_id="500" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.165:1  store i8 %Input_load_167, i8* %buffer_addr_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4906" st_id="500" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.165:5  %sum_165 = add i17 %phi_mul, 166

]]></Node>
<StgValue><ssdm name="sum_165"/></StgValue>
</operation>

<operation id="4907" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.165:6  %sum_165_cast = zext i17 %sum_165 to i32

]]></Node>
<StgValue><ssdm name="sum_165_cast"/></StgValue>
</operation>

<operation id="4908" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.165:7  %Input_addr_169 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_165_cast

]]></Node>
<StgValue><ssdm name="Input_addr_169"/></StgValue>
</operation>

<operation id="4909" st_id="500" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.165:8  %Input_load_169 = load i8* %Input_addr_169, align 1

]]></Node>
<StgValue><ssdm name="Input_load_169"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="4910" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.165:0  %Average_2_164 = phi i8 [ %Average_165_cast, %168 ], [ %Input_load_167, %._crit_edge.164 ]

]]></Node>
<StgValue><ssdm name="Average_2_164"/></StgValue>
</operation>

<operation id="4911" st_id="501" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.165:2  %Diff_164 = sub i8 %Input_load_168, %Average_2_164

]]></Node>
<StgValue><ssdm name="Diff_164"/></StgValue>
</operation>

<operation id="4912" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.165:3  %Output_addr_165 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_164_cast

]]></Node>
<StgValue><ssdm name="Output_addr_165"/></StgValue>
</operation>

<operation id="4913" st_id="501" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.165:4  store i8 %Diff_164, i8* %Output_addr_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4914" st_id="501" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.165:8  %Input_load_169 = load i8* %Input_addr_169, align 1

]]></Node>
<StgValue><ssdm name="Input_load_169"/></StgValue>
</operation>

<operation id="4915" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.165:9  br i1 %tmp, label %169, label %._crit_edge.166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4916" st_id="501" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226073">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_165 = load i8* %buffer_addr_166, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_165"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="4917" st_id="502" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_165 = load i8* %buffer_addr_166, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_165"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="4918" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226075">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_165_cast = zext i8 %buffer_load_165 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_165_cast"/></StgValue>
</operation>

<operation id="4919" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226075">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_165_cast = zext i8 %Input_load_168 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_165_cast"/></StgValue>
</operation>

<operation id="4920" st_id="503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226075">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_165 = add i9 %tmp_5_165_cast, %tmp_6_165_cast

]]></Node>
<StgValue><ssdm name="tmp_7_165"/></StgValue>
</operation>

<operation id="4921" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226075">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_166_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_165, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_166_cast"/></StgValue>
</operation>

<operation id="4922" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226075">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4923" st_id="503" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.166:1  store i8 %Input_load_168, i8* %buffer_addr_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4924" st_id="503" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.166:5  %sum_166 = add i17 %phi_mul, 167

]]></Node>
<StgValue><ssdm name="sum_166"/></StgValue>
</operation>

<operation id="4925" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.166:6  %sum_166_cast = zext i17 %sum_166 to i32

]]></Node>
<StgValue><ssdm name="sum_166_cast"/></StgValue>
</operation>

<operation id="4926" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.166:7  %Input_addr_170 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_166_cast

]]></Node>
<StgValue><ssdm name="Input_addr_170"/></StgValue>
</operation>

<operation id="4927" st_id="503" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.166:8  %Input_load_170 = load i8* %Input_addr_170, align 1

]]></Node>
<StgValue><ssdm name="Input_load_170"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="4928" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.166:0  %Average_2_165 = phi i8 [ %Average_166_cast, %169 ], [ %Input_load_168, %._crit_edge.165 ]

]]></Node>
<StgValue><ssdm name="Average_2_165"/></StgValue>
</operation>

<operation id="4929" st_id="504" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.166:2  %Diff_165 = sub i8 %Input_load_169, %Average_2_165

]]></Node>
<StgValue><ssdm name="Diff_165"/></StgValue>
</operation>

<operation id="4930" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.166:3  %Output_addr_166 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_165_cast

]]></Node>
<StgValue><ssdm name="Output_addr_166"/></StgValue>
</operation>

<operation id="4931" st_id="504" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.166:4  store i8 %Diff_165, i8* %Output_addr_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4932" st_id="504" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.166:8  %Input_load_170 = load i8* %Input_addr_170, align 1

]]></Node>
<StgValue><ssdm name="Input_load_170"/></StgValue>
</operation>

<operation id="4933" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.166:9  br i1 %tmp, label %170, label %._crit_edge.167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4934" st_id="504" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226078">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_166 = load i8* %buffer_addr_167, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_166"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="4935" st_id="505" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_166 = load i8* %buffer_addr_167, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_166"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="4936" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_166_cast = zext i8 %buffer_load_166 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_166_cast"/></StgValue>
</operation>

<operation id="4937" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_166_cast = zext i8 %Input_load_169 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_166_cast"/></StgValue>
</operation>

<operation id="4938" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_166 = add i9 %tmp_5_166_cast, %tmp_6_166_cast

]]></Node>
<StgValue><ssdm name="tmp_7_166"/></StgValue>
</operation>

<operation id="4939" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_167_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_166, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_167_cast"/></StgValue>
</operation>

<operation id="4940" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4941" st_id="506" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.167:1  store i8 %Input_load_169, i8* %buffer_addr_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4942" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.167:5  %sum_167 = add i17 %phi_mul, 168

]]></Node>
<StgValue><ssdm name="sum_167"/></StgValue>
</operation>

<operation id="4943" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.167:6  %sum_167_cast = zext i17 %sum_167 to i32

]]></Node>
<StgValue><ssdm name="sum_167_cast"/></StgValue>
</operation>

<operation id="4944" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.167:7  %Input_addr_171 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_167_cast

]]></Node>
<StgValue><ssdm name="Input_addr_171"/></StgValue>
</operation>

<operation id="4945" st_id="506" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.167:8  %Input_load_171 = load i8* %Input_addr_171, align 1

]]></Node>
<StgValue><ssdm name="Input_load_171"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="4946" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.167:0  %Average_2_166 = phi i8 [ %Average_167_cast, %170 ], [ %Input_load_169, %._crit_edge.166 ]

]]></Node>
<StgValue><ssdm name="Average_2_166"/></StgValue>
</operation>

<operation id="4947" st_id="507" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.167:2  %Diff_166 = sub i8 %Input_load_170, %Average_2_166

]]></Node>
<StgValue><ssdm name="Diff_166"/></StgValue>
</operation>

<operation id="4948" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.167:3  %Output_addr_167 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_166_cast

]]></Node>
<StgValue><ssdm name="Output_addr_167"/></StgValue>
</operation>

<operation id="4949" st_id="507" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.167:4  store i8 %Diff_166, i8* %Output_addr_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4950" st_id="507" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.167:8  %Input_load_171 = load i8* %Input_addr_171, align 1

]]></Node>
<StgValue><ssdm name="Input_load_171"/></StgValue>
</operation>

<operation id="4951" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.167:9  br i1 %tmp, label %171, label %._crit_edge.168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4952" st_id="507" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226083">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_167 = load i8* %buffer_addr_168, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_167"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="4953" st_id="508" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_167 = load i8* %buffer_addr_168, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_167"/></StgValue>
</operation>

<operation id="4954" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_167_cast = zext i8 %buffer_load_167 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_167_cast"/></StgValue>
</operation>

<operation id="4955" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_167_cast = zext i8 %Input_load_170 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_167_cast"/></StgValue>
</operation>

<operation id="4956" st_id="508" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_167 = add i9 %tmp_5_167_cast, %tmp_6_167_cast

]]></Node>
<StgValue><ssdm name="tmp_7_167"/></StgValue>
</operation>

<operation id="4957" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_168_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_167, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_168_cast"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="4958" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226085">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4959" st_id="509" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.168:1  store i8 %Input_load_170, i8* %buffer_addr_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4960" st_id="509" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.168:5  %sum_168 = add i17 %phi_mul, 169

]]></Node>
<StgValue><ssdm name="sum_168"/></StgValue>
</operation>

<operation id="4961" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.168:6  %sum_168_cast = zext i17 %sum_168 to i32

]]></Node>
<StgValue><ssdm name="sum_168_cast"/></StgValue>
</operation>

<operation id="4962" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.168:7  %Input_addr_172 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_168_cast

]]></Node>
<StgValue><ssdm name="Input_addr_172"/></StgValue>
</operation>

<operation id="4963" st_id="509" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.168:8  %Input_load_172 = load i8* %Input_addr_172, align 1

]]></Node>
<StgValue><ssdm name="Input_load_172"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="4964" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.168:0  %Average_2_167 = phi i8 [ %Average_168_cast, %171 ], [ %Input_load_170, %._crit_edge.167 ]

]]></Node>
<StgValue><ssdm name="Average_2_167"/></StgValue>
</operation>

<operation id="4965" st_id="510" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.168:2  %Diff_167 = sub i8 %Input_load_171, %Average_2_167

]]></Node>
<StgValue><ssdm name="Diff_167"/></StgValue>
</operation>

<operation id="4966" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.168:3  %Output_addr_168 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_167_cast

]]></Node>
<StgValue><ssdm name="Output_addr_168"/></StgValue>
</operation>

<operation id="4967" st_id="510" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.168:4  store i8 %Diff_167, i8* %Output_addr_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4968" st_id="510" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.168:8  %Input_load_172 = load i8* %Input_addr_172, align 1

]]></Node>
<StgValue><ssdm name="Input_load_172"/></StgValue>
</operation>

<operation id="4969" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.168:9  br i1 %tmp, label %172, label %._crit_edge.169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4970" st_id="510" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226088">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_168 = load i8* %buffer_addr_169, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_168"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="4971" st_id="511" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_168 = load i8* %buffer_addr_169, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_168"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="4972" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_168_cast = zext i8 %buffer_load_168 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_168_cast"/></StgValue>
</operation>

<operation id="4973" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_168_cast = zext i8 %Input_load_171 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_168_cast"/></StgValue>
</operation>

<operation id="4974" st_id="512" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_168 = add i9 %tmp_5_168_cast, %tmp_6_168_cast

]]></Node>
<StgValue><ssdm name="tmp_7_168"/></StgValue>
</operation>

<operation id="4975" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_169_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_168, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_169_cast"/></StgValue>
</operation>

<operation id="4976" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4977" st_id="512" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.169:1  store i8 %Input_load_171, i8* %buffer_addr_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4978" st_id="512" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.169:5  %sum_169 = add i17 %phi_mul, 170

]]></Node>
<StgValue><ssdm name="sum_169"/></StgValue>
</operation>

<operation id="4979" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.169:6  %sum_169_cast = zext i17 %sum_169 to i32

]]></Node>
<StgValue><ssdm name="sum_169_cast"/></StgValue>
</operation>

<operation id="4980" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.169:7  %Input_addr_173 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_169_cast

]]></Node>
<StgValue><ssdm name="Input_addr_173"/></StgValue>
</operation>

<operation id="4981" st_id="512" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.169:8  %Input_load_173 = load i8* %Input_addr_173, align 1

]]></Node>
<StgValue><ssdm name="Input_load_173"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="4982" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.169:0  %Average_2_168 = phi i8 [ %Average_169_cast, %172 ], [ %Input_load_171, %._crit_edge.168 ]

]]></Node>
<StgValue><ssdm name="Average_2_168"/></StgValue>
</operation>

<operation id="4983" st_id="513" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.169:2  %Diff_168 = sub i8 %Input_load_172, %Average_2_168

]]></Node>
<StgValue><ssdm name="Diff_168"/></StgValue>
</operation>

<operation id="4984" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.169:3  %Output_addr_169 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_168_cast

]]></Node>
<StgValue><ssdm name="Output_addr_169"/></StgValue>
</operation>

<operation id="4985" st_id="513" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.169:4  store i8 %Diff_168, i8* %Output_addr_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4986" st_id="513" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.169:8  %Input_load_173 = load i8* %Input_addr_173, align 1

]]></Node>
<StgValue><ssdm name="Input_load_173"/></StgValue>
</operation>

<operation id="4987" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.169:9  br i1 %tmp, label %173, label %._crit_edge.170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4988" st_id="513" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226093">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_169 = load i8* %buffer_addr_170, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_169"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="4989" st_id="514" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_169 = load i8* %buffer_addr_170, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_169"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="4990" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226095">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_169_cast = zext i8 %buffer_load_169 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_169_cast"/></StgValue>
</operation>

<operation id="4991" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226095">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_169_cast = zext i8 %Input_load_172 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_169_cast"/></StgValue>
</operation>

<operation id="4992" st_id="515" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226095">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_169 = add i9 %tmp_5_169_cast, %tmp_6_169_cast

]]></Node>
<StgValue><ssdm name="tmp_7_169"/></StgValue>
</operation>

<operation id="4993" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226095">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_170_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_169, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_170_cast"/></StgValue>
</operation>

<operation id="4994" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226095">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4995" st_id="515" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.170:1  store i8 %Input_load_172, i8* %buffer_addr_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4996" st_id="515" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.170:5  %sum_170 = add i17 %phi_mul, 171

]]></Node>
<StgValue><ssdm name="sum_170"/></StgValue>
</operation>

<operation id="4997" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.170:6  %sum_170_cast = zext i17 %sum_170 to i32

]]></Node>
<StgValue><ssdm name="sum_170_cast"/></StgValue>
</operation>

<operation id="4998" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.170:7  %Input_addr_174 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_170_cast

]]></Node>
<StgValue><ssdm name="Input_addr_174"/></StgValue>
</operation>

<operation id="4999" st_id="515" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.170:8  %Input_load_174 = load i8* %Input_addr_174, align 1

]]></Node>
<StgValue><ssdm name="Input_load_174"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="5000" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.170:0  %Average_2_169 = phi i8 [ %Average_170_cast, %173 ], [ %Input_load_172, %._crit_edge.169 ]

]]></Node>
<StgValue><ssdm name="Average_2_169"/></StgValue>
</operation>

<operation id="5001" st_id="516" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.170:2  %Diff_169 = sub i8 %Input_load_173, %Average_2_169

]]></Node>
<StgValue><ssdm name="Diff_169"/></StgValue>
</operation>

<operation id="5002" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.170:3  %Output_addr_170 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_169_cast

]]></Node>
<StgValue><ssdm name="Output_addr_170"/></StgValue>
</operation>

<operation id="5003" st_id="516" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.170:4  store i8 %Diff_169, i8* %Output_addr_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5004" st_id="516" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.170:8  %Input_load_174 = load i8* %Input_addr_174, align 1

]]></Node>
<StgValue><ssdm name="Input_load_174"/></StgValue>
</operation>

<operation id="5005" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.170:9  br i1 %tmp, label %174, label %._crit_edge.171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5006" st_id="516" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226098">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_170 = load i8* %buffer_addr_171, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_170"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="5007" st_id="517" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_170 = load i8* %buffer_addr_171, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_170"/></StgValue>
</operation>

<operation id="5008" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_170_cast = zext i8 %buffer_load_170 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_170_cast"/></StgValue>
</operation>

<operation id="5009" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_170_cast = zext i8 %Input_load_173 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_170_cast"/></StgValue>
</operation>

<operation id="5010" st_id="517" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_170 = add i9 %tmp_5_170_cast, %tmp_6_170_cast

]]></Node>
<StgValue><ssdm name="tmp_7_170"/></StgValue>
</operation>

<operation id="5011" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_171_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_170, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_171_cast"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="5012" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226100">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5013" st_id="518" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.171:1  store i8 %Input_load_173, i8* %buffer_addr_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5014" st_id="518" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.171:5  %sum_171 = add i17 %phi_mul, 172

]]></Node>
<StgValue><ssdm name="sum_171"/></StgValue>
</operation>

<operation id="5015" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.171:6  %sum_171_cast = zext i17 %sum_171 to i32

]]></Node>
<StgValue><ssdm name="sum_171_cast"/></StgValue>
</operation>

<operation id="5016" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.171:7  %Input_addr_175 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_171_cast

]]></Node>
<StgValue><ssdm name="Input_addr_175"/></StgValue>
</operation>

<operation id="5017" st_id="518" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.171:8  %Input_load_175 = load i8* %Input_addr_175, align 1

]]></Node>
<StgValue><ssdm name="Input_load_175"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="5018" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.171:0  %Average_2_170 = phi i8 [ %Average_171_cast, %174 ], [ %Input_load_173, %._crit_edge.170 ]

]]></Node>
<StgValue><ssdm name="Average_2_170"/></StgValue>
</operation>

<operation id="5019" st_id="519" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.171:2  %Diff_170 = sub i8 %Input_load_174, %Average_2_170

]]></Node>
<StgValue><ssdm name="Diff_170"/></StgValue>
</operation>

<operation id="5020" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.171:3  %Output_addr_171 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_170_cast

]]></Node>
<StgValue><ssdm name="Output_addr_171"/></StgValue>
</operation>

<operation id="5021" st_id="519" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.171:4  store i8 %Diff_170, i8* %Output_addr_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5022" st_id="519" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.171:8  %Input_load_175 = load i8* %Input_addr_175, align 1

]]></Node>
<StgValue><ssdm name="Input_load_175"/></StgValue>
</operation>

<operation id="5023" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.171:9  br i1 %tmp, label %175, label %._crit_edge.172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5024" st_id="519" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226103">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_171 = load i8* %buffer_addr_172, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_171"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="5025" st_id="520" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_171 = load i8* %buffer_addr_172, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_171"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="5026" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_171_cast = zext i8 %buffer_load_171 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_171_cast"/></StgValue>
</operation>

<operation id="5027" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_171_cast = zext i8 %Input_load_174 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_171_cast"/></StgValue>
</operation>

<operation id="5028" st_id="521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_171 = add i9 %tmp_5_171_cast, %tmp_6_171_cast

]]></Node>
<StgValue><ssdm name="tmp_7_171"/></StgValue>
</operation>

<operation id="5029" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_172_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_171, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_172_cast"/></StgValue>
</operation>

<operation id="5030" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5031" st_id="521" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.172:1  store i8 %Input_load_174, i8* %buffer_addr_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5032" st_id="521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.172:5  %sum_172 = add i17 %phi_mul, 173

]]></Node>
<StgValue><ssdm name="sum_172"/></StgValue>
</operation>

<operation id="5033" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.172:6  %sum_172_cast = zext i17 %sum_172 to i32

]]></Node>
<StgValue><ssdm name="sum_172_cast"/></StgValue>
</operation>

<operation id="5034" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.172:7  %Input_addr_176 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_172_cast

]]></Node>
<StgValue><ssdm name="Input_addr_176"/></StgValue>
</operation>

<operation id="5035" st_id="521" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.172:8  %Input_load_176 = load i8* %Input_addr_176, align 1

]]></Node>
<StgValue><ssdm name="Input_load_176"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="5036" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.172:0  %Average_2_171 = phi i8 [ %Average_172_cast, %175 ], [ %Input_load_174, %._crit_edge.171 ]

]]></Node>
<StgValue><ssdm name="Average_2_171"/></StgValue>
</operation>

<operation id="5037" st_id="522" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.172:2  %Diff_171 = sub i8 %Input_load_175, %Average_2_171

]]></Node>
<StgValue><ssdm name="Diff_171"/></StgValue>
</operation>

<operation id="5038" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.172:3  %Output_addr_172 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_171_cast

]]></Node>
<StgValue><ssdm name="Output_addr_172"/></StgValue>
</operation>

<operation id="5039" st_id="522" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.172:4  store i8 %Diff_171, i8* %Output_addr_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5040" st_id="522" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.172:8  %Input_load_176 = load i8* %Input_addr_176, align 1

]]></Node>
<StgValue><ssdm name="Input_load_176"/></StgValue>
</operation>

<operation id="5041" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.172:9  br i1 %tmp, label %176, label %._crit_edge.173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5042" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226108">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_172 = load i8* %buffer_addr_173, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_172"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="5043" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_172 = load i8* %buffer_addr_173, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_172"/></StgValue>
</operation>

<operation id="5044" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_172_cast = zext i8 %buffer_load_172 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_172_cast"/></StgValue>
</operation>

<operation id="5045" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_172_cast = zext i8 %Input_load_175 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_172_cast"/></StgValue>
</operation>

<operation id="5046" st_id="523" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_172 = add i9 %tmp_5_172_cast, %tmp_6_172_cast

]]></Node>
<StgValue><ssdm name="tmp_7_172"/></StgValue>
</operation>

<operation id="5047" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_173_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_172, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_173_cast"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="5048" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226110">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5049" st_id="524" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.173:1  store i8 %Input_load_175, i8* %buffer_addr_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5050" st_id="524" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.173:5  %sum_173 = add i17 %phi_mul, 174

]]></Node>
<StgValue><ssdm name="sum_173"/></StgValue>
</operation>

<operation id="5051" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.173:6  %sum_173_cast = zext i17 %sum_173 to i32

]]></Node>
<StgValue><ssdm name="sum_173_cast"/></StgValue>
</operation>

<operation id="5052" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.173:7  %Input_addr_177 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_173_cast

]]></Node>
<StgValue><ssdm name="Input_addr_177"/></StgValue>
</operation>

<operation id="5053" st_id="524" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.173:8  %Input_load_177 = load i8* %Input_addr_177, align 1

]]></Node>
<StgValue><ssdm name="Input_load_177"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="5054" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.173:0  %Average_2_172 = phi i8 [ %Average_173_cast, %176 ], [ %Input_load_175, %._crit_edge.172 ]

]]></Node>
<StgValue><ssdm name="Average_2_172"/></StgValue>
</operation>

<operation id="5055" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.173:2  %Diff_172 = sub i8 %Input_load_176, %Average_2_172

]]></Node>
<StgValue><ssdm name="Diff_172"/></StgValue>
</operation>

<operation id="5056" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.173:3  %Output_addr_173 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_172_cast

]]></Node>
<StgValue><ssdm name="Output_addr_173"/></StgValue>
</operation>

<operation id="5057" st_id="525" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.173:4  store i8 %Diff_172, i8* %Output_addr_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5058" st_id="525" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.173:8  %Input_load_177 = load i8* %Input_addr_177, align 1

]]></Node>
<StgValue><ssdm name="Input_load_177"/></StgValue>
</operation>

<operation id="5059" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.173:9  br i1 %tmp, label %177, label %._crit_edge.174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5060" st_id="525" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226113">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_173 = load i8* %buffer_addr_174, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_173"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="5061" st_id="526" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_173 = load i8* %buffer_addr_174, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_173"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="5062" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_173_cast = zext i8 %buffer_load_173 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_173_cast"/></StgValue>
</operation>

<operation id="5063" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_173_cast = zext i8 %Input_load_176 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_173_cast"/></StgValue>
</operation>

<operation id="5064" st_id="527" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_173 = add i9 %tmp_5_173_cast, %tmp_6_173_cast

]]></Node>
<StgValue><ssdm name="tmp_7_173"/></StgValue>
</operation>

<operation id="5065" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_174_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_173, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_174_cast"/></StgValue>
</operation>

<operation id="5066" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5067" st_id="527" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.174:1  store i8 %Input_load_176, i8* %buffer_addr_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5068" st_id="527" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.174:5  %sum_174 = add i17 %phi_mul, 175

]]></Node>
<StgValue><ssdm name="sum_174"/></StgValue>
</operation>

<operation id="5069" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.174:6  %sum_174_cast = zext i17 %sum_174 to i32

]]></Node>
<StgValue><ssdm name="sum_174_cast"/></StgValue>
</operation>

<operation id="5070" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.174:7  %Input_addr_178 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_174_cast

]]></Node>
<StgValue><ssdm name="Input_addr_178"/></StgValue>
</operation>

<operation id="5071" st_id="527" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.174:8  %Input_load_178 = load i8* %Input_addr_178, align 1

]]></Node>
<StgValue><ssdm name="Input_load_178"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="5072" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.174:0  %Average_2_173 = phi i8 [ %Average_174_cast, %177 ], [ %Input_load_176, %._crit_edge.173 ]

]]></Node>
<StgValue><ssdm name="Average_2_173"/></StgValue>
</operation>

<operation id="5073" st_id="528" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.174:2  %Diff_173 = sub i8 %Input_load_177, %Average_2_173

]]></Node>
<StgValue><ssdm name="Diff_173"/></StgValue>
</operation>

<operation id="5074" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.174:3  %Output_addr_174 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_173_cast

]]></Node>
<StgValue><ssdm name="Output_addr_174"/></StgValue>
</operation>

<operation id="5075" st_id="528" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.174:4  store i8 %Diff_173, i8* %Output_addr_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5076" st_id="528" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.174:8  %Input_load_178 = load i8* %Input_addr_178, align 1

]]></Node>
<StgValue><ssdm name="Input_load_178"/></StgValue>
</operation>

<operation id="5077" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.174:9  br i1 %tmp, label %178, label %._crit_edge.175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5078" st_id="528" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226118">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_174 = load i8* %buffer_addr_175, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_174"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="5079" st_id="529" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_174 = load i8* %buffer_addr_175, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_174"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="5080" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_174_cast = zext i8 %buffer_load_174 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_174_cast"/></StgValue>
</operation>

<operation id="5081" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_174_cast = zext i8 %Input_load_177 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_174_cast"/></StgValue>
</operation>

<operation id="5082" st_id="530" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_174 = add i9 %tmp_5_174_cast, %tmp_6_174_cast

]]></Node>
<StgValue><ssdm name="tmp_7_174"/></StgValue>
</operation>

<operation id="5083" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_175_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_174, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_175_cast"/></StgValue>
</operation>

<operation id="5084" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5085" st_id="530" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.175:1  store i8 %Input_load_177, i8* %buffer_addr_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5086" st_id="530" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.175:5  %sum_175 = add i17 %phi_mul, 176

]]></Node>
<StgValue><ssdm name="sum_175"/></StgValue>
</operation>

<operation id="5087" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.175:6  %sum_175_cast = zext i17 %sum_175 to i32

]]></Node>
<StgValue><ssdm name="sum_175_cast"/></StgValue>
</operation>

<operation id="5088" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.175:7  %Input_addr_179 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_175_cast

]]></Node>
<StgValue><ssdm name="Input_addr_179"/></StgValue>
</operation>

<operation id="5089" st_id="530" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.175:8  %Input_load_179 = load i8* %Input_addr_179, align 1

]]></Node>
<StgValue><ssdm name="Input_load_179"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="5090" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.175:0  %Average_2_174 = phi i8 [ %Average_175_cast, %178 ], [ %Input_load_177, %._crit_edge.174 ]

]]></Node>
<StgValue><ssdm name="Average_2_174"/></StgValue>
</operation>

<operation id="5091" st_id="531" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.175:2  %Diff_174 = sub i8 %Input_load_178, %Average_2_174

]]></Node>
<StgValue><ssdm name="Diff_174"/></StgValue>
</operation>

<operation id="5092" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.175:3  %Output_addr_175 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_174_cast

]]></Node>
<StgValue><ssdm name="Output_addr_175"/></StgValue>
</operation>

<operation id="5093" st_id="531" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.175:4  store i8 %Diff_174, i8* %Output_addr_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5094" st_id="531" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.175:8  %Input_load_179 = load i8* %Input_addr_179, align 1

]]></Node>
<StgValue><ssdm name="Input_load_179"/></StgValue>
</operation>

<operation id="5095" st_id="531" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.175:9  br i1 %tmp, label %179, label %._crit_edge.176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5096" st_id="531" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226123">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_175 = load i8* %buffer_addr_176, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_175"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="5097" st_id="532" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_175 = load i8* %buffer_addr_176, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_175"/></StgValue>
</operation>

<operation id="5098" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_175_cast = zext i8 %buffer_load_175 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_175_cast"/></StgValue>
</operation>

<operation id="5099" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_175_cast = zext i8 %Input_load_178 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_175_cast"/></StgValue>
</operation>

<operation id="5100" st_id="532" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_175 = add i9 %tmp_5_175_cast, %tmp_6_175_cast

]]></Node>
<StgValue><ssdm name="tmp_7_175"/></StgValue>
</operation>

<operation id="5101" st_id="532" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_176_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_175, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_176_cast"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="5102" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226125">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5103" st_id="533" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.176:1  store i8 %Input_load_178, i8* %buffer_addr_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5104" st_id="533" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.176:5  %sum_176 = add i17 %phi_mul, 177

]]></Node>
<StgValue><ssdm name="sum_176"/></StgValue>
</operation>

<operation id="5105" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.176:6  %sum_176_cast = zext i17 %sum_176 to i32

]]></Node>
<StgValue><ssdm name="sum_176_cast"/></StgValue>
</operation>

<operation id="5106" st_id="533" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.176:7  %Input_addr_180 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_176_cast

]]></Node>
<StgValue><ssdm name="Input_addr_180"/></StgValue>
</operation>

<operation id="5107" st_id="533" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.176:8  %Input_load_180 = load i8* %Input_addr_180, align 1

]]></Node>
<StgValue><ssdm name="Input_load_180"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="5108" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.176:0  %Average_2_175 = phi i8 [ %Average_176_cast, %179 ], [ %Input_load_178, %._crit_edge.175 ]

]]></Node>
<StgValue><ssdm name="Average_2_175"/></StgValue>
</operation>

<operation id="5109" st_id="534" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.176:2  %Diff_175 = sub i8 %Input_load_179, %Average_2_175

]]></Node>
<StgValue><ssdm name="Diff_175"/></StgValue>
</operation>

<operation id="5110" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.176:3  %Output_addr_176 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_175_cast

]]></Node>
<StgValue><ssdm name="Output_addr_176"/></StgValue>
</operation>

<operation id="5111" st_id="534" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.176:4  store i8 %Diff_175, i8* %Output_addr_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5112" st_id="534" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.176:8  %Input_load_180 = load i8* %Input_addr_180, align 1

]]></Node>
<StgValue><ssdm name="Input_load_180"/></StgValue>
</operation>

<operation id="5113" st_id="534" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.176:9  br i1 %tmp, label %180, label %._crit_edge.177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5114" st_id="534" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226128">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_176 = load i8* %buffer_addr_177, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_176"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="5115" st_id="535" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_176 = load i8* %buffer_addr_177, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_176"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="5116" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_176_cast = zext i8 %buffer_load_176 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_176_cast"/></StgValue>
</operation>

<operation id="5117" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_176_cast = zext i8 %Input_load_179 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_176_cast"/></StgValue>
</operation>

<operation id="5118" st_id="536" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_176 = add i9 %tmp_5_176_cast, %tmp_6_176_cast

]]></Node>
<StgValue><ssdm name="tmp_7_176"/></StgValue>
</operation>

<operation id="5119" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_177_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_176, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_177_cast"/></StgValue>
</operation>

<operation id="5120" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5121" st_id="536" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.177:1  store i8 %Input_load_179, i8* %buffer_addr_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5122" st_id="536" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.177:5  %sum_177 = add i17 %phi_mul, 178

]]></Node>
<StgValue><ssdm name="sum_177"/></StgValue>
</operation>

<operation id="5123" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.177:6  %sum_177_cast = zext i17 %sum_177 to i32

]]></Node>
<StgValue><ssdm name="sum_177_cast"/></StgValue>
</operation>

<operation id="5124" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.177:7  %Input_addr_181 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_177_cast

]]></Node>
<StgValue><ssdm name="Input_addr_181"/></StgValue>
</operation>

<operation id="5125" st_id="536" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.177:8  %Input_load_181 = load i8* %Input_addr_181, align 1

]]></Node>
<StgValue><ssdm name="Input_load_181"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="5126" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.177:0  %Average_2_176 = phi i8 [ %Average_177_cast, %180 ], [ %Input_load_179, %._crit_edge.176 ]

]]></Node>
<StgValue><ssdm name="Average_2_176"/></StgValue>
</operation>

<operation id="5127" st_id="537" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.177:2  %Diff_176 = sub i8 %Input_load_180, %Average_2_176

]]></Node>
<StgValue><ssdm name="Diff_176"/></StgValue>
</operation>

<operation id="5128" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.177:3  %Output_addr_177 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_176_cast

]]></Node>
<StgValue><ssdm name="Output_addr_177"/></StgValue>
</operation>

<operation id="5129" st_id="537" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.177:4  store i8 %Diff_176, i8* %Output_addr_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5130" st_id="537" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.177:8  %Input_load_181 = load i8* %Input_addr_181, align 1

]]></Node>
<StgValue><ssdm name="Input_load_181"/></StgValue>
</operation>

<operation id="5131" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.177:9  br i1 %tmp, label %181, label %._crit_edge.178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5132" st_id="537" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226133">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_177 = load i8* %buffer_addr_178, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_177"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="5133" st_id="538" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_177 = load i8* %buffer_addr_178, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_177"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="5134" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_177_cast = zext i8 %buffer_load_177 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_177_cast"/></StgValue>
</operation>

<operation id="5135" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_177_cast = zext i8 %Input_load_180 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_177_cast"/></StgValue>
</operation>

<operation id="5136" st_id="539" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_177 = add i9 %tmp_5_177_cast, %tmp_6_177_cast

]]></Node>
<StgValue><ssdm name="tmp_7_177"/></StgValue>
</operation>

<operation id="5137" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_178_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_177, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_178_cast"/></StgValue>
</operation>

<operation id="5138" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5139" st_id="539" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.178:1  store i8 %Input_load_180, i8* %buffer_addr_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5140" st_id="539" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.178:5  %sum_178 = add i17 %phi_mul, 179

]]></Node>
<StgValue><ssdm name="sum_178"/></StgValue>
</operation>

<operation id="5141" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.178:6  %sum_178_cast = zext i17 %sum_178 to i32

]]></Node>
<StgValue><ssdm name="sum_178_cast"/></StgValue>
</operation>

<operation id="5142" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.178:7  %Input_addr_182 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_178_cast

]]></Node>
<StgValue><ssdm name="Input_addr_182"/></StgValue>
</operation>

<operation id="5143" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.178:8  %Input_load_182 = load i8* %Input_addr_182, align 1

]]></Node>
<StgValue><ssdm name="Input_load_182"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="5144" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.178:0  %Average_2_177 = phi i8 [ %Average_178_cast, %181 ], [ %Input_load_180, %._crit_edge.177 ]

]]></Node>
<StgValue><ssdm name="Average_2_177"/></StgValue>
</operation>

<operation id="5145" st_id="540" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.178:2  %Diff_177 = sub i8 %Input_load_181, %Average_2_177

]]></Node>
<StgValue><ssdm name="Diff_177"/></StgValue>
</operation>

<operation id="5146" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.178:3  %Output_addr_178 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_177_cast

]]></Node>
<StgValue><ssdm name="Output_addr_178"/></StgValue>
</operation>

<operation id="5147" st_id="540" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.178:4  store i8 %Diff_177, i8* %Output_addr_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5148" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.178:8  %Input_load_182 = load i8* %Input_addr_182, align 1

]]></Node>
<StgValue><ssdm name="Input_load_182"/></StgValue>
</operation>

<operation id="5149" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.178:9  br i1 %tmp, label %182, label %._crit_edge.179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5150" st_id="540" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226138">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_178 = load i8* %buffer_addr_179, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_178"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="5151" st_id="541" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_178 = load i8* %buffer_addr_179, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_178"/></StgValue>
</operation>

<operation id="5152" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_178_cast = zext i8 %buffer_load_178 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_178_cast"/></StgValue>
</operation>

<operation id="5153" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_178_cast = zext i8 %Input_load_181 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_178_cast"/></StgValue>
</operation>

<operation id="5154" st_id="541" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_178 = add i9 %tmp_5_178_cast, %tmp_6_178_cast

]]></Node>
<StgValue><ssdm name="tmp_7_178"/></StgValue>
</operation>

<operation id="5155" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_179_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_178, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_179_cast"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="5156" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226140">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5157" st_id="542" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.179:1  store i8 %Input_load_181, i8* %buffer_addr_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5158" st_id="542" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.179:5  %sum_179 = add i17 %phi_mul, 180

]]></Node>
<StgValue><ssdm name="sum_179"/></StgValue>
</operation>

<operation id="5159" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.179:6  %sum_179_cast = zext i17 %sum_179 to i32

]]></Node>
<StgValue><ssdm name="sum_179_cast"/></StgValue>
</operation>

<operation id="5160" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.179:7  %Input_addr_183 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_179_cast

]]></Node>
<StgValue><ssdm name="Input_addr_183"/></StgValue>
</operation>

<operation id="5161" st_id="542" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.179:8  %Input_load_183 = load i8* %Input_addr_183, align 1

]]></Node>
<StgValue><ssdm name="Input_load_183"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="5162" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.179:0  %Average_2_178 = phi i8 [ %Average_179_cast, %182 ], [ %Input_load_181, %._crit_edge.178 ]

]]></Node>
<StgValue><ssdm name="Average_2_178"/></StgValue>
</operation>

<operation id="5163" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.179:2  %Diff_178 = sub i8 %Input_load_182, %Average_2_178

]]></Node>
<StgValue><ssdm name="Diff_178"/></StgValue>
</operation>

<operation id="5164" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.179:3  %Output_addr_179 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_178_cast

]]></Node>
<StgValue><ssdm name="Output_addr_179"/></StgValue>
</operation>

<operation id="5165" st_id="543" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.179:4  store i8 %Diff_178, i8* %Output_addr_179, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5166" st_id="543" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.179:8  %Input_load_183 = load i8* %Input_addr_183, align 1

]]></Node>
<StgValue><ssdm name="Input_load_183"/></StgValue>
</operation>

<operation id="5167" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.179:9  br i1 %tmp, label %183, label %._crit_edge.180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5168" st_id="543" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226143">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_179 = load i8* %buffer_addr_180, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_179"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="5169" st_id="544" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_179 = load i8* %buffer_addr_180, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_179"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="5170" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_179_cast = zext i8 %buffer_load_179 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_179_cast"/></StgValue>
</operation>

<operation id="5171" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_179_cast = zext i8 %Input_load_182 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_179_cast"/></StgValue>
</operation>

<operation id="5172" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_179 = add i9 %tmp_5_179_cast, %tmp_6_179_cast

]]></Node>
<StgValue><ssdm name="tmp_7_179"/></StgValue>
</operation>

<operation id="5173" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_180_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_179, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_180_cast"/></StgValue>
</operation>

<operation id="5174" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5175" st_id="545" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.180:1  store i8 %Input_load_182, i8* %buffer_addr_179, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5176" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.180:5  %sum_180 = add i17 %phi_mul, 181

]]></Node>
<StgValue><ssdm name="sum_180"/></StgValue>
</operation>

<operation id="5177" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.180:6  %sum_180_cast = zext i17 %sum_180 to i32

]]></Node>
<StgValue><ssdm name="sum_180_cast"/></StgValue>
</operation>

<operation id="5178" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.180:7  %Input_addr_184 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_180_cast

]]></Node>
<StgValue><ssdm name="Input_addr_184"/></StgValue>
</operation>

<operation id="5179" st_id="545" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.180:8  %Input_load_184 = load i8* %Input_addr_184, align 1

]]></Node>
<StgValue><ssdm name="Input_load_184"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="5180" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.180:0  %Average_2_179 = phi i8 [ %Average_180_cast, %183 ], [ %Input_load_182, %._crit_edge.179 ]

]]></Node>
<StgValue><ssdm name="Average_2_179"/></StgValue>
</operation>

<operation id="5181" st_id="546" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.180:2  %Diff_179 = sub i8 %Input_load_183, %Average_2_179

]]></Node>
<StgValue><ssdm name="Diff_179"/></StgValue>
</operation>

<operation id="5182" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.180:3  %Output_addr_180 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_179_cast

]]></Node>
<StgValue><ssdm name="Output_addr_180"/></StgValue>
</operation>

<operation id="5183" st_id="546" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.180:4  store i8 %Diff_179, i8* %Output_addr_180, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5184" st_id="546" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.180:8  %Input_load_184 = load i8* %Input_addr_184, align 1

]]></Node>
<StgValue><ssdm name="Input_load_184"/></StgValue>
</operation>

<operation id="5185" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.180:9  br i1 %tmp, label %184, label %._crit_edge.181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5186" st_id="546" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226148">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_180 = load i8* %buffer_addr_181, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_180"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="5187" st_id="547" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_180 = load i8* %buffer_addr_181, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_180"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="5188" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_180_cast = zext i8 %buffer_load_180 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_180_cast"/></StgValue>
</operation>

<operation id="5189" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_180_cast = zext i8 %Input_load_183 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_180_cast"/></StgValue>
</operation>

<operation id="5190" st_id="548" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_180 = add i9 %tmp_5_180_cast, %tmp_6_180_cast

]]></Node>
<StgValue><ssdm name="tmp_7_180"/></StgValue>
</operation>

<operation id="5191" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_181_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_180, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_181_cast"/></StgValue>
</operation>

<operation id="5192" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.181

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5193" st_id="548" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.181:1  store i8 %Input_load_183, i8* %buffer_addr_180, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5194" st_id="548" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.181:5  %sum_181 = add i17 %phi_mul, 182

]]></Node>
<StgValue><ssdm name="sum_181"/></StgValue>
</operation>

<operation id="5195" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.181:6  %sum_181_cast = zext i17 %sum_181 to i32

]]></Node>
<StgValue><ssdm name="sum_181_cast"/></StgValue>
</operation>

<operation id="5196" st_id="548" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.181:7  %Input_addr_185 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_181_cast

]]></Node>
<StgValue><ssdm name="Input_addr_185"/></StgValue>
</operation>

<operation id="5197" st_id="548" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.181:8  %Input_load_185 = load i8* %Input_addr_185, align 1

]]></Node>
<StgValue><ssdm name="Input_load_185"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="5198" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.181:0  %Average_2_180 = phi i8 [ %Average_181_cast, %184 ], [ %Input_load_183, %._crit_edge.180 ]

]]></Node>
<StgValue><ssdm name="Average_2_180"/></StgValue>
</operation>

<operation id="5199" st_id="549" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.181:2  %Diff_180 = sub i8 %Input_load_184, %Average_2_180

]]></Node>
<StgValue><ssdm name="Diff_180"/></StgValue>
</operation>

<operation id="5200" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.181:3  %Output_addr_181 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_180_cast

]]></Node>
<StgValue><ssdm name="Output_addr_181"/></StgValue>
</operation>

<operation id="5201" st_id="549" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.181:4  store i8 %Diff_180, i8* %Output_addr_181, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5202" st_id="549" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.181:8  %Input_load_185 = load i8* %Input_addr_185, align 1

]]></Node>
<StgValue><ssdm name="Input_load_185"/></StgValue>
</operation>

<operation id="5203" st_id="549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.181:9  br i1 %tmp, label %185, label %._crit_edge.182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5204" st_id="549" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226153">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_181 = load i8* %buffer_addr_182, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_181"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="5205" st_id="550" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_181 = load i8* %buffer_addr_182, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_181"/></StgValue>
</operation>

<operation id="5206" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_181_cast = zext i8 %buffer_load_181 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_181_cast"/></StgValue>
</operation>

<operation id="5207" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_181_cast = zext i8 %Input_load_184 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_181_cast"/></StgValue>
</operation>

<operation id="5208" st_id="550" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_181 = add i9 %tmp_5_181_cast, %tmp_6_181_cast

]]></Node>
<StgValue><ssdm name="tmp_7_181"/></StgValue>
</operation>

<operation id="5209" st_id="550" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_182_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_181, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_182_cast"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="5210" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226155">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5211" st_id="551" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.182:1  store i8 %Input_load_184, i8* %buffer_addr_181, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5212" st_id="551" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.182:5  %sum_182 = add i17 %phi_mul, 183

]]></Node>
<StgValue><ssdm name="sum_182"/></StgValue>
</operation>

<operation id="5213" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.182:6  %sum_182_cast = zext i17 %sum_182 to i32

]]></Node>
<StgValue><ssdm name="sum_182_cast"/></StgValue>
</operation>

<operation id="5214" st_id="551" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.182:7  %Input_addr_186 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_182_cast

]]></Node>
<StgValue><ssdm name="Input_addr_186"/></StgValue>
</operation>

<operation id="5215" st_id="551" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.182:8  %Input_load_186 = load i8* %Input_addr_186, align 1

]]></Node>
<StgValue><ssdm name="Input_load_186"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="5216" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.182:0  %Average_2_181 = phi i8 [ %Average_182_cast, %185 ], [ %Input_load_184, %._crit_edge.181 ]

]]></Node>
<StgValue><ssdm name="Average_2_181"/></StgValue>
</operation>

<operation id="5217" st_id="552" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.182:2  %Diff_181 = sub i8 %Input_load_185, %Average_2_181

]]></Node>
<StgValue><ssdm name="Diff_181"/></StgValue>
</operation>

<operation id="5218" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.182:3  %Output_addr_182 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_181_cast

]]></Node>
<StgValue><ssdm name="Output_addr_182"/></StgValue>
</operation>

<operation id="5219" st_id="552" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.182:4  store i8 %Diff_181, i8* %Output_addr_182, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5220" st_id="552" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.182:8  %Input_load_186 = load i8* %Input_addr_186, align 1

]]></Node>
<StgValue><ssdm name="Input_load_186"/></StgValue>
</operation>

<operation id="5221" st_id="552" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.182:9  br i1 %tmp, label %186, label %._crit_edge.183

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5222" st_id="552" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226158">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_182 = load i8* %buffer_addr_183, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_182"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="5223" st_id="553" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_182 = load i8* %buffer_addr_183, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_182"/></StgValue>
</operation>

<operation id="5224" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_182_cast = zext i8 %buffer_load_182 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_182_cast"/></StgValue>
</operation>

<operation id="5225" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_182_cast = zext i8 %Input_load_185 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_182_cast"/></StgValue>
</operation>

<operation id="5226" st_id="553" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_182 = add i9 %tmp_5_182_cast, %tmp_6_182_cast

]]></Node>
<StgValue><ssdm name="tmp_7_182"/></StgValue>
</operation>

<operation id="5227" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_183_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_182, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_183_cast"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="5228" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226160">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.183

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5229" st_id="554" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.183:1  store i8 %Input_load_185, i8* %buffer_addr_182, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5230" st_id="554" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.183:5  %sum_183 = add i17 %phi_mul, 184

]]></Node>
<StgValue><ssdm name="sum_183"/></StgValue>
</operation>

<operation id="5231" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.183:6  %sum_183_cast = zext i17 %sum_183 to i32

]]></Node>
<StgValue><ssdm name="sum_183_cast"/></StgValue>
</operation>

<operation id="5232" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.183:7  %Input_addr_187 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_183_cast

]]></Node>
<StgValue><ssdm name="Input_addr_187"/></StgValue>
</operation>

<operation id="5233" st_id="554" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.183:8  %Input_load_187 = load i8* %Input_addr_187, align 1

]]></Node>
<StgValue><ssdm name="Input_load_187"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="5234" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.183:0  %Average_2_182 = phi i8 [ %Average_183_cast, %186 ], [ %Input_load_185, %._crit_edge.182 ]

]]></Node>
<StgValue><ssdm name="Average_2_182"/></StgValue>
</operation>

<operation id="5235" st_id="555" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.183:2  %Diff_182 = sub i8 %Input_load_186, %Average_2_182

]]></Node>
<StgValue><ssdm name="Diff_182"/></StgValue>
</operation>

<operation id="5236" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.183:3  %Output_addr_183 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_182_cast

]]></Node>
<StgValue><ssdm name="Output_addr_183"/></StgValue>
</operation>

<operation id="5237" st_id="555" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.183:4  store i8 %Diff_182, i8* %Output_addr_183, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5238" st_id="555" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.183:8  %Input_load_187 = load i8* %Input_addr_187, align 1

]]></Node>
<StgValue><ssdm name="Input_load_187"/></StgValue>
</operation>

<operation id="5239" st_id="555" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.183:9  br i1 %tmp, label %187, label %._crit_edge.184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5240" st_id="555" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226163">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_183 = load i8* %buffer_addr_184, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_183"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="5241" st_id="556" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_183 = load i8* %buffer_addr_184, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_183"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="5242" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_183_cast = zext i8 %buffer_load_183 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_183_cast"/></StgValue>
</operation>

<operation id="5243" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_183_cast = zext i8 %Input_load_186 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_183_cast"/></StgValue>
</operation>

<operation id="5244" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_183 = add i9 %tmp_5_183_cast, %tmp_6_183_cast

]]></Node>
<StgValue><ssdm name="tmp_7_183"/></StgValue>
</operation>

<operation id="5245" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_184_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_183, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_184_cast"/></StgValue>
</operation>

<operation id="5246" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5247" st_id="557" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.184:1  store i8 %Input_load_186, i8* %buffer_addr_183, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5248" st_id="557" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.184:5  %sum_184 = add i17 %phi_mul, 185

]]></Node>
<StgValue><ssdm name="sum_184"/></StgValue>
</operation>

<operation id="5249" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.184:6  %sum_184_cast = zext i17 %sum_184 to i32

]]></Node>
<StgValue><ssdm name="sum_184_cast"/></StgValue>
</operation>

<operation id="5250" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.184:7  %Input_addr_188 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_184_cast

]]></Node>
<StgValue><ssdm name="Input_addr_188"/></StgValue>
</operation>

<operation id="5251" st_id="557" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.184:8  %Input_load_188 = load i8* %Input_addr_188, align 1

]]></Node>
<StgValue><ssdm name="Input_load_188"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="5252" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.184:0  %Average_2_183 = phi i8 [ %Average_184_cast, %187 ], [ %Input_load_186, %._crit_edge.183 ]

]]></Node>
<StgValue><ssdm name="Average_2_183"/></StgValue>
</operation>

<operation id="5253" st_id="558" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.184:2  %Diff_183 = sub i8 %Input_load_187, %Average_2_183

]]></Node>
<StgValue><ssdm name="Diff_183"/></StgValue>
</operation>

<operation id="5254" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.184:3  %Output_addr_184 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_183_cast

]]></Node>
<StgValue><ssdm name="Output_addr_184"/></StgValue>
</operation>

<operation id="5255" st_id="558" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.184:4  store i8 %Diff_183, i8* %Output_addr_184, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5256" st_id="558" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.184:8  %Input_load_188 = load i8* %Input_addr_188, align 1

]]></Node>
<StgValue><ssdm name="Input_load_188"/></StgValue>
</operation>

<operation id="5257" st_id="558" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.184:9  br i1 %tmp, label %188, label %._crit_edge.185

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5258" st_id="558" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226168">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_184 = load i8* %buffer_addr_185, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_184"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="5259" st_id="559" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_184 = load i8* %buffer_addr_185, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_184"/></StgValue>
</operation>

<operation id="5260" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_184_cast = zext i8 %buffer_load_184 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_184_cast"/></StgValue>
</operation>

<operation id="5261" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_184_cast = zext i8 %Input_load_187 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_184_cast"/></StgValue>
</operation>

<operation id="5262" st_id="559" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_184 = add i9 %tmp_5_184_cast, %tmp_6_184_cast

]]></Node>
<StgValue><ssdm name="tmp_7_184"/></StgValue>
</operation>

<operation id="5263" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_185_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_184, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_185_cast"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="5264" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226170">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.185

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5265" st_id="560" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.185:1  store i8 %Input_load_187, i8* %buffer_addr_184, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5266" st_id="560" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.185:5  %sum_185 = add i17 %phi_mul, 186

]]></Node>
<StgValue><ssdm name="sum_185"/></StgValue>
</operation>

<operation id="5267" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.185:6  %sum_185_cast = zext i17 %sum_185 to i32

]]></Node>
<StgValue><ssdm name="sum_185_cast"/></StgValue>
</operation>

<operation id="5268" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.185:7  %Input_addr_189 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_185_cast

]]></Node>
<StgValue><ssdm name="Input_addr_189"/></StgValue>
</operation>

<operation id="5269" st_id="560" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.185:8  %Input_load_189 = load i8* %Input_addr_189, align 1

]]></Node>
<StgValue><ssdm name="Input_load_189"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="5270" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.185:0  %Average_2_184 = phi i8 [ %Average_185_cast, %188 ], [ %Input_load_187, %._crit_edge.184 ]

]]></Node>
<StgValue><ssdm name="Average_2_184"/></StgValue>
</operation>

<operation id="5271" st_id="561" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.185:2  %Diff_184 = sub i8 %Input_load_188, %Average_2_184

]]></Node>
<StgValue><ssdm name="Diff_184"/></StgValue>
</operation>

<operation id="5272" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.185:3  %Output_addr_185 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_184_cast

]]></Node>
<StgValue><ssdm name="Output_addr_185"/></StgValue>
</operation>

<operation id="5273" st_id="561" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.185:4  store i8 %Diff_184, i8* %Output_addr_185, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5274" st_id="561" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.185:8  %Input_load_189 = load i8* %Input_addr_189, align 1

]]></Node>
<StgValue><ssdm name="Input_load_189"/></StgValue>
</operation>

<operation id="5275" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.185:9  br i1 %tmp, label %189, label %._crit_edge.186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5276" st_id="561" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_185 = load i8* %buffer_addr_186, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_185"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="5277" st_id="562" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_185 = load i8* %buffer_addr_186, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_185"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="5278" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_185_cast = zext i8 %buffer_load_185 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_185_cast"/></StgValue>
</operation>

<operation id="5279" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_185_cast = zext i8 %Input_load_188 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_185_cast"/></StgValue>
</operation>

<operation id="5280" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_185 = add i9 %tmp_5_185_cast, %tmp_6_185_cast

]]></Node>
<StgValue><ssdm name="tmp_7_185"/></StgValue>
</operation>

<operation id="5281" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_186_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_185, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_186_cast"/></StgValue>
</operation>

<operation id="5282" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5283" st_id="563" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.186:1  store i8 %Input_load_188, i8* %buffer_addr_185, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5284" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.186:5  %sum_186 = add i17 %phi_mul, 187

]]></Node>
<StgValue><ssdm name="sum_186"/></StgValue>
</operation>

<operation id="5285" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.186:6  %sum_186_cast = zext i17 %sum_186 to i32

]]></Node>
<StgValue><ssdm name="sum_186_cast"/></StgValue>
</operation>

<operation id="5286" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.186:7  %Input_addr_190 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_186_cast

]]></Node>
<StgValue><ssdm name="Input_addr_190"/></StgValue>
</operation>

<operation id="5287" st_id="563" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.186:8  %Input_load_190 = load i8* %Input_addr_190, align 1

]]></Node>
<StgValue><ssdm name="Input_load_190"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="5288" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.186:0  %Average_2_185 = phi i8 [ %Average_186_cast, %189 ], [ %Input_load_188, %._crit_edge.185 ]

]]></Node>
<StgValue><ssdm name="Average_2_185"/></StgValue>
</operation>

<operation id="5289" st_id="564" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.186:2  %Diff_185 = sub i8 %Input_load_189, %Average_2_185

]]></Node>
<StgValue><ssdm name="Diff_185"/></StgValue>
</operation>

<operation id="5290" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.186:3  %Output_addr_186 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_185_cast

]]></Node>
<StgValue><ssdm name="Output_addr_186"/></StgValue>
</operation>

<operation id="5291" st_id="564" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.186:4  store i8 %Diff_185, i8* %Output_addr_186, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5292" st_id="564" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.186:8  %Input_load_190 = load i8* %Input_addr_190, align 1

]]></Node>
<StgValue><ssdm name="Input_load_190"/></StgValue>
</operation>

<operation id="5293" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.186:9  br i1 %tmp, label %190, label %._crit_edge.187

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5294" st_id="564" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226178">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_186 = load i8* %buffer_addr_187, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_186"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="5295" st_id="565" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_186 = load i8* %buffer_addr_187, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_186"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="5296" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_186_cast = zext i8 %buffer_load_186 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_186_cast"/></StgValue>
</operation>

<operation id="5297" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_186_cast = zext i8 %Input_load_189 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_186_cast"/></StgValue>
</operation>

<operation id="5298" st_id="566" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_186 = add i9 %tmp_5_186_cast, %tmp_6_186_cast

]]></Node>
<StgValue><ssdm name="tmp_7_186"/></StgValue>
</operation>

<operation id="5299" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_187_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_186, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_187_cast"/></StgValue>
</operation>

<operation id="5300" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.187

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5301" st_id="566" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.187:1  store i8 %Input_load_189, i8* %buffer_addr_186, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5302" st_id="566" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.187:5  %sum_187 = add i17 %phi_mul, 188

]]></Node>
<StgValue><ssdm name="sum_187"/></StgValue>
</operation>

<operation id="5303" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.187:6  %sum_187_cast = zext i17 %sum_187 to i32

]]></Node>
<StgValue><ssdm name="sum_187_cast"/></StgValue>
</operation>

<operation id="5304" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.187:7  %Input_addr_191 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_187_cast

]]></Node>
<StgValue><ssdm name="Input_addr_191"/></StgValue>
</operation>

<operation id="5305" st_id="566" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.187:8  %Input_load_191 = load i8* %Input_addr_191, align 1

]]></Node>
<StgValue><ssdm name="Input_load_191"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="5306" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.187:0  %Average_2_186 = phi i8 [ %Average_187_cast, %190 ], [ %Input_load_189, %._crit_edge.186 ]

]]></Node>
<StgValue><ssdm name="Average_2_186"/></StgValue>
</operation>

<operation id="5307" st_id="567" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.187:2  %Diff_186 = sub i8 %Input_load_190, %Average_2_186

]]></Node>
<StgValue><ssdm name="Diff_186"/></StgValue>
</operation>

<operation id="5308" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.187:3  %Output_addr_187 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_186_cast

]]></Node>
<StgValue><ssdm name="Output_addr_187"/></StgValue>
</operation>

<operation id="5309" st_id="567" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.187:4  store i8 %Diff_186, i8* %Output_addr_187, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5310" st_id="567" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.187:8  %Input_load_191 = load i8* %Input_addr_191, align 1

]]></Node>
<StgValue><ssdm name="Input_load_191"/></StgValue>
</operation>

<operation id="5311" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.187:9  br i1 %tmp, label %191, label %._crit_edge.188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5312" st_id="567" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226183">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_187 = load i8* %buffer_addr_188, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_187"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="5313" st_id="568" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_187 = load i8* %buffer_addr_188, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_187"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="5314" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_187_cast = zext i8 %buffer_load_187 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_187_cast"/></StgValue>
</operation>

<operation id="5315" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_187_cast = zext i8 %Input_load_190 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_187_cast"/></StgValue>
</operation>

<operation id="5316" st_id="569" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_187 = add i9 %tmp_5_187_cast, %tmp_6_187_cast

]]></Node>
<StgValue><ssdm name="tmp_7_187"/></StgValue>
</operation>

<operation id="5317" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_188_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_187, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_188_cast"/></StgValue>
</operation>

<operation id="5318" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5319" st_id="569" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.188:1  store i8 %Input_load_190, i8* %buffer_addr_187, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5320" st_id="569" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.188:5  %sum_188 = add i17 %phi_mul, 189

]]></Node>
<StgValue><ssdm name="sum_188"/></StgValue>
</operation>

<operation id="5321" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.188:6  %sum_188_cast = zext i17 %sum_188 to i32

]]></Node>
<StgValue><ssdm name="sum_188_cast"/></StgValue>
</operation>

<operation id="5322" st_id="569" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.188:7  %Input_addr_192 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_188_cast

]]></Node>
<StgValue><ssdm name="Input_addr_192"/></StgValue>
</operation>

<operation id="5323" st_id="569" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.188:8  %Input_load_192 = load i8* %Input_addr_192, align 1

]]></Node>
<StgValue><ssdm name="Input_load_192"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="5324" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.188:0  %Average_2_187 = phi i8 [ %Average_188_cast, %191 ], [ %Input_load_190, %._crit_edge.187 ]

]]></Node>
<StgValue><ssdm name="Average_2_187"/></StgValue>
</operation>

<operation id="5325" st_id="570" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.188:2  %Diff_187 = sub i8 %Input_load_191, %Average_2_187

]]></Node>
<StgValue><ssdm name="Diff_187"/></StgValue>
</operation>

<operation id="5326" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.188:3  %Output_addr_188 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_187_cast

]]></Node>
<StgValue><ssdm name="Output_addr_188"/></StgValue>
</operation>

<operation id="5327" st_id="570" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.188:4  store i8 %Diff_187, i8* %Output_addr_188, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5328" st_id="570" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.188:8  %Input_load_192 = load i8* %Input_addr_192, align 1

]]></Node>
<StgValue><ssdm name="Input_load_192"/></StgValue>
</operation>

<operation id="5329" st_id="570" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.188:9  br i1 %tmp, label %192, label %._crit_edge.189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5330" st_id="570" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226188">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_188 = load i8* %buffer_addr_189, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_188"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="5331" st_id="571" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_188 = load i8* %buffer_addr_189, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_188"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="5332" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_188_cast = zext i8 %buffer_load_188 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_188_cast"/></StgValue>
</operation>

<operation id="5333" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_188_cast = zext i8 %Input_load_191 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_188_cast"/></StgValue>
</operation>

<operation id="5334" st_id="572" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_188 = add i9 %tmp_5_188_cast, %tmp_6_188_cast

]]></Node>
<StgValue><ssdm name="tmp_7_188"/></StgValue>
</operation>

<operation id="5335" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_189_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_188, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_189_cast"/></StgValue>
</operation>

<operation id="5336" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5337" st_id="572" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.189:1  store i8 %Input_load_191, i8* %buffer_addr_188, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5338" st_id="572" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.189:5  %sum_189 = add i17 %phi_mul, 190

]]></Node>
<StgValue><ssdm name="sum_189"/></StgValue>
</operation>

<operation id="5339" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.189:6  %sum_189_cast = zext i17 %sum_189 to i32

]]></Node>
<StgValue><ssdm name="sum_189_cast"/></StgValue>
</operation>

<operation id="5340" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.189:7  %Input_addr_193 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_189_cast

]]></Node>
<StgValue><ssdm name="Input_addr_193"/></StgValue>
</operation>

<operation id="5341" st_id="572" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.189:8  %Input_load_193 = load i8* %Input_addr_193, align 1

]]></Node>
<StgValue><ssdm name="Input_load_193"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="5342" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.189:0  %Average_2_188 = phi i8 [ %Average_189_cast, %192 ], [ %Input_load_191, %._crit_edge.188 ]

]]></Node>
<StgValue><ssdm name="Average_2_188"/></StgValue>
</operation>

<operation id="5343" st_id="573" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.189:2  %Diff_188 = sub i8 %Input_load_192, %Average_2_188

]]></Node>
<StgValue><ssdm name="Diff_188"/></StgValue>
</operation>

<operation id="5344" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.189:3  %Output_addr_189 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_188_cast

]]></Node>
<StgValue><ssdm name="Output_addr_189"/></StgValue>
</operation>

<operation id="5345" st_id="573" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.189:4  store i8 %Diff_188, i8* %Output_addr_189, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5346" st_id="573" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.189:8  %Input_load_193 = load i8* %Input_addr_193, align 1

]]></Node>
<StgValue><ssdm name="Input_load_193"/></StgValue>
</operation>

<operation id="5347" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.189:9  br i1 %tmp, label %193, label %._crit_edge.190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5348" st_id="573" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226193">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_189 = load i8* %buffer_addr_190, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_189"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="5349" st_id="574" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_189 = load i8* %buffer_addr_190, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_189"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="5350" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_189_cast = zext i8 %buffer_load_189 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_189_cast"/></StgValue>
</operation>

<operation id="5351" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_189_cast = zext i8 %Input_load_192 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_189_cast"/></StgValue>
</operation>

<operation id="5352" st_id="575" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_189 = add i9 %tmp_5_189_cast, %tmp_6_189_cast

]]></Node>
<StgValue><ssdm name="tmp_7_189"/></StgValue>
</operation>

<operation id="5353" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_190_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_189, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_190_cast"/></StgValue>
</operation>

<operation id="5354" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5355" st_id="575" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.190:1  store i8 %Input_load_192, i8* %buffer_addr_189, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5356" st_id="575" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.190:5  %sum_190 = add i17 %phi_mul, 191

]]></Node>
<StgValue><ssdm name="sum_190"/></StgValue>
</operation>

<operation id="5357" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.190:6  %sum_190_cast = zext i17 %sum_190 to i32

]]></Node>
<StgValue><ssdm name="sum_190_cast"/></StgValue>
</operation>

<operation id="5358" st_id="575" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.190:7  %Input_addr_194 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_190_cast

]]></Node>
<StgValue><ssdm name="Input_addr_194"/></StgValue>
</operation>

<operation id="5359" st_id="575" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.190:8  %Input_load_194 = load i8* %Input_addr_194, align 1

]]></Node>
<StgValue><ssdm name="Input_load_194"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="5360" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.190:0  %Average_2_189 = phi i8 [ %Average_190_cast, %193 ], [ %Input_load_192, %._crit_edge.189 ]

]]></Node>
<StgValue><ssdm name="Average_2_189"/></StgValue>
</operation>

<operation id="5361" st_id="576" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.190:2  %Diff_189 = sub i8 %Input_load_193, %Average_2_189

]]></Node>
<StgValue><ssdm name="Diff_189"/></StgValue>
</operation>

<operation id="5362" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.190:3  %Output_addr_190 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_189_cast

]]></Node>
<StgValue><ssdm name="Output_addr_190"/></StgValue>
</operation>

<operation id="5363" st_id="576" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.190:4  store i8 %Diff_189, i8* %Output_addr_190, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5364" st_id="576" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.190:8  %Input_load_194 = load i8* %Input_addr_194, align 1

]]></Node>
<StgValue><ssdm name="Input_load_194"/></StgValue>
</operation>

<operation id="5365" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.190:9  br i1 %tmp, label %194, label %._crit_edge.191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5366" st_id="576" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226198">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_190 = load i8* %buffer_addr_191, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_190"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="5367" st_id="577" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_190 = load i8* %buffer_addr_191, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_190"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="5368" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_190_cast = zext i8 %buffer_load_190 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_190_cast"/></StgValue>
</operation>

<operation id="5369" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_190_cast = zext i8 %Input_load_193 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_190_cast"/></StgValue>
</operation>

<operation id="5370" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_190 = add i9 %tmp_5_190_cast, %tmp_6_190_cast

]]></Node>
<StgValue><ssdm name="tmp_7_190"/></StgValue>
</operation>

<operation id="5371" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_191_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_190, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_191_cast"/></StgValue>
</operation>

<operation id="5372" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5373" st_id="578" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.191:1  store i8 %Input_load_193, i8* %buffer_addr_190, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5374" st_id="578" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.191:5  %sum_191 = add i17 %phi_mul, 192

]]></Node>
<StgValue><ssdm name="sum_191"/></StgValue>
</operation>

<operation id="5375" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.191:6  %sum_191_cast = zext i17 %sum_191 to i32

]]></Node>
<StgValue><ssdm name="sum_191_cast"/></StgValue>
</operation>

<operation id="5376" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.191:7  %Input_addr_195 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_191_cast

]]></Node>
<StgValue><ssdm name="Input_addr_195"/></StgValue>
</operation>

<operation id="5377" st_id="578" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.191:8  %Input_load_195 = load i8* %Input_addr_195, align 1

]]></Node>
<StgValue><ssdm name="Input_load_195"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="5378" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.191:0  %Average_2_190 = phi i8 [ %Average_191_cast, %194 ], [ %Input_load_193, %._crit_edge.190 ]

]]></Node>
<StgValue><ssdm name="Average_2_190"/></StgValue>
</operation>

<operation id="5379" st_id="579" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.191:2  %Diff_190 = sub i8 %Input_load_194, %Average_2_190

]]></Node>
<StgValue><ssdm name="Diff_190"/></StgValue>
</operation>

<operation id="5380" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.191:3  %Output_addr_191 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_190_cast

]]></Node>
<StgValue><ssdm name="Output_addr_191"/></StgValue>
</operation>

<operation id="5381" st_id="579" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.191:4  store i8 %Diff_190, i8* %Output_addr_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5382" st_id="579" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.191:8  %Input_load_195 = load i8* %Input_addr_195, align 1

]]></Node>
<StgValue><ssdm name="Input_load_195"/></StgValue>
</operation>

<operation id="5383" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.191:9  br i1 %tmp, label %195, label %._crit_edge.192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5384" st_id="579" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226203">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_191 = load i8* %buffer_addr_192, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_191"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="5385" st_id="580" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_191 = load i8* %buffer_addr_192, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_191"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="5386" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_191_cast = zext i8 %buffer_load_191 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_191_cast"/></StgValue>
</operation>

<operation id="5387" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_191_cast = zext i8 %Input_load_194 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_191_cast"/></StgValue>
</operation>

<operation id="5388" st_id="581" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_191 = add i9 %tmp_5_191_cast, %tmp_6_191_cast

]]></Node>
<StgValue><ssdm name="tmp_7_191"/></StgValue>
</operation>

<operation id="5389" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_192_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_191, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_192_cast"/></StgValue>
</operation>

<operation id="5390" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5391" st_id="581" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.192:1  store i8 %Input_load_194, i8* %buffer_addr_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5392" st_id="581" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.192:5  %sum_192 = add i17 %phi_mul, 193

]]></Node>
<StgValue><ssdm name="sum_192"/></StgValue>
</operation>

<operation id="5393" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.192:6  %sum_192_cast = zext i17 %sum_192 to i32

]]></Node>
<StgValue><ssdm name="sum_192_cast"/></StgValue>
</operation>

<operation id="5394" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.192:7  %Input_addr_196 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_192_cast

]]></Node>
<StgValue><ssdm name="Input_addr_196"/></StgValue>
</operation>

<operation id="5395" st_id="581" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.192:8  %Input_load_196 = load i8* %Input_addr_196, align 1

]]></Node>
<StgValue><ssdm name="Input_load_196"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="5396" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.192:0  %Average_2_191 = phi i8 [ %Average_192_cast, %195 ], [ %Input_load_194, %._crit_edge.191 ]

]]></Node>
<StgValue><ssdm name="Average_2_191"/></StgValue>
</operation>

<operation id="5397" st_id="582" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.192:2  %Diff_191 = sub i8 %Input_load_195, %Average_2_191

]]></Node>
<StgValue><ssdm name="Diff_191"/></StgValue>
</operation>

<operation id="5398" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.192:3  %Output_addr_192 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_191_cast

]]></Node>
<StgValue><ssdm name="Output_addr_192"/></StgValue>
</operation>

<operation id="5399" st_id="582" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.192:4  store i8 %Diff_191, i8* %Output_addr_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5400" st_id="582" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.192:8  %Input_load_196 = load i8* %Input_addr_196, align 1

]]></Node>
<StgValue><ssdm name="Input_load_196"/></StgValue>
</operation>

<operation id="5401" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.192:9  br i1 %tmp, label %196, label %._crit_edge.193

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5402" st_id="582" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226208">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_192 = load i8* %buffer_addr_193, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_192"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="5403" st_id="583" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_192 = load i8* %buffer_addr_193, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_192"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="5404" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_192_cast = zext i8 %buffer_load_192 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_192_cast"/></StgValue>
</operation>

<operation id="5405" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_192_cast = zext i8 %Input_load_195 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_192_cast"/></StgValue>
</operation>

<operation id="5406" st_id="584" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_192 = add i9 %tmp_5_192_cast, %tmp_6_192_cast

]]></Node>
<StgValue><ssdm name="tmp_7_192"/></StgValue>
</operation>

<operation id="5407" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_193_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_192, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_193_cast"/></StgValue>
</operation>

<operation id="5408" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.193

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5409" st_id="584" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.193:1  store i8 %Input_load_195, i8* %buffer_addr_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5410" st_id="584" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.193:5  %sum_193 = add i17 %phi_mul, 194

]]></Node>
<StgValue><ssdm name="sum_193"/></StgValue>
</operation>

<operation id="5411" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.193:6  %sum_193_cast = zext i17 %sum_193 to i32

]]></Node>
<StgValue><ssdm name="sum_193_cast"/></StgValue>
</operation>

<operation id="5412" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.193:7  %Input_addr_197 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_193_cast

]]></Node>
<StgValue><ssdm name="Input_addr_197"/></StgValue>
</operation>

<operation id="5413" st_id="584" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.193:8  %Input_load_197 = load i8* %Input_addr_197, align 1

]]></Node>
<StgValue><ssdm name="Input_load_197"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="5414" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.193:0  %Average_2_192 = phi i8 [ %Average_193_cast, %196 ], [ %Input_load_195, %._crit_edge.192 ]

]]></Node>
<StgValue><ssdm name="Average_2_192"/></StgValue>
</operation>

<operation id="5415" st_id="585" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.193:2  %Diff_192 = sub i8 %Input_load_196, %Average_2_192

]]></Node>
<StgValue><ssdm name="Diff_192"/></StgValue>
</operation>

<operation id="5416" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.193:3  %Output_addr_193 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_192_cast

]]></Node>
<StgValue><ssdm name="Output_addr_193"/></StgValue>
</operation>

<operation id="5417" st_id="585" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.193:4  store i8 %Diff_192, i8* %Output_addr_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5418" st_id="585" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.193:8  %Input_load_197 = load i8* %Input_addr_197, align 1

]]></Node>
<StgValue><ssdm name="Input_load_197"/></StgValue>
</operation>

<operation id="5419" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.193:9  br i1 %tmp, label %197, label %._crit_edge.194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5420" st_id="585" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226213">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_193 = load i8* %buffer_addr_194, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_193"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="5421" st_id="586" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_193 = load i8* %buffer_addr_194, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_193"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="5422" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_193_cast = zext i8 %buffer_load_193 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_193_cast"/></StgValue>
</operation>

<operation id="5423" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_193_cast = zext i8 %Input_load_196 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_193_cast"/></StgValue>
</operation>

<operation id="5424" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_193 = add i9 %tmp_5_193_cast, %tmp_6_193_cast

]]></Node>
<StgValue><ssdm name="tmp_7_193"/></StgValue>
</operation>

<operation id="5425" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_194_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_193, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_194_cast"/></StgValue>
</operation>

<operation id="5426" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5427" st_id="587" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.194:1  store i8 %Input_load_196, i8* %buffer_addr_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5428" st_id="587" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.194:5  %sum_194 = add i17 %phi_mul, 195

]]></Node>
<StgValue><ssdm name="sum_194"/></StgValue>
</operation>

<operation id="5429" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.194:6  %sum_194_cast = zext i17 %sum_194 to i32

]]></Node>
<StgValue><ssdm name="sum_194_cast"/></StgValue>
</operation>

<operation id="5430" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.194:7  %Input_addr_198 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_194_cast

]]></Node>
<StgValue><ssdm name="Input_addr_198"/></StgValue>
</operation>

<operation id="5431" st_id="587" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.194:8  %Input_load_198 = load i8* %Input_addr_198, align 1

]]></Node>
<StgValue><ssdm name="Input_load_198"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="5432" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.194:0  %Average_2_193 = phi i8 [ %Average_194_cast, %197 ], [ %Input_load_196, %._crit_edge.193 ]

]]></Node>
<StgValue><ssdm name="Average_2_193"/></StgValue>
</operation>

<operation id="5433" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.194:2  %Diff_193 = sub i8 %Input_load_197, %Average_2_193

]]></Node>
<StgValue><ssdm name="Diff_193"/></StgValue>
</operation>

<operation id="5434" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.194:3  %Output_addr_194 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_193_cast

]]></Node>
<StgValue><ssdm name="Output_addr_194"/></StgValue>
</operation>

<operation id="5435" st_id="588" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.194:4  store i8 %Diff_193, i8* %Output_addr_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5436" st_id="588" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.194:8  %Input_load_198 = load i8* %Input_addr_198, align 1

]]></Node>
<StgValue><ssdm name="Input_load_198"/></StgValue>
</operation>

<operation id="5437" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.194:9  br i1 %tmp, label %198, label %._crit_edge.195

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5438" st_id="588" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226218">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_194 = load i8* %buffer_addr_195, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_194"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="5439" st_id="589" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_194 = load i8* %buffer_addr_195, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_194"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="5440" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_194_cast = zext i8 %buffer_load_194 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_194_cast"/></StgValue>
</operation>

<operation id="5441" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_194_cast = zext i8 %Input_load_197 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_194_cast"/></StgValue>
</operation>

<operation id="5442" st_id="590" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_194 = add i9 %tmp_5_194_cast, %tmp_6_194_cast

]]></Node>
<StgValue><ssdm name="tmp_7_194"/></StgValue>
</operation>

<operation id="5443" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_195_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_194, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_195_cast"/></StgValue>
</operation>

<operation id="5444" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.195

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5445" st_id="590" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.195:1  store i8 %Input_load_197, i8* %buffer_addr_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5446" st_id="590" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.195:5  %sum_195 = add i17 %phi_mul, 196

]]></Node>
<StgValue><ssdm name="sum_195"/></StgValue>
</operation>

<operation id="5447" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.195:6  %sum_195_cast = zext i17 %sum_195 to i32

]]></Node>
<StgValue><ssdm name="sum_195_cast"/></StgValue>
</operation>

<operation id="5448" st_id="590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.195:7  %Input_addr_199 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_195_cast

]]></Node>
<StgValue><ssdm name="Input_addr_199"/></StgValue>
</operation>

<operation id="5449" st_id="590" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.195:8  %Input_load_199 = load i8* %Input_addr_199, align 1

]]></Node>
<StgValue><ssdm name="Input_load_199"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="5450" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.195:0  %Average_2_194 = phi i8 [ %Average_195_cast, %198 ], [ %Input_load_197, %._crit_edge.194 ]

]]></Node>
<StgValue><ssdm name="Average_2_194"/></StgValue>
</operation>

<operation id="5451" st_id="591" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.195:2  %Diff_194 = sub i8 %Input_load_198, %Average_2_194

]]></Node>
<StgValue><ssdm name="Diff_194"/></StgValue>
</operation>

<operation id="5452" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.195:3  %Output_addr_195 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_194_cast

]]></Node>
<StgValue><ssdm name="Output_addr_195"/></StgValue>
</operation>

<operation id="5453" st_id="591" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.195:4  store i8 %Diff_194, i8* %Output_addr_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5454" st_id="591" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.195:8  %Input_load_199 = load i8* %Input_addr_199, align 1

]]></Node>
<StgValue><ssdm name="Input_load_199"/></StgValue>
</operation>

<operation id="5455" st_id="591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.195:9  br i1 %tmp, label %199, label %._crit_edge.196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5456" st_id="591" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226223">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_195 = load i8* %buffer_addr_196, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_195"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="5457" st_id="592" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_195 = load i8* %buffer_addr_196, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_195"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="5458" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_195_cast = zext i8 %buffer_load_195 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_195_cast"/></StgValue>
</operation>

<operation id="5459" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_195_cast = zext i8 %Input_load_198 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_195_cast"/></StgValue>
</operation>

<operation id="5460" st_id="593" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_195 = add i9 %tmp_5_195_cast, %tmp_6_195_cast

]]></Node>
<StgValue><ssdm name="tmp_7_195"/></StgValue>
</operation>

<operation id="5461" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_196_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_195, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_196_cast"/></StgValue>
</operation>

<operation id="5462" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5463" st_id="593" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.196:1  store i8 %Input_load_198, i8* %buffer_addr_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5464" st_id="593" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.196:5  %sum_196 = add i17 %phi_mul, 197

]]></Node>
<StgValue><ssdm name="sum_196"/></StgValue>
</operation>

<operation id="5465" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.196:6  %sum_196_cast = zext i17 %sum_196 to i32

]]></Node>
<StgValue><ssdm name="sum_196_cast"/></StgValue>
</operation>

<operation id="5466" st_id="593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.196:7  %Input_addr_200 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_196_cast

]]></Node>
<StgValue><ssdm name="Input_addr_200"/></StgValue>
</operation>

<operation id="5467" st_id="593" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.196:8  %Input_load_200 = load i8* %Input_addr_200, align 1

]]></Node>
<StgValue><ssdm name="Input_load_200"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="5468" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.196:0  %Average_2_195 = phi i8 [ %Average_196_cast, %199 ], [ %Input_load_198, %._crit_edge.195 ]

]]></Node>
<StgValue><ssdm name="Average_2_195"/></StgValue>
</operation>

<operation id="5469" st_id="594" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.196:2  %Diff_195 = sub i8 %Input_load_199, %Average_2_195

]]></Node>
<StgValue><ssdm name="Diff_195"/></StgValue>
</operation>

<operation id="5470" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.196:3  %Output_addr_196 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_195_cast

]]></Node>
<StgValue><ssdm name="Output_addr_196"/></StgValue>
</operation>

<operation id="5471" st_id="594" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.196:4  store i8 %Diff_195, i8* %Output_addr_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5472" st_id="594" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.196:8  %Input_load_200 = load i8* %Input_addr_200, align 1

]]></Node>
<StgValue><ssdm name="Input_load_200"/></StgValue>
</operation>

<operation id="5473" st_id="594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.196:9  br i1 %tmp, label %200, label %._crit_edge.197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5474" st_id="594" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226228">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_196 = load i8* %buffer_addr_197, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_196"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="5475" st_id="595" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_196 = load i8* %buffer_addr_197, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_196"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="5476" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226230">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_196_cast = zext i8 %buffer_load_196 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_196_cast"/></StgValue>
</operation>

<operation id="5477" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226230">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_196_cast = zext i8 %Input_load_199 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_196_cast"/></StgValue>
</operation>

<operation id="5478" st_id="596" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226230">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_196 = add i9 %tmp_5_196_cast, %tmp_6_196_cast

]]></Node>
<StgValue><ssdm name="tmp_7_196"/></StgValue>
</operation>

<operation id="5479" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226230">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_197_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_196, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_197_cast"/></StgValue>
</operation>

<operation id="5480" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226230">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5481" st_id="596" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.197:1  store i8 %Input_load_199, i8* %buffer_addr_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5482" st_id="596" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.197:5  %sum_197 = add i17 %phi_mul, 198

]]></Node>
<StgValue><ssdm name="sum_197"/></StgValue>
</operation>

<operation id="5483" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.197:6  %sum_197_cast = zext i17 %sum_197 to i32

]]></Node>
<StgValue><ssdm name="sum_197_cast"/></StgValue>
</operation>

<operation id="5484" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.197:7  %Input_addr_201 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_197_cast

]]></Node>
<StgValue><ssdm name="Input_addr_201"/></StgValue>
</operation>

<operation id="5485" st_id="596" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.197:8  %Input_load_201 = load i8* %Input_addr_201, align 1

]]></Node>
<StgValue><ssdm name="Input_load_201"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="5486" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.197:0  %Average_2_196 = phi i8 [ %Average_197_cast, %200 ], [ %Input_load_199, %._crit_edge.196 ]

]]></Node>
<StgValue><ssdm name="Average_2_196"/></StgValue>
</operation>

<operation id="5487" st_id="597" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.197:2  %Diff_196 = sub i8 %Input_load_200, %Average_2_196

]]></Node>
<StgValue><ssdm name="Diff_196"/></StgValue>
</operation>

<operation id="5488" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.197:3  %Output_addr_197 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_196_cast

]]></Node>
<StgValue><ssdm name="Output_addr_197"/></StgValue>
</operation>

<operation id="5489" st_id="597" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.197:4  store i8 %Diff_196, i8* %Output_addr_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5490" st_id="597" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.197:8  %Input_load_201 = load i8* %Input_addr_201, align 1

]]></Node>
<StgValue><ssdm name="Input_load_201"/></StgValue>
</operation>

<operation id="5491" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.197:9  br i1 %tmp, label %201, label %._crit_edge.198

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5492" st_id="597" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226233">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_197 = load i8* %buffer_addr_198, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_197"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="5493" st_id="598" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_197 = load i8* %buffer_addr_198, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_197"/></StgValue>
</operation>

<operation id="5494" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_197_cast = zext i8 %buffer_load_197 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_197_cast"/></StgValue>
</operation>

<operation id="5495" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_197_cast = zext i8 %Input_load_200 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_197_cast"/></StgValue>
</operation>

<operation id="5496" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_197 = add i9 %tmp_5_197_cast, %tmp_6_197_cast

]]></Node>
<StgValue><ssdm name="tmp_7_197"/></StgValue>
</operation>

<operation id="5497" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_198_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_197, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_198_cast"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="5498" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226235">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.198

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5499" st_id="599" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.198:1  store i8 %Input_load_200, i8* %buffer_addr_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5500" st_id="599" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.198:5  %sum_198 = add i17 %phi_mul, 199

]]></Node>
<StgValue><ssdm name="sum_198"/></StgValue>
</operation>

<operation id="5501" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.198:6  %sum_198_cast = zext i17 %sum_198 to i32

]]></Node>
<StgValue><ssdm name="sum_198_cast"/></StgValue>
</operation>

<operation id="5502" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.198:7  %Input_addr_202 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_198_cast

]]></Node>
<StgValue><ssdm name="Input_addr_202"/></StgValue>
</operation>

<operation id="5503" st_id="599" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.198:8  %Input_load_202 = load i8* %Input_addr_202, align 1

]]></Node>
<StgValue><ssdm name="Input_load_202"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="5504" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.198:0  %Average_2_197 = phi i8 [ %Average_198_cast, %201 ], [ %Input_load_200, %._crit_edge.197 ]

]]></Node>
<StgValue><ssdm name="Average_2_197"/></StgValue>
</operation>

<operation id="5505" st_id="600" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.198:2  %Diff_197 = sub i8 %Input_load_201, %Average_2_197

]]></Node>
<StgValue><ssdm name="Diff_197"/></StgValue>
</operation>

<operation id="5506" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.198:3  %Output_addr_198 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_197_cast

]]></Node>
<StgValue><ssdm name="Output_addr_198"/></StgValue>
</operation>

<operation id="5507" st_id="600" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.198:4  store i8 %Diff_197, i8* %Output_addr_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5508" st_id="600" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.198:8  %Input_load_202 = load i8* %Input_addr_202, align 1

]]></Node>
<StgValue><ssdm name="Input_load_202"/></StgValue>
</operation>

<operation id="5509" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.198:9  br i1 %tmp, label %202, label %._crit_edge.199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5510" st_id="600" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226238">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_198 = load i8* %buffer_addr_199, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_198"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="5511" st_id="601" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_198 = load i8* %buffer_addr_199, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_198"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="5512" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_198_cast = zext i8 %buffer_load_198 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_198_cast"/></StgValue>
</operation>

<operation id="5513" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_198_cast = zext i8 %Input_load_201 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_198_cast"/></StgValue>
</operation>

<operation id="5514" st_id="602" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_198 = add i9 %tmp_5_198_cast, %tmp_6_198_cast

]]></Node>
<StgValue><ssdm name="tmp_7_198"/></StgValue>
</operation>

<operation id="5515" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_199_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_198, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_199_cast"/></StgValue>
</operation>

<operation id="5516" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5517" st_id="602" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.199:1  store i8 %Input_load_201, i8* %buffer_addr_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5518" st_id="602" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.199:5  %sum_199 = add i17 %phi_mul, 200

]]></Node>
<StgValue><ssdm name="sum_199"/></StgValue>
</operation>

<operation id="5519" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.199:6  %sum_199_cast = zext i17 %sum_199 to i32

]]></Node>
<StgValue><ssdm name="sum_199_cast"/></StgValue>
</operation>

<operation id="5520" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.199:7  %Input_addr_203 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_199_cast

]]></Node>
<StgValue><ssdm name="Input_addr_203"/></StgValue>
</operation>

<operation id="5521" st_id="602" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.199:8  %Input_load_203 = load i8* %Input_addr_203, align 1

]]></Node>
<StgValue><ssdm name="Input_load_203"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="5522" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.199:0  %Average_2_198 = phi i8 [ %Average_199_cast, %202 ], [ %Input_load_201, %._crit_edge.198 ]

]]></Node>
<StgValue><ssdm name="Average_2_198"/></StgValue>
</operation>

<operation id="5523" st_id="603" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.199:2  %Diff_198 = sub i8 %Input_load_202, %Average_2_198

]]></Node>
<StgValue><ssdm name="Diff_198"/></StgValue>
</operation>

<operation id="5524" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.199:3  %Output_addr_199 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_198_cast

]]></Node>
<StgValue><ssdm name="Output_addr_199"/></StgValue>
</operation>

<operation id="5525" st_id="603" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.199:4  store i8 %Diff_198, i8* %Output_addr_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5526" st_id="603" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.199:8  %Input_load_203 = load i8* %Input_addr_203, align 1

]]></Node>
<StgValue><ssdm name="Input_load_203"/></StgValue>
</operation>

<operation id="5527" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.199:9  br i1 %tmp, label %203, label %._crit_edge.200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5528" st_id="603" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226243">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_199 = load i8* %buffer_addr_200, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_199"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="5529" st_id="604" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_199 = load i8* %buffer_addr_200, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_199"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="5530" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_199_cast = zext i8 %buffer_load_199 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_199_cast"/></StgValue>
</operation>

<operation id="5531" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_199_cast = zext i8 %Input_load_202 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_199_cast"/></StgValue>
</operation>

<operation id="5532" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_199 = add i9 %tmp_5_199_cast, %tmp_6_199_cast

]]></Node>
<StgValue><ssdm name="tmp_7_199"/></StgValue>
</operation>

<operation id="5533" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_200_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_199, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_200_cast"/></StgValue>
</operation>

<operation id="5534" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5535" st_id="605" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.200:1  store i8 %Input_load_202, i8* %buffer_addr_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5536" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.200:5  %sum_200 = add i17 %phi_mul, 201

]]></Node>
<StgValue><ssdm name="sum_200"/></StgValue>
</operation>

<operation id="5537" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.200:6  %sum_200_cast = zext i17 %sum_200 to i32

]]></Node>
<StgValue><ssdm name="sum_200_cast"/></StgValue>
</operation>

<operation id="5538" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.200:7  %Input_addr_204 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_200_cast

]]></Node>
<StgValue><ssdm name="Input_addr_204"/></StgValue>
</operation>

<operation id="5539" st_id="605" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.200:8  %Input_load_204 = load i8* %Input_addr_204, align 1

]]></Node>
<StgValue><ssdm name="Input_load_204"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="5540" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.200:0  %Average_2_199 = phi i8 [ %Average_200_cast, %203 ], [ %Input_load_202, %._crit_edge.199 ]

]]></Node>
<StgValue><ssdm name="Average_2_199"/></StgValue>
</operation>

<operation id="5541" st_id="606" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.200:2  %Diff_199 = sub i8 %Input_load_203, %Average_2_199

]]></Node>
<StgValue><ssdm name="Diff_199"/></StgValue>
</operation>

<operation id="5542" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.200:3  %Output_addr_200 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_199_cast

]]></Node>
<StgValue><ssdm name="Output_addr_200"/></StgValue>
</operation>

<operation id="5543" st_id="606" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.200:4  store i8 %Diff_199, i8* %Output_addr_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5544" st_id="606" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.200:8  %Input_load_204 = load i8* %Input_addr_204, align 1

]]></Node>
<StgValue><ssdm name="Input_load_204"/></StgValue>
</operation>

<operation id="5545" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.200:9  br i1 %tmp, label %204, label %._crit_edge.201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5546" st_id="606" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_200 = load i8* %buffer_addr_201, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_200"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="5547" st_id="607" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_200 = load i8* %buffer_addr_201, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_200"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="5548" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226250">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_200_cast = zext i8 %buffer_load_200 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_200_cast"/></StgValue>
</operation>

<operation id="5549" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226250">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_200_cast = zext i8 %Input_load_203 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_200_cast"/></StgValue>
</operation>

<operation id="5550" st_id="608" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226250">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_200 = add i9 %tmp_5_200_cast, %tmp_6_200_cast

]]></Node>
<StgValue><ssdm name="tmp_7_200"/></StgValue>
</operation>

<operation id="5551" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226250">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_201_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_200, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_201_cast"/></StgValue>
</operation>

<operation id="5552" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226250">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5553" st_id="608" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.201:1  store i8 %Input_load_203, i8* %buffer_addr_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5554" st_id="608" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.201:5  %sum_201 = add i17 %phi_mul, 202

]]></Node>
<StgValue><ssdm name="sum_201"/></StgValue>
</operation>

<operation id="5555" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.201:6  %sum_201_cast = zext i17 %sum_201 to i32

]]></Node>
<StgValue><ssdm name="sum_201_cast"/></StgValue>
</operation>

<operation id="5556" st_id="608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.201:7  %Input_addr_205 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_201_cast

]]></Node>
<StgValue><ssdm name="Input_addr_205"/></StgValue>
</operation>

<operation id="5557" st_id="608" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.201:8  %Input_load_205 = load i8* %Input_addr_205, align 1

]]></Node>
<StgValue><ssdm name="Input_load_205"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="5558" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.201:0  %Average_2_200 = phi i8 [ %Average_201_cast, %204 ], [ %Input_load_203, %._crit_edge.200 ]

]]></Node>
<StgValue><ssdm name="Average_2_200"/></StgValue>
</operation>

<operation id="5559" st_id="609" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.201:2  %Diff_200 = sub i8 %Input_load_204, %Average_2_200

]]></Node>
<StgValue><ssdm name="Diff_200"/></StgValue>
</operation>

<operation id="5560" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.201:3  %Output_addr_201 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_200_cast

]]></Node>
<StgValue><ssdm name="Output_addr_201"/></StgValue>
</operation>

<operation id="5561" st_id="609" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.201:4  store i8 %Diff_200, i8* %Output_addr_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5562" st_id="609" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.201:8  %Input_load_205 = load i8* %Input_addr_205, align 1

]]></Node>
<StgValue><ssdm name="Input_load_205"/></StgValue>
</operation>

<operation id="5563" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.201:9  br i1 %tmp, label %205, label %._crit_edge.202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5564" st_id="609" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226253">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_201 = load i8* %buffer_addr_202, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_201"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="5565" st_id="610" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_201 = load i8* %buffer_addr_202, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_201"/></StgValue>
</operation>

<operation id="5566" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_201_cast = zext i8 %buffer_load_201 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_201_cast"/></StgValue>
</operation>

<operation id="5567" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_201_cast = zext i8 %Input_load_204 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_201_cast"/></StgValue>
</operation>

<operation id="5568" st_id="610" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_201 = add i9 %tmp_5_201_cast, %tmp_6_201_cast

]]></Node>
<StgValue><ssdm name="tmp_7_201"/></StgValue>
</operation>

<operation id="5569" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_202_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_201, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_202_cast"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="5570" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226255">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5571" st_id="611" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.202:1  store i8 %Input_load_204, i8* %buffer_addr_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5572" st_id="611" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.202:5  %sum_202 = add i17 %phi_mul, 203

]]></Node>
<StgValue><ssdm name="sum_202"/></StgValue>
</operation>

<operation id="5573" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.202:6  %sum_202_cast = zext i17 %sum_202 to i32

]]></Node>
<StgValue><ssdm name="sum_202_cast"/></StgValue>
</operation>

<operation id="5574" st_id="611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.202:7  %Input_addr_206 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_202_cast

]]></Node>
<StgValue><ssdm name="Input_addr_206"/></StgValue>
</operation>

<operation id="5575" st_id="611" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.202:8  %Input_load_206 = load i8* %Input_addr_206, align 1

]]></Node>
<StgValue><ssdm name="Input_load_206"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="5576" st_id="612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.202:0  %Average_2_201 = phi i8 [ %Average_202_cast, %205 ], [ %Input_load_204, %._crit_edge.201 ]

]]></Node>
<StgValue><ssdm name="Average_2_201"/></StgValue>
</operation>

<operation id="5577" st_id="612" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.202:2  %Diff_201 = sub i8 %Input_load_205, %Average_2_201

]]></Node>
<StgValue><ssdm name="Diff_201"/></StgValue>
</operation>

<operation id="5578" st_id="612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.202:3  %Output_addr_202 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_201_cast

]]></Node>
<StgValue><ssdm name="Output_addr_202"/></StgValue>
</operation>

<operation id="5579" st_id="612" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.202:4  store i8 %Diff_201, i8* %Output_addr_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5580" st_id="612" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.202:8  %Input_load_206 = load i8* %Input_addr_206, align 1

]]></Node>
<StgValue><ssdm name="Input_load_206"/></StgValue>
</operation>

<operation id="5581" st_id="612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.202:9  br i1 %tmp, label %206, label %._crit_edge.203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5582" st_id="612" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226258">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_202 = load i8* %buffer_addr_203, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_202"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="5583" st_id="613" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_202 = load i8* %buffer_addr_203, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_202"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="5584" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_202_cast = zext i8 %buffer_load_202 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_202_cast"/></StgValue>
</operation>

<operation id="5585" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_202_cast = zext i8 %Input_load_205 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_202_cast"/></StgValue>
</operation>

<operation id="5586" st_id="614" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_202 = add i9 %tmp_5_202_cast, %tmp_6_202_cast

]]></Node>
<StgValue><ssdm name="tmp_7_202"/></StgValue>
</operation>

<operation id="5587" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_203_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_202, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_203_cast"/></StgValue>
</operation>

<operation id="5588" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5589" st_id="614" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.203:1  store i8 %Input_load_205, i8* %buffer_addr_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5590" st_id="614" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.203:5  %sum_203 = add i17 %phi_mul, 204

]]></Node>
<StgValue><ssdm name="sum_203"/></StgValue>
</operation>

<operation id="5591" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.203:6  %sum_203_cast = zext i17 %sum_203 to i32

]]></Node>
<StgValue><ssdm name="sum_203_cast"/></StgValue>
</operation>

<operation id="5592" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.203:7  %Input_addr_207 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_203_cast

]]></Node>
<StgValue><ssdm name="Input_addr_207"/></StgValue>
</operation>

<operation id="5593" st_id="614" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.203:8  %Input_load_207 = load i8* %Input_addr_207, align 1

]]></Node>
<StgValue><ssdm name="Input_load_207"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="5594" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.203:0  %Average_2_202 = phi i8 [ %Average_203_cast, %206 ], [ %Input_load_205, %._crit_edge.202 ]

]]></Node>
<StgValue><ssdm name="Average_2_202"/></StgValue>
</operation>

<operation id="5595" st_id="615" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.203:2  %Diff_202 = sub i8 %Input_load_206, %Average_2_202

]]></Node>
<StgValue><ssdm name="Diff_202"/></StgValue>
</operation>

<operation id="5596" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.203:3  %Output_addr_203 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_202_cast

]]></Node>
<StgValue><ssdm name="Output_addr_203"/></StgValue>
</operation>

<operation id="5597" st_id="615" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.203:4  store i8 %Diff_202, i8* %Output_addr_203, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5598" st_id="615" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.203:8  %Input_load_207 = load i8* %Input_addr_207, align 1

]]></Node>
<StgValue><ssdm name="Input_load_207"/></StgValue>
</operation>

<operation id="5599" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.203:9  br i1 %tmp, label %207, label %._crit_edge.204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5600" st_id="615" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226263">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_203 = load i8* %buffer_addr_204, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_203"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="5601" st_id="616" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_203 = load i8* %buffer_addr_204, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_203"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="5602" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_203_cast = zext i8 %buffer_load_203 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_203_cast"/></StgValue>
</operation>

<operation id="5603" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_203_cast = zext i8 %Input_load_206 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_203_cast"/></StgValue>
</operation>

<operation id="5604" st_id="617" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_203 = add i9 %tmp_5_203_cast, %tmp_6_203_cast

]]></Node>
<StgValue><ssdm name="tmp_7_203"/></StgValue>
</operation>

<operation id="5605" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4182" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_204_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_203, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_204_cast"/></StgValue>
</operation>

<operation id="5606" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5607" st_id="617" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.204:1  store i8 %Input_load_206, i8* %buffer_addr_203, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5608" st_id="617" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.204:5  %sum_204 = add i17 %phi_mul, 205

]]></Node>
<StgValue><ssdm name="sum_204"/></StgValue>
</operation>

<operation id="5609" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.204:6  %sum_204_cast = zext i17 %sum_204 to i32

]]></Node>
<StgValue><ssdm name="sum_204_cast"/></StgValue>
</operation>

<operation id="5610" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.204:7  %Input_addr_208 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_204_cast

]]></Node>
<StgValue><ssdm name="Input_addr_208"/></StgValue>
</operation>

<operation id="5611" st_id="617" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.204:8  %Input_load_208 = load i8* %Input_addr_208, align 1

]]></Node>
<StgValue><ssdm name="Input_load_208"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="5612" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.204:0  %Average_2_203 = phi i8 [ %Average_204_cast, %207 ], [ %Input_load_206, %._crit_edge.203 ]

]]></Node>
<StgValue><ssdm name="Average_2_203"/></StgValue>
</operation>

<operation id="5613" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.204:2  %Diff_203 = sub i8 %Input_load_207, %Average_2_203

]]></Node>
<StgValue><ssdm name="Diff_203"/></StgValue>
</operation>

<operation id="5614" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.204:3  %Output_addr_204 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_203_cast

]]></Node>
<StgValue><ssdm name="Output_addr_204"/></StgValue>
</operation>

<operation id="5615" st_id="618" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.204:4  store i8 %Diff_203, i8* %Output_addr_204, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5616" st_id="618" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.204:8  %Input_load_208 = load i8* %Input_addr_208, align 1

]]></Node>
<StgValue><ssdm name="Input_load_208"/></StgValue>
</operation>

<operation id="5617" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.204:9  br i1 %tmp, label %208, label %._crit_edge.205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5618" st_id="618" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226268">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4196" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_204 = load i8* %buffer_addr_205, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_204"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="5619" st_id="619" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_204 = load i8* %buffer_addr_205, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_204"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="5620" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4197" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_204_cast = zext i8 %buffer_load_204 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_204_cast"/></StgValue>
</operation>

<operation id="5621" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4198" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_204_cast = zext i8 %Input_load_207 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_204_cast"/></StgValue>
</operation>

<operation id="5622" st_id="620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_204 = add i9 %tmp_5_204_cast, %tmp_6_204_cast

]]></Node>
<StgValue><ssdm name="tmp_7_204"/></StgValue>
</operation>

<operation id="5623" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4200" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_205_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_204, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_205_cast"/></StgValue>
</operation>

<operation id="5624" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5625" st_id="620" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.205:1  store i8 %Input_load_207, i8* %buffer_addr_204, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5626" st_id="620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.205:5  %sum_205 = add i17 %phi_mul, 206

]]></Node>
<StgValue><ssdm name="sum_205"/></StgValue>
</operation>

<operation id="5627" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.205:6  %sum_205_cast = zext i17 %sum_205 to i32

]]></Node>
<StgValue><ssdm name="sum_205_cast"/></StgValue>
</operation>

<operation id="5628" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.205:7  %Input_addr_209 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_205_cast

]]></Node>
<StgValue><ssdm name="Input_addr_209"/></StgValue>
</operation>

<operation id="5629" st_id="620" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.205:8  %Input_load_209 = load i8* %Input_addr_209, align 1

]]></Node>
<StgValue><ssdm name="Input_load_209"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="5630" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.205:0  %Average_2_204 = phi i8 [ %Average_205_cast, %208 ], [ %Input_load_207, %._crit_edge.204 ]

]]></Node>
<StgValue><ssdm name="Average_2_204"/></StgValue>
</operation>

<operation id="5631" st_id="621" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.205:2  %Diff_204 = sub i8 %Input_load_208, %Average_2_204

]]></Node>
<StgValue><ssdm name="Diff_204"/></StgValue>
</operation>

<operation id="5632" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.205:3  %Output_addr_205 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_204_cast

]]></Node>
<StgValue><ssdm name="Output_addr_205"/></StgValue>
</operation>

<operation id="5633" st_id="621" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.205:4  store i8 %Diff_204, i8* %Output_addr_205, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5634" st_id="621" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.205:8  %Input_load_209 = load i8* %Input_addr_209, align 1

]]></Node>
<StgValue><ssdm name="Input_load_209"/></StgValue>
</operation>

<operation id="5635" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.205:9  br i1 %tmp, label %209, label %._crit_edge.206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5636" st_id="621" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226273">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4214" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_205 = load i8* %buffer_addr_206, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_205"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="5637" st_id="622" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_205 = load i8* %buffer_addr_206, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_205"/></StgValue>
</operation>

<operation id="5638" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_205_cast = zext i8 %buffer_load_205 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_205_cast"/></StgValue>
</operation>

<operation id="5639" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_205_cast = zext i8 %Input_load_208 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_205_cast"/></StgValue>
</operation>

<operation id="5640" st_id="622" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_205 = add i9 %tmp_5_205_cast, %tmp_6_205_cast

]]></Node>
<StgValue><ssdm name="tmp_7_205"/></StgValue>
</operation>

<operation id="5641" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_206_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_205, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_206_cast"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="5642" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5643" st_id="623" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.206:1  store i8 %Input_load_208, i8* %buffer_addr_205, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5644" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.206:5  %sum_206 = add i17 %phi_mul, 207

]]></Node>
<StgValue><ssdm name="sum_206"/></StgValue>
</operation>

<operation id="5645" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.206:6  %sum_206_cast = zext i17 %sum_206 to i32

]]></Node>
<StgValue><ssdm name="sum_206_cast"/></StgValue>
</operation>

<operation id="5646" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.206:7  %Input_addr_210 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_206_cast

]]></Node>
<StgValue><ssdm name="Input_addr_210"/></StgValue>
</operation>

<operation id="5647" st_id="623" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.206:8  %Input_load_210 = load i8* %Input_addr_210, align 1

]]></Node>
<StgValue><ssdm name="Input_load_210"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="5648" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.206:0  %Average_2_205 = phi i8 [ %Average_206_cast, %209 ], [ %Input_load_208, %._crit_edge.205 ]

]]></Node>
<StgValue><ssdm name="Average_2_205"/></StgValue>
</operation>

<operation id="5649" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.206:2  %Diff_205 = sub i8 %Input_load_209, %Average_2_205

]]></Node>
<StgValue><ssdm name="Diff_205"/></StgValue>
</operation>

<operation id="5650" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.206:3  %Output_addr_206 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_205_cast

]]></Node>
<StgValue><ssdm name="Output_addr_206"/></StgValue>
</operation>

<operation id="5651" st_id="624" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.206:4  store i8 %Diff_205, i8* %Output_addr_206, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5652" st_id="624" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.206:8  %Input_load_210 = load i8* %Input_addr_210, align 1

]]></Node>
<StgValue><ssdm name="Input_load_210"/></StgValue>
</operation>

<operation id="5653" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.206:9  br i1 %tmp, label %210, label %._crit_edge.207

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5654" st_id="624" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226278">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_206 = load i8* %buffer_addr_207, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_206"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="5655" st_id="625" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_206 = load i8* %buffer_addr_207, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_206"/></StgValue>
</operation>

<operation id="5656" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_206_cast = zext i8 %buffer_load_206 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_206_cast"/></StgValue>
</operation>

<operation id="5657" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_206_cast = zext i8 %Input_load_209 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_206_cast"/></StgValue>
</operation>

<operation id="5658" st_id="625" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_206 = add i9 %tmp_5_206_cast, %tmp_6_206_cast

]]></Node>
<StgValue><ssdm name="tmp_7_206"/></StgValue>
</operation>

<operation id="5659" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_207_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_206, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_207_cast"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="5660" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.207

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5661" st_id="626" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.207:1  store i8 %Input_load_209, i8* %buffer_addr_206, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5662" st_id="626" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.207:5  %sum_207 = add i17 %phi_mul, 208

]]></Node>
<StgValue><ssdm name="sum_207"/></StgValue>
</operation>

<operation id="5663" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.207:6  %sum_207_cast = zext i17 %sum_207 to i32

]]></Node>
<StgValue><ssdm name="sum_207_cast"/></StgValue>
</operation>

<operation id="5664" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.207:7  %Input_addr_211 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_207_cast

]]></Node>
<StgValue><ssdm name="Input_addr_211"/></StgValue>
</operation>

<operation id="5665" st_id="626" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.207:8  %Input_load_211 = load i8* %Input_addr_211, align 1

]]></Node>
<StgValue><ssdm name="Input_load_211"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="5666" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.207:0  %Average_2_206 = phi i8 [ %Average_207_cast, %210 ], [ %Input_load_209, %._crit_edge.206 ]

]]></Node>
<StgValue><ssdm name="Average_2_206"/></StgValue>
</operation>

<operation id="5667" st_id="627" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.207:2  %Diff_206 = sub i8 %Input_load_210, %Average_2_206

]]></Node>
<StgValue><ssdm name="Diff_206"/></StgValue>
</operation>

<operation id="5668" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.207:3  %Output_addr_207 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_206_cast

]]></Node>
<StgValue><ssdm name="Output_addr_207"/></StgValue>
</operation>

<operation id="5669" st_id="627" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.207:4  store i8 %Diff_206, i8* %Output_addr_207, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5670" st_id="627" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.207:8  %Input_load_211 = load i8* %Input_addr_211, align 1

]]></Node>
<StgValue><ssdm name="Input_load_211"/></StgValue>
</operation>

<operation id="5671" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.207:9  br i1 %tmp, label %211, label %._crit_edge.208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5672" st_id="627" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226283">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4250" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_207 = load i8* %buffer_addr_208, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_207"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="5673" st_id="628" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_207 = load i8* %buffer_addr_208, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_207"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="5674" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_207_cast = zext i8 %buffer_load_207 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_207_cast"/></StgValue>
</operation>

<operation id="5675" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_207_cast = zext i8 %Input_load_210 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_207_cast"/></StgValue>
</operation>

<operation id="5676" st_id="629" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_207 = add i9 %tmp_5_207_cast, %tmp_6_207_cast

]]></Node>
<StgValue><ssdm name="tmp_7_207"/></StgValue>
</operation>

<operation id="5677" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_208_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_207, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_208_cast"/></StgValue>
</operation>

<operation id="5678" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5679" st_id="629" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.208:1  store i8 %Input_load_210, i8* %buffer_addr_207, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5680" st_id="629" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.208:5  %sum_208 = add i17 %phi_mul, 209

]]></Node>
<StgValue><ssdm name="sum_208"/></StgValue>
</operation>

<operation id="5681" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.208:6  %sum_208_cast = zext i17 %sum_208 to i32

]]></Node>
<StgValue><ssdm name="sum_208_cast"/></StgValue>
</operation>

<operation id="5682" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.208:7  %Input_addr_212 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_208_cast

]]></Node>
<StgValue><ssdm name="Input_addr_212"/></StgValue>
</operation>

<operation id="5683" st_id="629" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.208:8  %Input_load_212 = load i8* %Input_addr_212, align 1

]]></Node>
<StgValue><ssdm name="Input_load_212"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="5684" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.208:0  %Average_2_207 = phi i8 [ %Average_208_cast, %211 ], [ %Input_load_210, %._crit_edge.207 ]

]]></Node>
<StgValue><ssdm name="Average_2_207"/></StgValue>
</operation>

<operation id="5685" st_id="630" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.208:2  %Diff_207 = sub i8 %Input_load_211, %Average_2_207

]]></Node>
<StgValue><ssdm name="Diff_207"/></StgValue>
</operation>

<operation id="5686" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.208:3  %Output_addr_208 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_207_cast

]]></Node>
<StgValue><ssdm name="Output_addr_208"/></StgValue>
</operation>

<operation id="5687" st_id="630" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.208:4  store i8 %Diff_207, i8* %Output_addr_208, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5688" st_id="630" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.208:8  %Input_load_212 = load i8* %Input_addr_212, align 1

]]></Node>
<StgValue><ssdm name="Input_load_212"/></StgValue>
</operation>

<operation id="5689" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.208:9  br i1 %tmp, label %212, label %._crit_edge.209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5690" st_id="630" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226288">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_208 = load i8* %buffer_addr_209, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_208"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="5691" st_id="631" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_208 = load i8* %buffer_addr_209, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_208"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="5692" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4269" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_208_cast = zext i8 %buffer_load_208 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_208_cast"/></StgValue>
</operation>

<operation id="5693" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_208_cast = zext i8 %Input_load_211 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_208_cast"/></StgValue>
</operation>

<operation id="5694" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_208 = add i9 %tmp_5_208_cast, %tmp_6_208_cast

]]></Node>
<StgValue><ssdm name="tmp_7_208"/></StgValue>
</operation>

<operation id="5695" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4272" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_209_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_208, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_209_cast"/></StgValue>
</operation>

<operation id="5696" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5697" st_id="632" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.209:1  store i8 %Input_load_211, i8* %buffer_addr_208, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5698" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.209:5  %sum_209 = add i17 %phi_mul, 210

]]></Node>
<StgValue><ssdm name="sum_209"/></StgValue>
</operation>

<operation id="5699" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.209:6  %sum_209_cast = zext i17 %sum_209 to i32

]]></Node>
<StgValue><ssdm name="sum_209_cast"/></StgValue>
</operation>

<operation id="5700" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.209:7  %Input_addr_213 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_209_cast

]]></Node>
<StgValue><ssdm name="Input_addr_213"/></StgValue>
</operation>

<operation id="5701" st_id="632" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.209:8  %Input_load_213 = load i8* %Input_addr_213, align 1

]]></Node>
<StgValue><ssdm name="Input_load_213"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="5702" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.209:0  %Average_2_208 = phi i8 [ %Average_209_cast, %212 ], [ %Input_load_211, %._crit_edge.208 ]

]]></Node>
<StgValue><ssdm name="Average_2_208"/></StgValue>
</operation>

<operation id="5703" st_id="633" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.209:2  %Diff_208 = sub i8 %Input_load_212, %Average_2_208

]]></Node>
<StgValue><ssdm name="Diff_208"/></StgValue>
</operation>

<operation id="5704" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.209:3  %Output_addr_209 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_208_cast

]]></Node>
<StgValue><ssdm name="Output_addr_209"/></StgValue>
</operation>

<operation id="5705" st_id="633" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.209:4  store i8 %Diff_208, i8* %Output_addr_209, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5706" st_id="633" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.209:8  %Input_load_213 = load i8* %Input_addr_213, align 1

]]></Node>
<StgValue><ssdm name="Input_load_213"/></StgValue>
</operation>

<operation id="5707" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.209:9  br i1 %tmp, label %213, label %._crit_edge.210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5708" st_id="633" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226293">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_209 = load i8* %buffer_addr_210, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_209"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="5709" st_id="634" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_209 = load i8* %buffer_addr_210, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_209"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="5710" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4287" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_209_cast = zext i8 %buffer_load_209 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_209_cast"/></StgValue>
</operation>

<operation id="5711" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_209_cast = zext i8 %Input_load_212 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_209_cast"/></StgValue>
</operation>

<operation id="5712" st_id="635" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_209 = add i9 %tmp_5_209_cast, %tmp_6_209_cast

]]></Node>
<StgValue><ssdm name="tmp_7_209"/></StgValue>
</operation>

<operation id="5713" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_210_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_209, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_210_cast"/></StgValue>
</operation>

<operation id="5714" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5715" st_id="635" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.210:1  store i8 %Input_load_212, i8* %buffer_addr_209, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5716" st_id="635" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.210:5  %sum_210 = add i17 %phi_mul, 211

]]></Node>
<StgValue><ssdm name="sum_210"/></StgValue>
</operation>

<operation id="5717" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.210:6  %sum_210_cast = zext i17 %sum_210 to i32

]]></Node>
<StgValue><ssdm name="sum_210_cast"/></StgValue>
</operation>

<operation id="5718" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.210:7  %Input_addr_214 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_210_cast

]]></Node>
<StgValue><ssdm name="Input_addr_214"/></StgValue>
</operation>

<operation id="5719" st_id="635" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.210:8  %Input_load_214 = load i8* %Input_addr_214, align 1

]]></Node>
<StgValue><ssdm name="Input_load_214"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="5720" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.210:0  %Average_2_209 = phi i8 [ %Average_210_cast, %213 ], [ %Input_load_212, %._crit_edge.209 ]

]]></Node>
<StgValue><ssdm name="Average_2_209"/></StgValue>
</operation>

<operation id="5721" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.210:2  %Diff_209 = sub i8 %Input_load_213, %Average_2_209

]]></Node>
<StgValue><ssdm name="Diff_209"/></StgValue>
</operation>

<operation id="5722" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.210:3  %Output_addr_210 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_209_cast

]]></Node>
<StgValue><ssdm name="Output_addr_210"/></StgValue>
</operation>

<operation id="5723" st_id="636" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.210:4  store i8 %Diff_209, i8* %Output_addr_210, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5724" st_id="636" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.210:8  %Input_load_214 = load i8* %Input_addr_214, align 1

]]></Node>
<StgValue><ssdm name="Input_load_214"/></StgValue>
</operation>

<operation id="5725" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.210:9  br i1 %tmp, label %214, label %._crit_edge.211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5726" st_id="636" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226298">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_210 = load i8* %buffer_addr_211, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_210"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="5727" st_id="637" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_210 = load i8* %buffer_addr_211, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_210"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="5728" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_210_cast = zext i8 %buffer_load_210 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_210_cast"/></StgValue>
</operation>

<operation id="5729" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_210_cast = zext i8 %Input_load_213 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_210_cast"/></StgValue>
</operation>

<operation id="5730" st_id="638" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_210 = add i9 %tmp_5_210_cast, %tmp_6_210_cast

]]></Node>
<StgValue><ssdm name="tmp_7_210"/></StgValue>
</operation>

<operation id="5731" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_211_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_210, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_211_cast"/></StgValue>
</operation>

<operation id="5732" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5733" st_id="638" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.211:1  store i8 %Input_load_213, i8* %buffer_addr_210, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5734" st_id="638" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.211:5  %sum_211 = add i17 %phi_mul, 212

]]></Node>
<StgValue><ssdm name="sum_211"/></StgValue>
</operation>

<operation id="5735" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.211:6  %sum_211_cast = zext i17 %sum_211 to i32

]]></Node>
<StgValue><ssdm name="sum_211_cast"/></StgValue>
</operation>

<operation id="5736" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.211:7  %Input_addr_215 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_211_cast

]]></Node>
<StgValue><ssdm name="Input_addr_215"/></StgValue>
</operation>

<operation id="5737" st_id="638" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.211:8  %Input_load_215 = load i8* %Input_addr_215, align 1

]]></Node>
<StgValue><ssdm name="Input_load_215"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="5738" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.211:0  %Average_2_210 = phi i8 [ %Average_211_cast, %214 ], [ %Input_load_213, %._crit_edge.210 ]

]]></Node>
<StgValue><ssdm name="Average_2_210"/></StgValue>
</operation>

<operation id="5739" st_id="639" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.211:2  %Diff_210 = sub i8 %Input_load_214, %Average_2_210

]]></Node>
<StgValue><ssdm name="Diff_210"/></StgValue>
</operation>

<operation id="5740" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.211:3  %Output_addr_211 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_210_cast

]]></Node>
<StgValue><ssdm name="Output_addr_211"/></StgValue>
</operation>

<operation id="5741" st_id="639" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.211:4  store i8 %Diff_210, i8* %Output_addr_211, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5742" st_id="639" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.211:8  %Input_load_215 = load i8* %Input_addr_215, align 1

]]></Node>
<StgValue><ssdm name="Input_load_215"/></StgValue>
</operation>

<operation id="5743" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.211:9  br i1 %tmp, label %215, label %._crit_edge.212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5744" st_id="639" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226303">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_211 = load i8* %buffer_addr_212, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_211"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="5745" st_id="640" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_211 = load i8* %buffer_addr_212, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_211"/></StgValue>
</operation>

<operation id="5746" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_211_cast = zext i8 %buffer_load_211 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_211_cast"/></StgValue>
</operation>

<operation id="5747" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_211_cast = zext i8 %Input_load_214 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_211_cast"/></StgValue>
</operation>

<operation id="5748" st_id="640" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_211 = add i9 %tmp_5_211_cast, %tmp_6_211_cast

]]></Node>
<StgValue><ssdm name="tmp_7_211"/></StgValue>
</operation>

<operation id="5749" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_212_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_211, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_212_cast"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="5750" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5751" st_id="641" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.212:1  store i8 %Input_load_214, i8* %buffer_addr_211, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5752" st_id="641" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.212:5  %sum_212 = add i17 %phi_mul, 213

]]></Node>
<StgValue><ssdm name="sum_212"/></StgValue>
</operation>

<operation id="5753" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.212:6  %sum_212_cast = zext i17 %sum_212 to i32

]]></Node>
<StgValue><ssdm name="sum_212_cast"/></StgValue>
</operation>

<operation id="5754" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.212:7  %Input_addr_216 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_212_cast

]]></Node>
<StgValue><ssdm name="Input_addr_216"/></StgValue>
</operation>

<operation id="5755" st_id="641" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.212:8  %Input_load_216 = load i8* %Input_addr_216, align 1

]]></Node>
<StgValue><ssdm name="Input_load_216"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="5756" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.212:0  %Average_2_211 = phi i8 [ %Average_212_cast, %215 ], [ %Input_load_214, %._crit_edge.211 ]

]]></Node>
<StgValue><ssdm name="Average_2_211"/></StgValue>
</operation>

<operation id="5757" st_id="642" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.212:2  %Diff_211 = sub i8 %Input_load_215, %Average_2_211

]]></Node>
<StgValue><ssdm name="Diff_211"/></StgValue>
</operation>

<operation id="5758" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.212:3  %Output_addr_212 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_211_cast

]]></Node>
<StgValue><ssdm name="Output_addr_212"/></StgValue>
</operation>

<operation id="5759" st_id="642" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.212:4  store i8 %Diff_211, i8* %Output_addr_212, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5760" st_id="642" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.212:8  %Input_load_216 = load i8* %Input_addr_216, align 1

]]></Node>
<StgValue><ssdm name="Input_load_216"/></StgValue>
</operation>

<operation id="5761" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.212:9  br i1 %tmp, label %216, label %._crit_edge.213

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5762" st_id="642" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226308">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_212 = load i8* %buffer_addr_213, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_212"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="5763" st_id="643" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_212 = load i8* %buffer_addr_213, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_212"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="5764" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4341" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_212_cast = zext i8 %buffer_load_212 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_212_cast"/></StgValue>
</operation>

<operation id="5765" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_212_cast = zext i8 %Input_load_215 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_212_cast"/></StgValue>
</operation>

<operation id="5766" st_id="644" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_212 = add i9 %tmp_5_212_cast, %tmp_6_212_cast

]]></Node>
<StgValue><ssdm name="tmp_7_212"/></StgValue>
</operation>

<operation id="5767" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4344" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_213_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_212, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_213_cast"/></StgValue>
</operation>

<operation id="5768" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.213

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5769" st_id="644" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.213:1  store i8 %Input_load_215, i8* %buffer_addr_212, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5770" st_id="644" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.213:5  %sum_213 = add i17 %phi_mul, 214

]]></Node>
<StgValue><ssdm name="sum_213"/></StgValue>
</operation>

<operation id="5771" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.213:6  %sum_213_cast = zext i17 %sum_213 to i32

]]></Node>
<StgValue><ssdm name="sum_213_cast"/></StgValue>
</operation>

<operation id="5772" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.213:7  %Input_addr_217 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_213_cast

]]></Node>
<StgValue><ssdm name="Input_addr_217"/></StgValue>
</operation>

<operation id="5773" st_id="644" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.213:8  %Input_load_217 = load i8* %Input_addr_217, align 1

]]></Node>
<StgValue><ssdm name="Input_load_217"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="5774" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.213:0  %Average_2_212 = phi i8 [ %Average_213_cast, %216 ], [ %Input_load_215, %._crit_edge.212 ]

]]></Node>
<StgValue><ssdm name="Average_2_212"/></StgValue>
</operation>

<operation id="5775" st_id="645" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.213:2  %Diff_212 = sub i8 %Input_load_216, %Average_2_212

]]></Node>
<StgValue><ssdm name="Diff_212"/></StgValue>
</operation>

<operation id="5776" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.213:3  %Output_addr_213 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_212_cast

]]></Node>
<StgValue><ssdm name="Output_addr_213"/></StgValue>
</operation>

<operation id="5777" st_id="645" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.213:4  store i8 %Diff_212, i8* %Output_addr_213, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5778" st_id="645" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.213:8  %Input_load_217 = load i8* %Input_addr_217, align 1

]]></Node>
<StgValue><ssdm name="Input_load_217"/></StgValue>
</operation>

<operation id="5779" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.213:9  br i1 %tmp, label %217, label %._crit_edge.214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5780" st_id="645" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226313">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_213 = load i8* %buffer_addr_214, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_213"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="5781" st_id="646" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_213 = load i8* %buffer_addr_214, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_213"/></StgValue>
</operation>

<operation id="5782" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_213_cast = zext i8 %buffer_load_213 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_213_cast"/></StgValue>
</operation>

<operation id="5783" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_213_cast = zext i8 %Input_load_216 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_213_cast"/></StgValue>
</operation>

<operation id="5784" st_id="646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_213 = add i9 %tmp_5_213_cast, %tmp_6_213_cast

]]></Node>
<StgValue><ssdm name="tmp_7_213"/></StgValue>
</operation>

<operation id="5785" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_214_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_213, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_214_cast"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="5786" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226315">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5787" st_id="647" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.214:1  store i8 %Input_load_216, i8* %buffer_addr_213, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5788" st_id="647" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.214:5  %sum_214 = add i17 %phi_mul, 215

]]></Node>
<StgValue><ssdm name="sum_214"/></StgValue>
</operation>

<operation id="5789" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.214:6  %sum_214_cast = zext i17 %sum_214 to i32

]]></Node>
<StgValue><ssdm name="sum_214_cast"/></StgValue>
</operation>

<operation id="5790" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.214:7  %Input_addr_218 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_214_cast

]]></Node>
<StgValue><ssdm name="Input_addr_218"/></StgValue>
</operation>

<operation id="5791" st_id="647" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.214:8  %Input_load_218 = load i8* %Input_addr_218, align 1

]]></Node>
<StgValue><ssdm name="Input_load_218"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="5792" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.214:0  %Average_2_213 = phi i8 [ %Average_214_cast, %217 ], [ %Input_load_216, %._crit_edge.213 ]

]]></Node>
<StgValue><ssdm name="Average_2_213"/></StgValue>
</operation>

<operation id="5793" st_id="648" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.214:2  %Diff_213 = sub i8 %Input_load_217, %Average_2_213

]]></Node>
<StgValue><ssdm name="Diff_213"/></StgValue>
</operation>

<operation id="5794" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.214:3  %Output_addr_214 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_213_cast

]]></Node>
<StgValue><ssdm name="Output_addr_214"/></StgValue>
</operation>

<operation id="5795" st_id="648" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.214:4  store i8 %Diff_213, i8* %Output_addr_214, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5796" st_id="648" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.214:8  %Input_load_218 = load i8* %Input_addr_218, align 1

]]></Node>
<StgValue><ssdm name="Input_load_218"/></StgValue>
</operation>

<operation id="5797" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.214:9  br i1 %tmp, label %218, label %._crit_edge.215

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5798" st_id="648" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226318">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_214 = load i8* %buffer_addr_215, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_214"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="5799" st_id="649" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_214 = load i8* %buffer_addr_215, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_214"/></StgValue>
</operation>

<operation id="5800" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_214_cast = zext i8 %buffer_load_214 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_214_cast"/></StgValue>
</operation>

<operation id="5801" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_214_cast = zext i8 %Input_load_217 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_214_cast"/></StgValue>
</operation>

<operation id="5802" st_id="649" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_214 = add i9 %tmp_5_214_cast, %tmp_6_214_cast

]]></Node>
<StgValue><ssdm name="tmp_7_214"/></StgValue>
</operation>

<operation id="5803" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_215_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_214, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_215_cast"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="5804" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.215

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5805" st_id="650" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.215:1  store i8 %Input_load_217, i8* %buffer_addr_214, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5806" st_id="650" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.215:5  %sum_215 = add i17 %phi_mul, 216

]]></Node>
<StgValue><ssdm name="sum_215"/></StgValue>
</operation>

<operation id="5807" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.215:6  %sum_215_cast = zext i17 %sum_215 to i32

]]></Node>
<StgValue><ssdm name="sum_215_cast"/></StgValue>
</operation>

<operation id="5808" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.215:7  %Input_addr_219 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_215_cast

]]></Node>
<StgValue><ssdm name="Input_addr_219"/></StgValue>
</operation>

<operation id="5809" st_id="650" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.215:8  %Input_load_219 = load i8* %Input_addr_219, align 1

]]></Node>
<StgValue><ssdm name="Input_load_219"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="5810" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.215:0  %Average_2_214 = phi i8 [ %Average_215_cast, %218 ], [ %Input_load_217, %._crit_edge.214 ]

]]></Node>
<StgValue><ssdm name="Average_2_214"/></StgValue>
</operation>

<operation id="5811" st_id="651" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.215:2  %Diff_214 = sub i8 %Input_load_218, %Average_2_214

]]></Node>
<StgValue><ssdm name="Diff_214"/></StgValue>
</operation>

<operation id="5812" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.215:3  %Output_addr_215 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_214_cast

]]></Node>
<StgValue><ssdm name="Output_addr_215"/></StgValue>
</operation>

<operation id="5813" st_id="651" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.215:4  store i8 %Diff_214, i8* %Output_addr_215, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5814" st_id="651" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.215:8  %Input_load_219 = load i8* %Input_addr_219, align 1

]]></Node>
<StgValue><ssdm name="Input_load_219"/></StgValue>
</operation>

<operation id="5815" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.215:9  br i1 %tmp, label %219, label %._crit_edge.216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5816" st_id="651" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226323">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4394" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_215 = load i8* %buffer_addr_216, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_215"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="5817" st_id="652" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_215 = load i8* %buffer_addr_216, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_215"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="5818" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4395" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_215_cast = zext i8 %buffer_load_215 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_215_cast"/></StgValue>
</operation>

<operation id="5819" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_215_cast = zext i8 %Input_load_218 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_215_cast"/></StgValue>
</operation>

<operation id="5820" st_id="653" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4397" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_215 = add i9 %tmp_5_215_cast, %tmp_6_215_cast

]]></Node>
<StgValue><ssdm name="tmp_7_215"/></StgValue>
</operation>

<operation id="5821" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4398" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_216_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_215, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_216_cast"/></StgValue>
</operation>

<operation id="5822" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5823" st_id="653" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.216:1  store i8 %Input_load_218, i8* %buffer_addr_215, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5824" st_id="653" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.216:5  %sum_216 = add i17 %phi_mul, 217

]]></Node>
<StgValue><ssdm name="sum_216"/></StgValue>
</operation>

<operation id="5825" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.216:6  %sum_216_cast = zext i17 %sum_216 to i32

]]></Node>
<StgValue><ssdm name="sum_216_cast"/></StgValue>
</operation>

<operation id="5826" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.216:7  %Input_addr_220 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_216_cast

]]></Node>
<StgValue><ssdm name="Input_addr_220"/></StgValue>
</operation>

<operation id="5827" st_id="653" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.216:8  %Input_load_220 = load i8* %Input_addr_220, align 1

]]></Node>
<StgValue><ssdm name="Input_load_220"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="5828" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.216:0  %Average_2_215 = phi i8 [ %Average_216_cast, %219 ], [ %Input_load_218, %._crit_edge.215 ]

]]></Node>
<StgValue><ssdm name="Average_2_215"/></StgValue>
</operation>

<operation id="5829" st_id="654" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.216:2  %Diff_215 = sub i8 %Input_load_219, %Average_2_215

]]></Node>
<StgValue><ssdm name="Diff_215"/></StgValue>
</operation>

<operation id="5830" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.216:3  %Output_addr_216 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_215_cast

]]></Node>
<StgValue><ssdm name="Output_addr_216"/></StgValue>
</operation>

<operation id="5831" st_id="654" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.216:4  store i8 %Diff_215, i8* %Output_addr_216, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5832" st_id="654" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.216:8  %Input_load_220 = load i8* %Input_addr_220, align 1

]]></Node>
<StgValue><ssdm name="Input_load_220"/></StgValue>
</operation>

<operation id="5833" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.216:9  br i1 %tmp, label %220, label %._crit_edge.217

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5834" st_id="654" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226328">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4412" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_216 = load i8* %buffer_addr_217, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_216"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="5835" st_id="655" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_216 = load i8* %buffer_addr_217, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_216"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="5836" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_216_cast = zext i8 %buffer_load_216 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_216_cast"/></StgValue>
</operation>

<operation id="5837" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_216_cast = zext i8 %Input_load_219 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_216_cast"/></StgValue>
</operation>

<operation id="5838" st_id="656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_216 = add i9 %tmp_5_216_cast, %tmp_6_216_cast

]]></Node>
<StgValue><ssdm name="tmp_7_216"/></StgValue>
</operation>

<operation id="5839" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_217_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_216, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_217_cast"/></StgValue>
</operation>

<operation id="5840" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4417" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.217

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5841" st_id="656" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.217:1  store i8 %Input_load_219, i8* %buffer_addr_216, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5842" st_id="656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.217:5  %sum_217 = add i17 %phi_mul, 218

]]></Node>
<StgValue><ssdm name="sum_217"/></StgValue>
</operation>

<operation id="5843" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.217:6  %sum_217_cast = zext i17 %sum_217 to i32

]]></Node>
<StgValue><ssdm name="sum_217_cast"/></StgValue>
</operation>

<operation id="5844" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.217:7  %Input_addr_221 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_217_cast

]]></Node>
<StgValue><ssdm name="Input_addr_221"/></StgValue>
</operation>

<operation id="5845" st_id="656" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.217:8  %Input_load_221 = load i8* %Input_addr_221, align 1

]]></Node>
<StgValue><ssdm name="Input_load_221"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="5846" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.217:0  %Average_2_216 = phi i8 [ %Average_217_cast, %220 ], [ %Input_load_219, %._crit_edge.216 ]

]]></Node>
<StgValue><ssdm name="Average_2_216"/></StgValue>
</operation>

<operation id="5847" st_id="657" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.217:2  %Diff_216 = sub i8 %Input_load_220, %Average_2_216

]]></Node>
<StgValue><ssdm name="Diff_216"/></StgValue>
</operation>

<operation id="5848" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.217:3  %Output_addr_217 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_216_cast

]]></Node>
<StgValue><ssdm name="Output_addr_217"/></StgValue>
</operation>

<operation id="5849" st_id="657" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.217:4  store i8 %Diff_216, i8* %Output_addr_217, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5850" st_id="657" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.217:8  %Input_load_221 = load i8* %Input_addr_221, align 1

]]></Node>
<StgValue><ssdm name="Input_load_221"/></StgValue>
</operation>

<operation id="5851" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.217:9  br i1 %tmp, label %221, label %._crit_edge.218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5852" st_id="657" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226333">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_217 = load i8* %buffer_addr_218, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_217"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="5853" st_id="658" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_217 = load i8* %buffer_addr_218, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_217"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="5854" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_217_cast = zext i8 %buffer_load_217 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_217_cast"/></StgValue>
</operation>

<operation id="5855" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_217_cast = zext i8 %Input_load_220 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_217_cast"/></StgValue>
</operation>

<operation id="5856" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_217 = add i9 %tmp_5_217_cast, %tmp_6_217_cast

]]></Node>
<StgValue><ssdm name="tmp_7_217"/></StgValue>
</operation>

<operation id="5857" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_218_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_217, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_218_cast"/></StgValue>
</operation>

<operation id="5858" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5859" st_id="659" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.218:1  store i8 %Input_load_220, i8* %buffer_addr_217, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5860" st_id="659" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.218:5  %sum_218 = add i17 %phi_mul, 219

]]></Node>
<StgValue><ssdm name="sum_218"/></StgValue>
</operation>

<operation id="5861" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.218:6  %sum_218_cast = zext i17 %sum_218 to i32

]]></Node>
<StgValue><ssdm name="sum_218_cast"/></StgValue>
</operation>

<operation id="5862" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.218:7  %Input_addr_222 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_218_cast

]]></Node>
<StgValue><ssdm name="Input_addr_222"/></StgValue>
</operation>

<operation id="5863" st_id="659" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.218:8  %Input_load_222 = load i8* %Input_addr_222, align 1

]]></Node>
<StgValue><ssdm name="Input_load_222"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="5864" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.218:0  %Average_2_217 = phi i8 [ %Average_218_cast, %221 ], [ %Input_load_220, %._crit_edge.217 ]

]]></Node>
<StgValue><ssdm name="Average_2_217"/></StgValue>
</operation>

<operation id="5865" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.218:2  %Diff_217 = sub i8 %Input_load_221, %Average_2_217

]]></Node>
<StgValue><ssdm name="Diff_217"/></StgValue>
</operation>

<operation id="5866" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.218:3  %Output_addr_218 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_217_cast

]]></Node>
<StgValue><ssdm name="Output_addr_218"/></StgValue>
</operation>

<operation id="5867" st_id="660" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.218:4  store i8 %Diff_217, i8* %Output_addr_218, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5868" st_id="660" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.218:8  %Input_load_222 = load i8* %Input_addr_222, align 1

]]></Node>
<StgValue><ssdm name="Input_load_222"/></StgValue>
</operation>

<operation id="5869" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.218:9  br i1 %tmp, label %222, label %._crit_edge.219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5870" st_id="660" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226338">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_218 = load i8* %buffer_addr_219, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_218"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="5871" st_id="661" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_218 = load i8* %buffer_addr_219, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_218"/></StgValue>
</operation>

<operation id="5872" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_218_cast = zext i8 %buffer_load_218 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_218_cast"/></StgValue>
</operation>

<operation id="5873" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_218_cast = zext i8 %Input_load_221 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_218_cast"/></StgValue>
</operation>

<operation id="5874" st_id="661" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_218 = add i9 %tmp_5_218_cast, %tmp_6_218_cast

]]></Node>
<StgValue><ssdm name="tmp_7_218"/></StgValue>
</operation>

<operation id="5875" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_219_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_218, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_219_cast"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="5876" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5877" st_id="662" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.219:1  store i8 %Input_load_221, i8* %buffer_addr_218, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5878" st_id="662" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.219:5  %sum_219 = add i17 %phi_mul, 220

]]></Node>
<StgValue><ssdm name="sum_219"/></StgValue>
</operation>

<operation id="5879" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.219:6  %sum_219_cast = zext i17 %sum_219 to i32

]]></Node>
<StgValue><ssdm name="sum_219_cast"/></StgValue>
</operation>

<operation id="5880" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.219:7  %Input_addr_223 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_219_cast

]]></Node>
<StgValue><ssdm name="Input_addr_223"/></StgValue>
</operation>

<operation id="5881" st_id="662" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.219:8  %Input_load_223 = load i8* %Input_addr_223, align 1

]]></Node>
<StgValue><ssdm name="Input_load_223"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="5882" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.219:0  %Average_2_218 = phi i8 [ %Average_219_cast, %222 ], [ %Input_load_221, %._crit_edge.218 ]

]]></Node>
<StgValue><ssdm name="Average_2_218"/></StgValue>
</operation>

<operation id="5883" st_id="663" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.219:2  %Diff_218 = sub i8 %Input_load_222, %Average_2_218

]]></Node>
<StgValue><ssdm name="Diff_218"/></StgValue>
</operation>

<operation id="5884" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.219:3  %Output_addr_219 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_218_cast

]]></Node>
<StgValue><ssdm name="Output_addr_219"/></StgValue>
</operation>

<operation id="5885" st_id="663" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.219:4  store i8 %Diff_218, i8* %Output_addr_219, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5886" st_id="663" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.219:8  %Input_load_223 = load i8* %Input_addr_223, align 1

]]></Node>
<StgValue><ssdm name="Input_load_223"/></StgValue>
</operation>

<operation id="5887" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.219:9  br i1 %tmp, label %223, label %._crit_edge.220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5888" st_id="663" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226343">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_219 = load i8* %buffer_addr_220, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_219"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="5889" st_id="664" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_219 = load i8* %buffer_addr_220, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_219"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="5890" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4467" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_219_cast = zext i8 %buffer_load_219 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_219_cast"/></StgValue>
</operation>

<operation id="5891" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4468" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_219_cast = zext i8 %Input_load_222 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_219_cast"/></StgValue>
</operation>

<operation id="5892" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_219 = add i9 %tmp_5_219_cast, %tmp_6_219_cast

]]></Node>
<StgValue><ssdm name="tmp_7_219"/></StgValue>
</operation>

<operation id="5893" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_220_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_219, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_220_cast"/></StgValue>
</operation>

<operation id="5894" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5895" st_id="665" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.220:1  store i8 %Input_load_222, i8* %buffer_addr_219, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5896" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.220:5  %sum_220 = add i17 %phi_mul, 221

]]></Node>
<StgValue><ssdm name="sum_220"/></StgValue>
</operation>

<operation id="5897" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.220:6  %sum_220_cast = zext i17 %sum_220 to i32

]]></Node>
<StgValue><ssdm name="sum_220_cast"/></StgValue>
</operation>

<operation id="5898" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.220:7  %Input_addr_224 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_220_cast

]]></Node>
<StgValue><ssdm name="Input_addr_224"/></StgValue>
</operation>

<operation id="5899" st_id="665" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.220:8  %Input_load_224 = load i8* %Input_addr_224, align 1

]]></Node>
<StgValue><ssdm name="Input_load_224"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="5900" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.220:0  %Average_2_219 = phi i8 [ %Average_220_cast, %223 ], [ %Input_load_222, %._crit_edge.219 ]

]]></Node>
<StgValue><ssdm name="Average_2_219"/></StgValue>
</operation>

<operation id="5901" st_id="666" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.220:2  %Diff_219 = sub i8 %Input_load_223, %Average_2_219

]]></Node>
<StgValue><ssdm name="Diff_219"/></StgValue>
</operation>

<operation id="5902" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.220:3  %Output_addr_220 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_219_cast

]]></Node>
<StgValue><ssdm name="Output_addr_220"/></StgValue>
</operation>

<operation id="5903" st_id="666" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.220:4  store i8 %Diff_219, i8* %Output_addr_220, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5904" st_id="666" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.220:8  %Input_load_224 = load i8* %Input_addr_224, align 1

]]></Node>
<StgValue><ssdm name="Input_load_224"/></StgValue>
</operation>

<operation id="5905" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.220:9  br i1 %tmp, label %224, label %._crit_edge.221

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5906" st_id="666" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226348">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_220 = load i8* %buffer_addr_221, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_220"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="5907" st_id="667" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_220 = load i8* %buffer_addr_221, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_220"/></StgValue>
</operation>

<operation id="5908" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_220_cast = zext i8 %buffer_load_220 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_220_cast"/></StgValue>
</operation>

<operation id="5909" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_220_cast = zext i8 %Input_load_223 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_220_cast"/></StgValue>
</operation>

<operation id="5910" st_id="667" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_220 = add i9 %tmp_5_220_cast, %tmp_6_220_cast

]]></Node>
<StgValue><ssdm name="tmp_7_220"/></StgValue>
</operation>

<operation id="5911" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_221_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_220, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_221_cast"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="5912" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.221

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5913" st_id="668" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.221:1  store i8 %Input_load_223, i8* %buffer_addr_220, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5914" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.221:5  %sum_221 = add i17 %phi_mul, 222

]]></Node>
<StgValue><ssdm name="sum_221"/></StgValue>
</operation>

<operation id="5915" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.221:6  %sum_221_cast = zext i17 %sum_221 to i32

]]></Node>
<StgValue><ssdm name="sum_221_cast"/></StgValue>
</operation>

<operation id="5916" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.221:7  %Input_addr_225 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_221_cast

]]></Node>
<StgValue><ssdm name="Input_addr_225"/></StgValue>
</operation>

<operation id="5917" st_id="668" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.221:8  %Input_load_225 = load i8* %Input_addr_225, align 1

]]></Node>
<StgValue><ssdm name="Input_load_225"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="5918" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.221:0  %Average_2_220 = phi i8 [ %Average_221_cast, %224 ], [ %Input_load_223, %._crit_edge.220 ]

]]></Node>
<StgValue><ssdm name="Average_2_220"/></StgValue>
</operation>

<operation id="5919" st_id="669" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.221:2  %Diff_220 = sub i8 %Input_load_224, %Average_2_220

]]></Node>
<StgValue><ssdm name="Diff_220"/></StgValue>
</operation>

<operation id="5920" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.221:3  %Output_addr_221 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_220_cast

]]></Node>
<StgValue><ssdm name="Output_addr_221"/></StgValue>
</operation>

<operation id="5921" st_id="669" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.221:4  store i8 %Diff_220, i8* %Output_addr_221, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5922" st_id="669" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.221:8  %Input_load_225 = load i8* %Input_addr_225, align 1

]]></Node>
<StgValue><ssdm name="Input_load_225"/></StgValue>
</operation>

<operation id="5923" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.221:9  br i1 %tmp, label %225, label %._crit_edge.222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5924" st_id="669" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226353">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_221 = load i8* %buffer_addr_222, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_221"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="5925" st_id="670" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_221 = load i8* %buffer_addr_222, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_221"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="5926" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_221_cast = zext i8 %buffer_load_221 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_221_cast"/></StgValue>
</operation>

<operation id="5927" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_221_cast = zext i8 %Input_load_224 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_221_cast"/></StgValue>
</operation>

<operation id="5928" st_id="671" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_221 = add i9 %tmp_5_221_cast, %tmp_6_221_cast

]]></Node>
<StgValue><ssdm name="tmp_7_221"/></StgValue>
</operation>

<operation id="5929" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_222_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_221, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_222_cast"/></StgValue>
</operation>

<operation id="5930" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5931" st_id="671" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.222:1  store i8 %Input_load_224, i8* %buffer_addr_221, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5932" st_id="671" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.222:5  %sum_222 = add i17 %phi_mul, 223

]]></Node>
<StgValue><ssdm name="sum_222"/></StgValue>
</operation>

<operation id="5933" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.222:6  %sum_222_cast = zext i17 %sum_222 to i32

]]></Node>
<StgValue><ssdm name="sum_222_cast"/></StgValue>
</operation>

<operation id="5934" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.222:7  %Input_addr_226 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_222_cast

]]></Node>
<StgValue><ssdm name="Input_addr_226"/></StgValue>
</operation>

<operation id="5935" st_id="671" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.222:8  %Input_load_226 = load i8* %Input_addr_226, align 1

]]></Node>
<StgValue><ssdm name="Input_load_226"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="5936" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.222:0  %Average_2_221 = phi i8 [ %Average_222_cast, %225 ], [ %Input_load_224, %._crit_edge.221 ]

]]></Node>
<StgValue><ssdm name="Average_2_221"/></StgValue>
</operation>

<operation id="5937" st_id="672" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.222:2  %Diff_221 = sub i8 %Input_load_225, %Average_2_221

]]></Node>
<StgValue><ssdm name="Diff_221"/></StgValue>
</operation>

<operation id="5938" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.222:3  %Output_addr_222 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_221_cast

]]></Node>
<StgValue><ssdm name="Output_addr_222"/></StgValue>
</operation>

<operation id="5939" st_id="672" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.222:4  store i8 %Diff_221, i8* %Output_addr_222, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5940" st_id="672" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.222:8  %Input_load_226 = load i8* %Input_addr_226, align 1

]]></Node>
<StgValue><ssdm name="Input_load_226"/></StgValue>
</operation>

<operation id="5941" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.222:9  br i1 %tmp, label %226, label %._crit_edge.223

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5942" st_id="672" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226358">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_222 = load i8* %buffer_addr_223, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_222"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="5943" st_id="673" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_222 = load i8* %buffer_addr_223, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_222"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="5944" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_222_cast = zext i8 %buffer_load_222 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_222_cast"/></StgValue>
</operation>

<operation id="5945" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_222_cast = zext i8 %Input_load_225 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_222_cast"/></StgValue>
</operation>

<operation id="5946" st_id="674" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_222 = add i9 %tmp_5_222_cast, %tmp_6_222_cast

]]></Node>
<StgValue><ssdm name="tmp_7_222"/></StgValue>
</operation>

<operation id="5947" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_223_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_222, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_223_cast"/></StgValue>
</operation>

<operation id="5948" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.223

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5949" st_id="674" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.223:1  store i8 %Input_load_225, i8* %buffer_addr_222, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5950" st_id="674" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.223:5  %sum_223 = add i17 %phi_mul, 224

]]></Node>
<StgValue><ssdm name="sum_223"/></StgValue>
</operation>

<operation id="5951" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.223:6  %sum_223_cast = zext i17 %sum_223 to i32

]]></Node>
<StgValue><ssdm name="sum_223_cast"/></StgValue>
</operation>

<operation id="5952" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.223:7  %Input_addr_227 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_223_cast

]]></Node>
<StgValue><ssdm name="Input_addr_227"/></StgValue>
</operation>

<operation id="5953" st_id="674" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.223:8  %Input_load_227 = load i8* %Input_addr_227, align 1

]]></Node>
<StgValue><ssdm name="Input_load_227"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="5954" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.223:0  %Average_2_222 = phi i8 [ %Average_223_cast, %226 ], [ %Input_load_225, %._crit_edge.222 ]

]]></Node>
<StgValue><ssdm name="Average_2_222"/></StgValue>
</operation>

<operation id="5955" st_id="675" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.223:2  %Diff_222 = sub i8 %Input_load_226, %Average_2_222

]]></Node>
<StgValue><ssdm name="Diff_222"/></StgValue>
</operation>

<operation id="5956" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.223:3  %Output_addr_223 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_222_cast

]]></Node>
<StgValue><ssdm name="Output_addr_223"/></StgValue>
</operation>

<operation id="5957" st_id="675" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.223:4  store i8 %Diff_222, i8* %Output_addr_223, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5958" st_id="675" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.223:8  %Input_load_227 = load i8* %Input_addr_227, align 1

]]></Node>
<StgValue><ssdm name="Input_load_227"/></StgValue>
</operation>

<operation id="5959" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.223:9  br i1 %tmp, label %227, label %._crit_edge.224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5960" st_id="675" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226363">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4538" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_223 = load i8* %buffer_addr_224, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_223"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="5961" st_id="676" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_223 = load i8* %buffer_addr_224, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_223"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="5962" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_223_cast = zext i8 %buffer_load_223 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_223_cast"/></StgValue>
</operation>

<operation id="5963" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_223_cast = zext i8 %Input_load_226 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_223_cast"/></StgValue>
</operation>

<operation id="5964" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_223 = add i9 %tmp_5_223_cast, %tmp_6_223_cast

]]></Node>
<StgValue><ssdm name="tmp_7_223"/></StgValue>
</operation>

<operation id="5965" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_224_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_223, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_224_cast"/></StgValue>
</operation>

<operation id="5966" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4543" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5967" st_id="677" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.224:1  store i8 %Input_load_226, i8* %buffer_addr_223, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5968" st_id="677" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.224:5  %sum_224 = add i17 %phi_mul, 225

]]></Node>
<StgValue><ssdm name="sum_224"/></StgValue>
</operation>

<operation id="5969" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.224:6  %sum_224_cast = zext i17 %sum_224 to i32

]]></Node>
<StgValue><ssdm name="sum_224_cast"/></StgValue>
</operation>

<operation id="5970" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.224:7  %Input_addr_228 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_224_cast

]]></Node>
<StgValue><ssdm name="Input_addr_228"/></StgValue>
</operation>

<operation id="5971" st_id="677" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.224:8  %Input_load_228 = load i8* %Input_addr_228, align 1

]]></Node>
<StgValue><ssdm name="Input_load_228"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="5972" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.224:0  %Average_2_223 = phi i8 [ %Average_224_cast, %227 ], [ %Input_load_226, %._crit_edge.223 ]

]]></Node>
<StgValue><ssdm name="Average_2_223"/></StgValue>
</operation>

<operation id="5973" st_id="678" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.224:2  %Diff_223 = sub i8 %Input_load_227, %Average_2_223

]]></Node>
<StgValue><ssdm name="Diff_223"/></StgValue>
</operation>

<operation id="5974" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.224:3  %Output_addr_224 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_223_cast

]]></Node>
<StgValue><ssdm name="Output_addr_224"/></StgValue>
</operation>

<operation id="5975" st_id="678" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.224:4  store i8 %Diff_223, i8* %Output_addr_224, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5976" st_id="678" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.224:8  %Input_load_228 = load i8* %Input_addr_228, align 1

]]></Node>
<StgValue><ssdm name="Input_load_228"/></StgValue>
</operation>

<operation id="5977" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.224:9  br i1 %tmp, label %228, label %._crit_edge.225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5978" st_id="678" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226368">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_224 = load i8* %buffer_addr_225, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_224"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="5979" st_id="679" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_224 = load i8* %buffer_addr_225, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_224"/></StgValue>
</operation>

<operation id="5980" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_224_cast = zext i8 %buffer_load_224 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_224_cast"/></StgValue>
</operation>

<operation id="5981" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_224_cast = zext i8 %Input_load_227 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_224_cast"/></StgValue>
</operation>

<operation id="5982" st_id="679" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_224 = add i9 %tmp_5_224_cast, %tmp_6_224_cast

]]></Node>
<StgValue><ssdm name="tmp_7_224"/></StgValue>
</operation>

<operation id="5983" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_225_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_224, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_225_cast"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="5984" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4561" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5985" st_id="680" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.225:1  store i8 %Input_load_227, i8* %buffer_addr_224, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5986" st_id="680" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.225:5  %sum_225 = add i17 %phi_mul, 226

]]></Node>
<StgValue><ssdm name="sum_225"/></StgValue>
</operation>

<operation id="5987" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.225:6  %sum_225_cast = zext i17 %sum_225 to i32

]]></Node>
<StgValue><ssdm name="sum_225_cast"/></StgValue>
</operation>

<operation id="5988" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.225:7  %Input_addr_229 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_225_cast

]]></Node>
<StgValue><ssdm name="Input_addr_229"/></StgValue>
</operation>

<operation id="5989" st_id="680" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.225:8  %Input_load_229 = load i8* %Input_addr_229, align 1

]]></Node>
<StgValue><ssdm name="Input_load_229"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="5990" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.225:0  %Average_2_224 = phi i8 [ %Average_225_cast, %228 ], [ %Input_load_227, %._crit_edge.224 ]

]]></Node>
<StgValue><ssdm name="Average_2_224"/></StgValue>
</operation>

<operation id="5991" st_id="681" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.225:2  %Diff_224 = sub i8 %Input_load_228, %Average_2_224

]]></Node>
<StgValue><ssdm name="Diff_224"/></StgValue>
</operation>

<operation id="5992" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.225:3  %Output_addr_225 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_224_cast

]]></Node>
<StgValue><ssdm name="Output_addr_225"/></StgValue>
</operation>

<operation id="5993" st_id="681" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.225:4  store i8 %Diff_224, i8* %Output_addr_225, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5994" st_id="681" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.225:8  %Input_load_229 = load i8* %Input_addr_229, align 1

]]></Node>
<StgValue><ssdm name="Input_load_229"/></StgValue>
</operation>

<operation id="5995" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.225:9  br i1 %tmp, label %229, label %._crit_edge.226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5996" st_id="681" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226373">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_225 = load i8* %buffer_addr_226, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_225"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="5997" st_id="682" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_225 = load i8* %buffer_addr_226, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_225"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="5998" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4575" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_225_cast = zext i8 %buffer_load_225 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_225_cast"/></StgValue>
</operation>

<operation id="5999" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4576" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_225_cast = zext i8 %Input_load_228 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_225_cast"/></StgValue>
</operation>

<operation id="6000" st_id="683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_225 = add i9 %tmp_5_225_cast, %tmp_6_225_cast

]]></Node>
<StgValue><ssdm name="tmp_7_225"/></StgValue>
</operation>

<operation id="6001" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_226_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_225, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_226_cast"/></StgValue>
</operation>

<operation id="6002" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6003" st_id="683" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.226:1  store i8 %Input_load_228, i8* %buffer_addr_225, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6004" st_id="683" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.226:5  %sum_226 = add i17 %phi_mul, 227

]]></Node>
<StgValue><ssdm name="sum_226"/></StgValue>
</operation>

<operation id="6005" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.226:6  %sum_226_cast = zext i17 %sum_226 to i32

]]></Node>
<StgValue><ssdm name="sum_226_cast"/></StgValue>
</operation>

<operation id="6006" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.226:7  %Input_addr_230 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_226_cast

]]></Node>
<StgValue><ssdm name="Input_addr_230"/></StgValue>
</operation>

<operation id="6007" st_id="683" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.226:8  %Input_load_230 = load i8* %Input_addr_230, align 1

]]></Node>
<StgValue><ssdm name="Input_load_230"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="6008" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.226:0  %Average_2_225 = phi i8 [ %Average_226_cast, %229 ], [ %Input_load_228, %._crit_edge.225 ]

]]></Node>
<StgValue><ssdm name="Average_2_225"/></StgValue>
</operation>

<operation id="6009" st_id="684" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.226:2  %Diff_225 = sub i8 %Input_load_229, %Average_2_225

]]></Node>
<StgValue><ssdm name="Diff_225"/></StgValue>
</operation>

<operation id="6010" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.226:3  %Output_addr_226 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_225_cast

]]></Node>
<StgValue><ssdm name="Output_addr_226"/></StgValue>
</operation>

<operation id="6011" st_id="684" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.226:4  store i8 %Diff_225, i8* %Output_addr_226, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6012" st_id="684" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.226:8  %Input_load_230 = load i8* %Input_addr_230, align 1

]]></Node>
<StgValue><ssdm name="Input_load_230"/></StgValue>
</operation>

<operation id="6013" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.226:9  br i1 %tmp, label %230, label %._crit_edge.227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6014" st_id="684" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226378">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4592" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_226 = load i8* %buffer_addr_227, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_226"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="6015" st_id="685" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_226 = load i8* %buffer_addr_227, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_226"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="6016" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4593" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_226_cast = zext i8 %buffer_load_226 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_226_cast"/></StgValue>
</operation>

<operation id="6017" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_226_cast = zext i8 %Input_load_229 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_226_cast"/></StgValue>
</operation>

<operation id="6018" st_id="686" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4595" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_226 = add i9 %tmp_5_226_cast, %tmp_6_226_cast

]]></Node>
<StgValue><ssdm name="tmp_7_226"/></StgValue>
</operation>

<operation id="6019" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4596" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_227_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_226, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_227_cast"/></StgValue>
</operation>

<operation id="6020" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4597" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6021" st_id="686" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.227:1  store i8 %Input_load_229, i8* %buffer_addr_226, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6022" st_id="686" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.227:5  %sum_227 = add i17 %phi_mul, 228

]]></Node>
<StgValue><ssdm name="sum_227"/></StgValue>
</operation>

<operation id="6023" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.227:6  %sum_227_cast = zext i17 %sum_227 to i32

]]></Node>
<StgValue><ssdm name="sum_227_cast"/></StgValue>
</operation>

<operation id="6024" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.227:7  %Input_addr_231 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_227_cast

]]></Node>
<StgValue><ssdm name="Input_addr_231"/></StgValue>
</operation>

<operation id="6025" st_id="686" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.227:8  %Input_load_231 = load i8* %Input_addr_231, align 1

]]></Node>
<StgValue><ssdm name="Input_load_231"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="6026" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.227:0  %Average_2_226 = phi i8 [ %Average_227_cast, %230 ], [ %Input_load_229, %._crit_edge.226 ]

]]></Node>
<StgValue><ssdm name="Average_2_226"/></StgValue>
</operation>

<operation id="6027" st_id="687" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.227:2  %Diff_226 = sub i8 %Input_load_230, %Average_2_226

]]></Node>
<StgValue><ssdm name="Diff_226"/></StgValue>
</operation>

<operation id="6028" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.227:3  %Output_addr_227 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_226_cast

]]></Node>
<StgValue><ssdm name="Output_addr_227"/></StgValue>
</operation>

<operation id="6029" st_id="687" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.227:4  store i8 %Diff_226, i8* %Output_addr_227, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6030" st_id="687" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.227:8  %Input_load_231 = load i8* %Input_addr_231, align 1

]]></Node>
<StgValue><ssdm name="Input_load_231"/></StgValue>
</operation>

<operation id="6031" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.227:9  br i1 %tmp, label %231, label %._crit_edge.228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6032" st_id="687" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226383">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_227 = load i8* %buffer_addr_228, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_227"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="6033" st_id="688" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_227 = load i8* %buffer_addr_228, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_227"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="6034" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_227_cast = zext i8 %buffer_load_227 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_227_cast"/></StgValue>
</operation>

<operation id="6035" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_227_cast = zext i8 %Input_load_230 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_227_cast"/></StgValue>
</operation>

<operation id="6036" st_id="689" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_227 = add i9 %tmp_5_227_cast, %tmp_6_227_cast

]]></Node>
<StgValue><ssdm name="tmp_7_227"/></StgValue>
</operation>

<operation id="6037" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_228_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_227, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_228_cast"/></StgValue>
</operation>

<operation id="6038" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6039" st_id="689" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.228:1  store i8 %Input_load_230, i8* %buffer_addr_227, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6040" st_id="689" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.228:5  %sum_228 = add i17 %phi_mul, 229

]]></Node>
<StgValue><ssdm name="sum_228"/></StgValue>
</operation>

<operation id="6041" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.228:6  %sum_228_cast = zext i17 %sum_228 to i32

]]></Node>
<StgValue><ssdm name="sum_228_cast"/></StgValue>
</operation>

<operation id="6042" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.228:7  %Input_addr_232 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_228_cast

]]></Node>
<StgValue><ssdm name="Input_addr_232"/></StgValue>
</operation>

<operation id="6043" st_id="689" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.228:8  %Input_load_232 = load i8* %Input_addr_232, align 1

]]></Node>
<StgValue><ssdm name="Input_load_232"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="6044" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.228:0  %Average_2_227 = phi i8 [ %Average_228_cast, %231 ], [ %Input_load_230, %._crit_edge.227 ]

]]></Node>
<StgValue><ssdm name="Average_2_227"/></StgValue>
</operation>

<operation id="6045" st_id="690" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.228:2  %Diff_227 = sub i8 %Input_load_231, %Average_2_227

]]></Node>
<StgValue><ssdm name="Diff_227"/></StgValue>
</operation>

<operation id="6046" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.228:3  %Output_addr_228 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_227_cast

]]></Node>
<StgValue><ssdm name="Output_addr_228"/></StgValue>
</operation>

<operation id="6047" st_id="690" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.228:4  store i8 %Diff_227, i8* %Output_addr_228, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6048" st_id="690" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.228:8  %Input_load_232 = load i8* %Input_addr_232, align 1

]]></Node>
<StgValue><ssdm name="Input_load_232"/></StgValue>
</operation>

<operation id="6049" st_id="690" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.228:9  br i1 %tmp, label %232, label %._crit_edge.229

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6050" st_id="690" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226388">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_228 = load i8* %buffer_addr_229, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_228"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="6051" st_id="691" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_228 = load i8* %buffer_addr_229, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_228"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="6052" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_228_cast = zext i8 %buffer_load_228 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_228_cast"/></StgValue>
</operation>

<operation id="6053" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_228_cast = zext i8 %Input_load_231 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_228_cast"/></StgValue>
</operation>

<operation id="6054" st_id="692" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_228 = add i9 %tmp_5_228_cast, %tmp_6_228_cast

]]></Node>
<StgValue><ssdm name="tmp_7_228"/></StgValue>
</operation>

<operation id="6055" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4632" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_229_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_228, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_229_cast"/></StgValue>
</operation>

<operation id="6056" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.229

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6057" st_id="692" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.229:1  store i8 %Input_load_231, i8* %buffer_addr_228, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6058" st_id="692" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.229:5  %sum_229 = add i17 %phi_mul, 230

]]></Node>
<StgValue><ssdm name="sum_229"/></StgValue>
</operation>

<operation id="6059" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.229:6  %sum_229_cast = zext i17 %sum_229 to i32

]]></Node>
<StgValue><ssdm name="sum_229_cast"/></StgValue>
</operation>

<operation id="6060" st_id="692" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.229:7  %Input_addr_233 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_229_cast

]]></Node>
<StgValue><ssdm name="Input_addr_233"/></StgValue>
</operation>

<operation id="6061" st_id="692" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.229:8  %Input_load_233 = load i8* %Input_addr_233, align 1

]]></Node>
<StgValue><ssdm name="Input_load_233"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="6062" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.229:0  %Average_2_228 = phi i8 [ %Average_229_cast, %232 ], [ %Input_load_231, %._crit_edge.228 ]

]]></Node>
<StgValue><ssdm name="Average_2_228"/></StgValue>
</operation>

<operation id="6063" st_id="693" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.229:2  %Diff_228 = sub i8 %Input_load_232, %Average_2_228

]]></Node>
<StgValue><ssdm name="Diff_228"/></StgValue>
</operation>

<operation id="6064" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.229:3  %Output_addr_229 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_228_cast

]]></Node>
<StgValue><ssdm name="Output_addr_229"/></StgValue>
</operation>

<operation id="6065" st_id="693" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.229:4  store i8 %Diff_228, i8* %Output_addr_229, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6066" st_id="693" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.229:8  %Input_load_233 = load i8* %Input_addr_233, align 1

]]></Node>
<StgValue><ssdm name="Input_load_233"/></StgValue>
</operation>

<operation id="6067" st_id="693" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.229:9  br i1 %tmp, label %233, label %._crit_edge.230

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6068" st_id="693" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226393">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_229 = load i8* %buffer_addr_230, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_229"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="6069" st_id="694" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_229 = load i8* %buffer_addr_230, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_229"/></StgValue>
</operation>

<operation id="6070" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_229_cast = zext i8 %buffer_load_229 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_229_cast"/></StgValue>
</operation>

<operation id="6071" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_229_cast = zext i8 %Input_load_232 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_229_cast"/></StgValue>
</operation>

<operation id="6072" st_id="694" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_229 = add i9 %tmp_5_229_cast, %tmp_6_229_cast

]]></Node>
<StgValue><ssdm name="tmp_7_229"/></StgValue>
</operation>

<operation id="6073" st_id="694" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_230_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_229, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_230_cast"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="6074" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226395">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.230

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6075" st_id="695" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.230:1  store i8 %Input_load_232, i8* %buffer_addr_229, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6076" st_id="695" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.230:5  %sum_230 = add i17 %phi_mul, 231

]]></Node>
<StgValue><ssdm name="sum_230"/></StgValue>
</operation>

<operation id="6077" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.230:6  %sum_230_cast = zext i17 %sum_230 to i32

]]></Node>
<StgValue><ssdm name="sum_230_cast"/></StgValue>
</operation>

<operation id="6078" st_id="695" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.230:7  %Input_addr_234 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_230_cast

]]></Node>
<StgValue><ssdm name="Input_addr_234"/></StgValue>
</operation>

<operation id="6079" st_id="695" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.230:8  %Input_load_234 = load i8* %Input_addr_234, align 1

]]></Node>
<StgValue><ssdm name="Input_load_234"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="6080" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.230:0  %Average_2_229 = phi i8 [ %Average_230_cast, %233 ], [ %Input_load_232, %._crit_edge.229 ]

]]></Node>
<StgValue><ssdm name="Average_2_229"/></StgValue>
</operation>

<operation id="6081" st_id="696" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.230:2  %Diff_229 = sub i8 %Input_load_233, %Average_2_229

]]></Node>
<StgValue><ssdm name="Diff_229"/></StgValue>
</operation>

<operation id="6082" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.230:3  %Output_addr_230 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_229_cast

]]></Node>
<StgValue><ssdm name="Output_addr_230"/></StgValue>
</operation>

<operation id="6083" st_id="696" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.230:4  store i8 %Diff_229, i8* %Output_addr_230, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6084" st_id="696" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.230:8  %Input_load_234 = load i8* %Input_addr_234, align 1

]]></Node>
<StgValue><ssdm name="Input_load_234"/></StgValue>
</operation>

<operation id="6085" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.230:9  br i1 %tmp, label %234, label %._crit_edge.231

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6086" st_id="696" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226398">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4664" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_230 = load i8* %buffer_addr_231, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_230"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="6087" st_id="697" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_230 = load i8* %buffer_addr_231, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_230"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="6088" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4665" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_230_cast = zext i8 %buffer_load_230 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_230_cast"/></StgValue>
</operation>

<operation id="6089" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_230_cast = zext i8 %Input_load_233 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_230_cast"/></StgValue>
</operation>

<operation id="6090" st_id="698" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_230 = add i9 %tmp_5_230_cast, %tmp_6_230_cast

]]></Node>
<StgValue><ssdm name="tmp_7_230"/></StgValue>
</operation>

<operation id="6091" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4668" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_231_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_230, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_231_cast"/></StgValue>
</operation>

<operation id="6092" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.231

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6093" st_id="698" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.231:1  store i8 %Input_load_233, i8* %buffer_addr_230, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6094" st_id="698" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.231:5  %sum_231 = add i17 %phi_mul, 232

]]></Node>
<StgValue><ssdm name="sum_231"/></StgValue>
</operation>

<operation id="6095" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.231:6  %sum_231_cast = zext i17 %sum_231 to i32

]]></Node>
<StgValue><ssdm name="sum_231_cast"/></StgValue>
</operation>

<operation id="6096" st_id="698" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.231:7  %Input_addr_235 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_231_cast

]]></Node>
<StgValue><ssdm name="Input_addr_235"/></StgValue>
</operation>

<operation id="6097" st_id="698" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.231:8  %Input_load_235 = load i8* %Input_addr_235, align 1

]]></Node>
<StgValue><ssdm name="Input_load_235"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="6098" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.231:0  %Average_2_230 = phi i8 [ %Average_231_cast, %234 ], [ %Input_load_233, %._crit_edge.230 ]

]]></Node>
<StgValue><ssdm name="Average_2_230"/></StgValue>
</operation>

<operation id="6099" st_id="699" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.231:2  %Diff_230 = sub i8 %Input_load_234, %Average_2_230

]]></Node>
<StgValue><ssdm name="Diff_230"/></StgValue>
</operation>

<operation id="6100" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.231:3  %Output_addr_231 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_230_cast

]]></Node>
<StgValue><ssdm name="Output_addr_231"/></StgValue>
</operation>

<operation id="6101" st_id="699" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.231:4  store i8 %Diff_230, i8* %Output_addr_231, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6102" st_id="699" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.231:8  %Input_load_235 = load i8* %Input_addr_235, align 1

]]></Node>
<StgValue><ssdm name="Input_load_235"/></StgValue>
</operation>

<operation id="6103" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.231:9  br i1 %tmp, label %235, label %._crit_edge.232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6104" st_id="699" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226403">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_231 = load i8* %buffer_addr_232, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_231"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="6105" st_id="700" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_231 = load i8* %buffer_addr_232, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_231"/></StgValue>
</operation>

<operation id="6106" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_231_cast = zext i8 %buffer_load_231 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_231_cast"/></StgValue>
</operation>

<operation id="6107" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_231_cast = zext i8 %Input_load_234 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_231_cast"/></StgValue>
</operation>

<operation id="6108" st_id="700" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_231 = add i9 %tmp_5_231_cast, %tmp_6_231_cast

]]></Node>
<StgValue><ssdm name="tmp_7_231"/></StgValue>
</operation>

<operation id="6109" st_id="700" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_232_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_231, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_232_cast"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="6110" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6111" st_id="701" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.232:1  store i8 %Input_load_234, i8* %buffer_addr_231, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6112" st_id="701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.232:5  %sum_232 = add i17 %phi_mul, 233

]]></Node>
<StgValue><ssdm name="sum_232"/></StgValue>
</operation>

<operation id="6113" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.232:6  %sum_232_cast = zext i17 %sum_232 to i32

]]></Node>
<StgValue><ssdm name="sum_232_cast"/></StgValue>
</operation>

<operation id="6114" st_id="701" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.232:7  %Input_addr_236 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_232_cast

]]></Node>
<StgValue><ssdm name="Input_addr_236"/></StgValue>
</operation>

<operation id="6115" st_id="701" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.232:8  %Input_load_236 = load i8* %Input_addr_236, align 1

]]></Node>
<StgValue><ssdm name="Input_load_236"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="6116" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.232:0  %Average_2_231 = phi i8 [ %Average_232_cast, %235 ], [ %Input_load_234, %._crit_edge.231 ]

]]></Node>
<StgValue><ssdm name="Average_2_231"/></StgValue>
</operation>

<operation id="6117" st_id="702" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.232:2  %Diff_231 = sub i8 %Input_load_235, %Average_2_231

]]></Node>
<StgValue><ssdm name="Diff_231"/></StgValue>
</operation>

<operation id="6118" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.232:3  %Output_addr_232 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_231_cast

]]></Node>
<StgValue><ssdm name="Output_addr_232"/></StgValue>
</operation>

<operation id="6119" st_id="702" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.232:4  store i8 %Diff_231, i8* %Output_addr_232, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6120" st_id="702" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.232:8  %Input_load_236 = load i8* %Input_addr_236, align 1

]]></Node>
<StgValue><ssdm name="Input_load_236"/></StgValue>
</operation>

<operation id="6121" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.232:9  br i1 %tmp, label %236, label %._crit_edge.233

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6122" st_id="702" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226408">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_232 = load i8* %buffer_addr_233, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_232"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="6123" st_id="703" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_232 = load i8* %buffer_addr_233, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_232"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="6124" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_232_cast = zext i8 %buffer_load_232 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_232_cast"/></StgValue>
</operation>

<operation id="6125" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_232_cast = zext i8 %Input_load_235 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_232_cast"/></StgValue>
</operation>

<operation id="6126" st_id="704" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_232 = add i9 %tmp_5_232_cast, %tmp_6_232_cast

]]></Node>
<StgValue><ssdm name="tmp_7_232"/></StgValue>
</operation>

<operation id="6127" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4704" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_233_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_232, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_233_cast"/></StgValue>
</operation>

<operation id="6128" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.233

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6129" st_id="704" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.233:1  store i8 %Input_load_235, i8* %buffer_addr_232, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6130" st_id="704" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.233:5  %sum_233 = add i17 %phi_mul, 234

]]></Node>
<StgValue><ssdm name="sum_233"/></StgValue>
</operation>

<operation id="6131" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.233:6  %sum_233_cast = zext i17 %sum_233 to i32

]]></Node>
<StgValue><ssdm name="sum_233_cast"/></StgValue>
</operation>

<operation id="6132" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.233:7  %Input_addr_237 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_233_cast

]]></Node>
<StgValue><ssdm name="Input_addr_237"/></StgValue>
</operation>

<operation id="6133" st_id="704" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.233:8  %Input_load_237 = load i8* %Input_addr_237, align 1

]]></Node>
<StgValue><ssdm name="Input_load_237"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="6134" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.233:0  %Average_2_232 = phi i8 [ %Average_233_cast, %236 ], [ %Input_load_235, %._crit_edge.232 ]

]]></Node>
<StgValue><ssdm name="Average_2_232"/></StgValue>
</operation>

<operation id="6135" st_id="705" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.233:2  %Diff_232 = sub i8 %Input_load_236, %Average_2_232

]]></Node>
<StgValue><ssdm name="Diff_232"/></StgValue>
</operation>

<operation id="6136" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.233:3  %Output_addr_233 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_232_cast

]]></Node>
<StgValue><ssdm name="Output_addr_233"/></StgValue>
</operation>

<operation id="6137" st_id="705" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.233:4  store i8 %Diff_232, i8* %Output_addr_233, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6138" st_id="705" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.233:8  %Input_load_237 = load i8* %Input_addr_237, align 1

]]></Node>
<StgValue><ssdm name="Input_load_237"/></StgValue>
</operation>

<operation id="6139" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.233:9  br i1 %tmp, label %237, label %._crit_edge.234

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6140" st_id="705" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226413">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_233 = load i8* %buffer_addr_234, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_233"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="6141" st_id="706" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_233 = load i8* %buffer_addr_234, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_233"/></StgValue>
</operation>

<operation id="6142" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_233_cast = zext i8 %buffer_load_233 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_233_cast"/></StgValue>
</operation>

<operation id="6143" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_233_cast = zext i8 %Input_load_236 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_233_cast"/></StgValue>
</operation>

<operation id="6144" st_id="706" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_233 = add i9 %tmp_5_233_cast, %tmp_6_233_cast

]]></Node>
<StgValue><ssdm name="tmp_7_233"/></StgValue>
</operation>

<operation id="6145" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_234_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_233, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_234_cast"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="6146" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.234

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6147" st_id="707" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.234:1  store i8 %Input_load_236, i8* %buffer_addr_233, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6148" st_id="707" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.234:5  %sum_234 = add i17 %phi_mul, 235

]]></Node>
<StgValue><ssdm name="sum_234"/></StgValue>
</operation>

<operation id="6149" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.234:6  %sum_234_cast = zext i17 %sum_234 to i32

]]></Node>
<StgValue><ssdm name="sum_234_cast"/></StgValue>
</operation>

<operation id="6150" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.234:7  %Input_addr_238 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_234_cast

]]></Node>
<StgValue><ssdm name="Input_addr_238"/></StgValue>
</operation>

<operation id="6151" st_id="707" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.234:8  %Input_load_238 = load i8* %Input_addr_238, align 1

]]></Node>
<StgValue><ssdm name="Input_load_238"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="6152" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.234:0  %Average_2_233 = phi i8 [ %Average_234_cast, %237 ], [ %Input_load_236, %._crit_edge.233 ]

]]></Node>
<StgValue><ssdm name="Average_2_233"/></StgValue>
</operation>

<operation id="6153" st_id="708" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.234:2  %Diff_233 = sub i8 %Input_load_237, %Average_2_233

]]></Node>
<StgValue><ssdm name="Diff_233"/></StgValue>
</operation>

<operation id="6154" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.234:3  %Output_addr_234 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_233_cast

]]></Node>
<StgValue><ssdm name="Output_addr_234"/></StgValue>
</operation>

<operation id="6155" st_id="708" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.234:4  store i8 %Diff_233, i8* %Output_addr_234, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6156" st_id="708" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.234:8  %Input_load_238 = load i8* %Input_addr_238, align 1

]]></Node>
<StgValue><ssdm name="Input_load_238"/></StgValue>
</operation>

<operation id="6157" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.234:9  br i1 %tmp, label %238, label %._crit_edge.235

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6158" st_id="708" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226418">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_234 = load i8* %buffer_addr_235, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_234"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="6159" st_id="709" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_234 = load i8* %buffer_addr_235, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_234"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="6160" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_234_cast = zext i8 %buffer_load_234 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_234_cast"/></StgValue>
</operation>

<operation id="6161" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_234_cast = zext i8 %Input_load_237 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_234_cast"/></StgValue>
</operation>

<operation id="6162" st_id="710" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_234 = add i9 %tmp_5_234_cast, %tmp_6_234_cast

]]></Node>
<StgValue><ssdm name="tmp_7_234"/></StgValue>
</operation>

<operation id="6163" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4740" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_235_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_234, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_235_cast"/></StgValue>
</operation>

<operation id="6164" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.235

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6165" st_id="710" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.235:1  store i8 %Input_load_237, i8* %buffer_addr_234, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6166" st_id="710" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.235:5  %sum_235 = add i17 %phi_mul, 236

]]></Node>
<StgValue><ssdm name="sum_235"/></StgValue>
</operation>

<operation id="6167" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.235:6  %sum_235_cast = zext i17 %sum_235 to i32

]]></Node>
<StgValue><ssdm name="sum_235_cast"/></StgValue>
</operation>

<operation id="6168" st_id="710" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.235:7  %Input_addr_239 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_235_cast

]]></Node>
<StgValue><ssdm name="Input_addr_239"/></StgValue>
</operation>

<operation id="6169" st_id="710" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.235:8  %Input_load_239 = load i8* %Input_addr_239, align 1

]]></Node>
<StgValue><ssdm name="Input_load_239"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="6170" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.235:0  %Average_2_234 = phi i8 [ %Average_235_cast, %238 ], [ %Input_load_237, %._crit_edge.234 ]

]]></Node>
<StgValue><ssdm name="Average_2_234"/></StgValue>
</operation>

<operation id="6171" st_id="711" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.235:2  %Diff_234 = sub i8 %Input_load_238, %Average_2_234

]]></Node>
<StgValue><ssdm name="Diff_234"/></StgValue>
</operation>

<operation id="6172" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.235:3  %Output_addr_235 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_234_cast

]]></Node>
<StgValue><ssdm name="Output_addr_235"/></StgValue>
</operation>

<operation id="6173" st_id="711" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.235:4  store i8 %Diff_234, i8* %Output_addr_235, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6174" st_id="711" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.235:8  %Input_load_239 = load i8* %Input_addr_239, align 1

]]></Node>
<StgValue><ssdm name="Input_load_239"/></StgValue>
</operation>

<operation id="6175" st_id="711" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.235:9  br i1 %tmp, label %239, label %._crit_edge.236

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6176" st_id="711" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226423">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_235 = load i8* %buffer_addr_236, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_235"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="6177" st_id="712" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_235 = load i8* %buffer_addr_236, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_235"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="6178" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4755" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_235_cast = zext i8 %buffer_load_235 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_235_cast"/></StgValue>
</operation>

<operation id="6179" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4756" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_235_cast = zext i8 %Input_load_238 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_235_cast"/></StgValue>
</operation>

<operation id="6180" st_id="713" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_235 = add i9 %tmp_5_235_cast, %tmp_6_235_cast

]]></Node>
<StgValue><ssdm name="tmp_7_235"/></StgValue>
</operation>

<operation id="6181" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4758" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_236_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_235, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_236_cast"/></StgValue>
</operation>

<operation id="6182" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.236

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6183" st_id="713" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.236:1  store i8 %Input_load_238, i8* %buffer_addr_235, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6184" st_id="713" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.236:5  %sum_236 = add i17 %phi_mul, 237

]]></Node>
<StgValue><ssdm name="sum_236"/></StgValue>
</operation>

<operation id="6185" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.236:6  %sum_236_cast = zext i17 %sum_236 to i32

]]></Node>
<StgValue><ssdm name="sum_236_cast"/></StgValue>
</operation>

<operation id="6186" st_id="713" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.236:7  %Input_addr_240 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_236_cast

]]></Node>
<StgValue><ssdm name="Input_addr_240"/></StgValue>
</operation>

<operation id="6187" st_id="713" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.236:8  %Input_load_240 = load i8* %Input_addr_240, align 1

]]></Node>
<StgValue><ssdm name="Input_load_240"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="6188" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.236:0  %Average_2_235 = phi i8 [ %Average_236_cast, %239 ], [ %Input_load_238, %._crit_edge.235 ]

]]></Node>
<StgValue><ssdm name="Average_2_235"/></StgValue>
</operation>

<operation id="6189" st_id="714" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.236:2  %Diff_235 = sub i8 %Input_load_239, %Average_2_235

]]></Node>
<StgValue><ssdm name="Diff_235"/></StgValue>
</operation>

<operation id="6190" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.236:3  %Output_addr_236 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_235_cast

]]></Node>
<StgValue><ssdm name="Output_addr_236"/></StgValue>
</operation>

<operation id="6191" st_id="714" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.236:4  store i8 %Diff_235, i8* %Output_addr_236, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6192" st_id="714" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.236:8  %Input_load_240 = load i8* %Input_addr_240, align 1

]]></Node>
<StgValue><ssdm name="Input_load_240"/></StgValue>
</operation>

<operation id="6193" st_id="714" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.236:9  br i1 %tmp, label %240, label %._crit_edge.237

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6194" st_id="714" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226428">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_236 = load i8* %buffer_addr_237, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_236"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="6195" st_id="715" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_236 = load i8* %buffer_addr_237, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_236"/></StgValue>
</operation>

<operation id="6196" st_id="715" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_236_cast = zext i8 %buffer_load_236 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_236_cast"/></StgValue>
</operation>

<operation id="6197" st_id="715" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_236_cast = zext i8 %Input_load_239 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_236_cast"/></StgValue>
</operation>

<operation id="6198" st_id="715" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_236 = add i9 %tmp_5_236_cast, %tmp_6_236_cast

]]></Node>
<StgValue><ssdm name="tmp_7_236"/></StgValue>
</operation>

<operation id="6199" st_id="715" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_237_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_236, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_237_cast"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="6200" st_id="716" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226430">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.237

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6201" st_id="716" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.237:1  store i8 %Input_load_239, i8* %buffer_addr_236, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6202" st_id="716" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.237:5  %sum_237 = add i17 %phi_mul, 238

]]></Node>
<StgValue><ssdm name="sum_237"/></StgValue>
</operation>

<operation id="6203" st_id="716" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.237:6  %sum_237_cast = zext i17 %sum_237 to i32

]]></Node>
<StgValue><ssdm name="sum_237_cast"/></StgValue>
</operation>

<operation id="6204" st_id="716" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.237:7  %Input_addr_241 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_237_cast

]]></Node>
<StgValue><ssdm name="Input_addr_241"/></StgValue>
</operation>

<operation id="6205" st_id="716" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.237:8  %Input_load_241 = load i8* %Input_addr_241, align 1

]]></Node>
<StgValue><ssdm name="Input_load_241"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="6206" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.237:0  %Average_2_236 = phi i8 [ %Average_237_cast, %240 ], [ %Input_load_239, %._crit_edge.236 ]

]]></Node>
<StgValue><ssdm name="Average_2_236"/></StgValue>
</operation>

<operation id="6207" st_id="717" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.237:2  %Diff_236 = sub i8 %Input_load_240, %Average_2_236

]]></Node>
<StgValue><ssdm name="Diff_236"/></StgValue>
</operation>

<operation id="6208" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.237:3  %Output_addr_237 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_236_cast

]]></Node>
<StgValue><ssdm name="Output_addr_237"/></StgValue>
</operation>

<operation id="6209" st_id="717" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.237:4  store i8 %Diff_236, i8* %Output_addr_237, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6210" st_id="717" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.237:8  %Input_load_241 = load i8* %Input_addr_241, align 1

]]></Node>
<StgValue><ssdm name="Input_load_241"/></StgValue>
</operation>

<operation id="6211" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.237:9  br i1 %tmp, label %241, label %._crit_edge.238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6212" st_id="717" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226433">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_237 = load i8* %buffer_addr_238, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_237"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="6213" st_id="718" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_237 = load i8* %buffer_addr_238, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_237"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="6214" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_237_cast = zext i8 %buffer_load_237 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_237_cast"/></StgValue>
</operation>

<operation id="6215" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_237_cast = zext i8 %Input_load_240 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_237_cast"/></StgValue>
</operation>

<operation id="6216" st_id="719" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_237 = add i9 %tmp_5_237_cast, %tmp_6_237_cast

]]></Node>
<StgValue><ssdm name="tmp_7_237"/></StgValue>
</operation>

<operation id="6217" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_238_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_237, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_238_cast"/></StgValue>
</operation>

<operation id="6218" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6219" st_id="719" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.238:1  store i8 %Input_load_240, i8* %buffer_addr_237, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6220" st_id="719" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.238:5  %sum_238 = add i17 %phi_mul, 239

]]></Node>
<StgValue><ssdm name="sum_238"/></StgValue>
</operation>

<operation id="6221" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.238:6  %sum_238_cast = zext i17 %sum_238 to i32

]]></Node>
<StgValue><ssdm name="sum_238_cast"/></StgValue>
</operation>

<operation id="6222" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.238:7  %Input_addr_242 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_238_cast

]]></Node>
<StgValue><ssdm name="Input_addr_242"/></StgValue>
</operation>

<operation id="6223" st_id="719" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.238:8  %Input_load_242 = load i8* %Input_addr_242, align 1

]]></Node>
<StgValue><ssdm name="Input_load_242"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="6224" st_id="720" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.238:0  %Average_2_237 = phi i8 [ %Average_238_cast, %241 ], [ %Input_load_240, %._crit_edge.237 ]

]]></Node>
<StgValue><ssdm name="Average_2_237"/></StgValue>
</operation>

<operation id="6225" st_id="720" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.238:2  %Diff_237 = sub i8 %Input_load_241, %Average_2_237

]]></Node>
<StgValue><ssdm name="Diff_237"/></StgValue>
</operation>

<operation id="6226" st_id="720" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.238:3  %Output_addr_238 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_237_cast

]]></Node>
<StgValue><ssdm name="Output_addr_238"/></StgValue>
</operation>

<operation id="6227" st_id="720" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.238:4  store i8 %Diff_237, i8* %Output_addr_238, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6228" st_id="720" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.238:8  %Input_load_242 = load i8* %Input_addr_242, align 1

]]></Node>
<StgValue><ssdm name="Input_load_242"/></StgValue>
</operation>

<operation id="6229" st_id="720" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.238:9  br i1 %tmp, label %242, label %._crit_edge.239

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6230" st_id="720" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226438">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4808" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_238 = load i8* %buffer_addr_239, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_238"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="6231" st_id="721" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_238 = load i8* %buffer_addr_239, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_238"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="6232" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_238_cast = zext i8 %buffer_load_238 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_238_cast"/></StgValue>
</operation>

<operation id="6233" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4810" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_238_cast = zext i8 %Input_load_241 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_238_cast"/></StgValue>
</operation>

<operation id="6234" st_id="722" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_238 = add i9 %tmp_5_238_cast, %tmp_6_238_cast

]]></Node>
<StgValue><ssdm name="tmp_7_238"/></StgValue>
</operation>

<operation id="6235" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_239_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_238, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_239_cast"/></StgValue>
</operation>

<operation id="6236" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.239

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6237" st_id="722" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.239:1  store i8 %Input_load_241, i8* %buffer_addr_238, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6238" st_id="722" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.239:5  %sum_239 = add i17 %phi_mul, 240

]]></Node>
<StgValue><ssdm name="sum_239"/></StgValue>
</operation>

<operation id="6239" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.239:6  %sum_239_cast = zext i17 %sum_239 to i32

]]></Node>
<StgValue><ssdm name="sum_239_cast"/></StgValue>
</operation>

<operation id="6240" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.239:7  %Input_addr_243 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_239_cast

]]></Node>
<StgValue><ssdm name="Input_addr_243"/></StgValue>
</operation>

<operation id="6241" st_id="722" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.239:8  %Input_load_243 = load i8* %Input_addr_243, align 1

]]></Node>
<StgValue><ssdm name="Input_load_243"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="6242" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.239:0  %Average_2_238 = phi i8 [ %Average_239_cast, %242 ], [ %Input_load_241, %._crit_edge.238 ]

]]></Node>
<StgValue><ssdm name="Average_2_238"/></StgValue>
</operation>

<operation id="6243" st_id="723" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.239:2  %Diff_238 = sub i8 %Input_load_242, %Average_2_238

]]></Node>
<StgValue><ssdm name="Diff_238"/></StgValue>
</operation>

<operation id="6244" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.239:3  %Output_addr_239 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_238_cast

]]></Node>
<StgValue><ssdm name="Output_addr_239"/></StgValue>
</operation>

<operation id="6245" st_id="723" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.239:4  store i8 %Diff_238, i8* %Output_addr_239, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6246" st_id="723" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.239:8  %Input_load_243 = load i8* %Input_addr_243, align 1

]]></Node>
<StgValue><ssdm name="Input_load_243"/></StgValue>
</operation>

<operation id="6247" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.239:9  br i1 %tmp, label %243, label %._crit_edge.240

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6248" st_id="723" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226443">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_239 = load i8* %buffer_addr_240, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_239"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="6249" st_id="724" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_239 = load i8* %buffer_addr_240, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_239"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="6250" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_239_cast = zext i8 %buffer_load_239 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_239_cast"/></StgValue>
</operation>

<operation id="6251" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_239_cast = zext i8 %Input_load_242 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_239_cast"/></StgValue>
</operation>

<operation id="6252" st_id="725" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_239 = add i9 %tmp_5_239_cast, %tmp_6_239_cast

]]></Node>
<StgValue><ssdm name="tmp_7_239"/></StgValue>
</operation>

<operation id="6253" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_240_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_239, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_240_cast"/></StgValue>
</operation>

<operation id="6254" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.240

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6255" st_id="725" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.240:1  store i8 %Input_load_242, i8* %buffer_addr_239, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6256" st_id="725" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.240:5  %sum_240 = add i17 %phi_mul, 241

]]></Node>
<StgValue><ssdm name="sum_240"/></StgValue>
</operation>

<operation id="6257" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.240:6  %sum_240_cast = zext i17 %sum_240 to i32

]]></Node>
<StgValue><ssdm name="sum_240_cast"/></StgValue>
</operation>

<operation id="6258" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.240:7  %Input_addr_244 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_240_cast

]]></Node>
<StgValue><ssdm name="Input_addr_244"/></StgValue>
</operation>

<operation id="6259" st_id="725" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.240:8  %Input_load_244 = load i8* %Input_addr_244, align 1

]]></Node>
<StgValue><ssdm name="Input_load_244"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="6260" st_id="726" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.240:0  %Average_2_239 = phi i8 [ %Average_240_cast, %243 ], [ %Input_load_242, %._crit_edge.239 ]

]]></Node>
<StgValue><ssdm name="Average_2_239"/></StgValue>
</operation>

<operation id="6261" st_id="726" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.240:2  %Diff_239 = sub i8 %Input_load_243, %Average_2_239

]]></Node>
<StgValue><ssdm name="Diff_239"/></StgValue>
</operation>

<operation id="6262" st_id="726" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.240:3  %Output_addr_240 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_239_cast

]]></Node>
<StgValue><ssdm name="Output_addr_240"/></StgValue>
</operation>

<operation id="6263" st_id="726" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.240:4  store i8 %Diff_239, i8* %Output_addr_240, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6264" st_id="726" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.240:8  %Input_load_244 = load i8* %Input_addr_244, align 1

]]></Node>
<StgValue><ssdm name="Input_load_244"/></StgValue>
</operation>

<operation id="6265" st_id="726" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.240:9  br i1 %tmp, label %244, label %._crit_edge.241

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6266" st_id="726" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226448">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_240 = load i8* %buffer_addr_241, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_240"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="6267" st_id="727" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_240 = load i8* %buffer_addr_241, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_240"/></StgValue>
</operation>

<operation id="6268" st_id="727" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_240_cast = zext i8 %buffer_load_240 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_240_cast"/></StgValue>
</operation>

<operation id="6269" st_id="727" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_240_cast = zext i8 %Input_load_243 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_240_cast"/></StgValue>
</operation>

<operation id="6270" st_id="727" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_240 = add i9 %tmp_5_240_cast, %tmp_6_240_cast

]]></Node>
<StgValue><ssdm name="tmp_7_240"/></StgValue>
</operation>

<operation id="6271" st_id="727" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_241_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_240, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_241_cast"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="6272" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.241

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6273" st_id="728" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.241:1  store i8 %Input_load_243, i8* %buffer_addr_240, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6274" st_id="728" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.241:5  %sum_241 = add i17 %phi_mul, 242

]]></Node>
<StgValue><ssdm name="sum_241"/></StgValue>
</operation>

<operation id="6275" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.241:6  %sum_241_cast = zext i17 %sum_241 to i32

]]></Node>
<StgValue><ssdm name="sum_241_cast"/></StgValue>
</operation>

<operation id="6276" st_id="728" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.241:7  %Input_addr_245 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_241_cast

]]></Node>
<StgValue><ssdm name="Input_addr_245"/></StgValue>
</operation>

<operation id="6277" st_id="728" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.241:8  %Input_load_245 = load i8* %Input_addr_245, align 1

]]></Node>
<StgValue><ssdm name="Input_load_245"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="6278" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.241:0  %Average_2_240 = phi i8 [ %Average_241_cast, %244 ], [ %Input_load_243, %._crit_edge.240 ]

]]></Node>
<StgValue><ssdm name="Average_2_240"/></StgValue>
</operation>

<operation id="6279" st_id="729" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.241:2  %Diff_240 = sub i8 %Input_load_244, %Average_2_240

]]></Node>
<StgValue><ssdm name="Diff_240"/></StgValue>
</operation>

<operation id="6280" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.241:3  %Output_addr_241 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_240_cast

]]></Node>
<StgValue><ssdm name="Output_addr_241"/></StgValue>
</operation>

<operation id="6281" st_id="729" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.241:4  store i8 %Diff_240, i8* %Output_addr_241, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6282" st_id="729" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.241:8  %Input_load_245 = load i8* %Input_addr_245, align 1

]]></Node>
<StgValue><ssdm name="Input_load_245"/></StgValue>
</operation>

<operation id="6283" st_id="729" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.241:9  br i1 %tmp, label %245, label %._crit_edge.242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6284" st_id="729" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226453">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_241 = load i8* %buffer_addr_242, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_241"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="6285" st_id="730" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_241 = load i8* %buffer_addr_242, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_241"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="6286" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_241_cast = zext i8 %buffer_load_241 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_241_cast"/></StgValue>
</operation>

<operation id="6287" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_241_cast = zext i8 %Input_load_244 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_241_cast"/></StgValue>
</operation>

<operation id="6288" st_id="731" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_241 = add i9 %tmp_5_241_cast, %tmp_6_241_cast

]]></Node>
<StgValue><ssdm name="tmp_7_241"/></StgValue>
</operation>

<operation id="6289" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4866" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_242_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_241, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_242_cast"/></StgValue>
</operation>

<operation id="6290" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6291" st_id="731" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.242:1  store i8 %Input_load_244, i8* %buffer_addr_241, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6292" st_id="731" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.242:5  %sum_242 = add i17 %phi_mul, 243

]]></Node>
<StgValue><ssdm name="sum_242"/></StgValue>
</operation>

<operation id="6293" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.242:6  %sum_242_cast = zext i17 %sum_242 to i32

]]></Node>
<StgValue><ssdm name="sum_242_cast"/></StgValue>
</operation>

<operation id="6294" st_id="731" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.242:7  %Input_addr_246 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_242_cast

]]></Node>
<StgValue><ssdm name="Input_addr_246"/></StgValue>
</operation>

<operation id="6295" st_id="731" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.242:8  %Input_load_246 = load i8* %Input_addr_246, align 1

]]></Node>
<StgValue><ssdm name="Input_load_246"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="6296" st_id="732" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.242:0  %Average_2_241 = phi i8 [ %Average_242_cast, %245 ], [ %Input_load_244, %._crit_edge.241 ]

]]></Node>
<StgValue><ssdm name="Average_2_241"/></StgValue>
</operation>

<operation id="6297" st_id="732" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.242:2  %Diff_241 = sub i8 %Input_load_245, %Average_2_241

]]></Node>
<StgValue><ssdm name="Diff_241"/></StgValue>
</operation>

<operation id="6298" st_id="732" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.242:3  %Output_addr_242 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_241_cast

]]></Node>
<StgValue><ssdm name="Output_addr_242"/></StgValue>
</operation>

<operation id="6299" st_id="732" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.242:4  store i8 %Diff_241, i8* %Output_addr_242, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6300" st_id="732" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.242:8  %Input_load_246 = load i8* %Input_addr_246, align 1

]]></Node>
<StgValue><ssdm name="Input_load_246"/></StgValue>
</operation>

<operation id="6301" st_id="732" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.242:9  br i1 %tmp, label %246, label %._crit_edge.243

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6302" st_id="732" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226458">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_242 = load i8* %buffer_addr_243, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_242"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="6303" st_id="733" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_242 = load i8* %buffer_addr_243, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_242"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="6304" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_242_cast = zext i8 %buffer_load_242 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_242_cast"/></StgValue>
</operation>

<operation id="6305" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_242_cast = zext i8 %Input_load_245 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_242_cast"/></StgValue>
</operation>

<operation id="6306" st_id="734" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_242 = add i9 %tmp_5_242_cast, %tmp_6_242_cast

]]></Node>
<StgValue><ssdm name="tmp_7_242"/></StgValue>
</operation>

<operation id="6307" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4884" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_243_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_242, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_243_cast"/></StgValue>
</operation>

<operation id="6308" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.243

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6309" st_id="734" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.243:1  store i8 %Input_load_245, i8* %buffer_addr_242, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6310" st_id="734" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.243:5  %sum_243 = add i17 %phi_mul, 244

]]></Node>
<StgValue><ssdm name="sum_243"/></StgValue>
</operation>

<operation id="6311" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.243:6  %sum_243_cast = zext i17 %sum_243 to i32

]]></Node>
<StgValue><ssdm name="sum_243_cast"/></StgValue>
</operation>

<operation id="6312" st_id="734" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.243:7  %Input_addr_247 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_243_cast

]]></Node>
<StgValue><ssdm name="Input_addr_247"/></StgValue>
</operation>

<operation id="6313" st_id="734" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.243:8  %Input_load_247 = load i8* %Input_addr_247, align 1

]]></Node>
<StgValue><ssdm name="Input_load_247"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="6314" st_id="735" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.243:0  %Average_2_242 = phi i8 [ %Average_243_cast, %246 ], [ %Input_load_245, %._crit_edge.242 ]

]]></Node>
<StgValue><ssdm name="Average_2_242"/></StgValue>
</operation>

<operation id="6315" st_id="735" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.243:2  %Diff_242 = sub i8 %Input_load_246, %Average_2_242

]]></Node>
<StgValue><ssdm name="Diff_242"/></StgValue>
</operation>

<operation id="6316" st_id="735" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.243:3  %Output_addr_243 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_242_cast

]]></Node>
<StgValue><ssdm name="Output_addr_243"/></StgValue>
</operation>

<operation id="6317" st_id="735" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.243:4  store i8 %Diff_242, i8* %Output_addr_243, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6318" st_id="735" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.243:8  %Input_load_247 = load i8* %Input_addr_247, align 1

]]></Node>
<StgValue><ssdm name="Input_load_247"/></StgValue>
</operation>

<operation id="6319" st_id="735" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.243:9  br i1 %tmp, label %247, label %._crit_edge.244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6320" st_id="735" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226463">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_243 = load i8* %buffer_addr_244, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_243"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="6321" st_id="736" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_243 = load i8* %buffer_addr_244, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_243"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="6322" st_id="737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4899" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_243_cast = zext i8 %buffer_load_243 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_243_cast"/></StgValue>
</operation>

<operation id="6323" st_id="737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_243_cast = zext i8 %Input_load_246 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_243_cast"/></StgValue>
</operation>

<operation id="6324" st_id="737" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_243 = add i9 %tmp_5_243_cast, %tmp_6_243_cast

]]></Node>
<StgValue><ssdm name="tmp_7_243"/></StgValue>
</operation>

<operation id="6325" st_id="737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_244_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_243, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_244_cast"/></StgValue>
</operation>

<operation id="6326" st_id="737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6327" st_id="737" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.244:1  store i8 %Input_load_246, i8* %buffer_addr_243, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6328" st_id="737" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.244:5  %sum_244 = add i17 %phi_mul, 245

]]></Node>
<StgValue><ssdm name="sum_244"/></StgValue>
</operation>

<operation id="6329" st_id="737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.244:6  %sum_244_cast = zext i17 %sum_244 to i32

]]></Node>
<StgValue><ssdm name="sum_244_cast"/></StgValue>
</operation>

<operation id="6330" st_id="737" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.244:7  %Input_addr_248 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_244_cast

]]></Node>
<StgValue><ssdm name="Input_addr_248"/></StgValue>
</operation>

<operation id="6331" st_id="737" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.244:8  %Input_load_248 = load i8* %Input_addr_248, align 1

]]></Node>
<StgValue><ssdm name="Input_load_248"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="6332" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.244:0  %Average_2_243 = phi i8 [ %Average_244_cast, %247 ], [ %Input_load_246, %._crit_edge.243 ]

]]></Node>
<StgValue><ssdm name="Average_2_243"/></StgValue>
</operation>

<operation id="6333" st_id="738" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.244:2  %Diff_243 = sub i8 %Input_load_247, %Average_2_243

]]></Node>
<StgValue><ssdm name="Diff_243"/></StgValue>
</operation>

<operation id="6334" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.244:3  %Output_addr_244 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_243_cast

]]></Node>
<StgValue><ssdm name="Output_addr_244"/></StgValue>
</operation>

<operation id="6335" st_id="738" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.244:4  store i8 %Diff_243, i8* %Output_addr_244, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6336" st_id="738" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.244:8  %Input_load_248 = load i8* %Input_addr_248, align 1

]]></Node>
<StgValue><ssdm name="Input_load_248"/></StgValue>
</operation>

<operation id="6337" st_id="738" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.244:9  br i1 %tmp, label %248, label %._crit_edge.245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6338" st_id="738" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226468">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_244 = load i8* %buffer_addr_245, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_244"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="6339" st_id="739" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_244 = load i8* %buffer_addr_245, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_244"/></StgValue>
</operation>

<operation id="6340" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_244_cast = zext i8 %buffer_load_244 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_244_cast"/></StgValue>
</operation>

<operation id="6341" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_244_cast = zext i8 %Input_load_247 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_244_cast"/></StgValue>
</operation>

<operation id="6342" st_id="739" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_244 = add i9 %tmp_5_244_cast, %tmp_6_244_cast

]]></Node>
<StgValue><ssdm name="tmp_7_244"/></StgValue>
</operation>

<operation id="6343" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_245_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_244, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_245_cast"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="6344" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6345" st_id="740" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.245:1  store i8 %Input_load_247, i8* %buffer_addr_244, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6346" st_id="740" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.245:5  %sum_245 = add i17 %phi_mul, 246

]]></Node>
<StgValue><ssdm name="sum_245"/></StgValue>
</operation>

<operation id="6347" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.245:6  %sum_245_cast = zext i17 %sum_245 to i32

]]></Node>
<StgValue><ssdm name="sum_245_cast"/></StgValue>
</operation>

<operation id="6348" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.245:7  %Input_addr_249 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_245_cast

]]></Node>
<StgValue><ssdm name="Input_addr_249"/></StgValue>
</operation>

<operation id="6349" st_id="740" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.245:8  %Input_load_249 = load i8* %Input_addr_249, align 1

]]></Node>
<StgValue><ssdm name="Input_load_249"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="6350" st_id="741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.245:0  %Average_2_244 = phi i8 [ %Average_245_cast, %248 ], [ %Input_load_247, %._crit_edge.244 ]

]]></Node>
<StgValue><ssdm name="Average_2_244"/></StgValue>
</operation>

<operation id="6351" st_id="741" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.245:2  %Diff_244 = sub i8 %Input_load_248, %Average_2_244

]]></Node>
<StgValue><ssdm name="Diff_244"/></StgValue>
</operation>

<operation id="6352" st_id="741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.245:3  %Output_addr_245 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_244_cast

]]></Node>
<StgValue><ssdm name="Output_addr_245"/></StgValue>
</operation>

<operation id="6353" st_id="741" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.245:4  store i8 %Diff_244, i8* %Output_addr_245, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6354" st_id="741" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.245:8  %Input_load_249 = load i8* %Input_addr_249, align 1

]]></Node>
<StgValue><ssdm name="Input_load_249"/></StgValue>
</operation>

<operation id="6355" st_id="741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.245:9  br i1 %tmp, label %249, label %._crit_edge.246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6356" st_id="741" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226473">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_245 = load i8* %buffer_addr_246, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_245"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="6357" st_id="742" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_245 = load i8* %buffer_addr_246, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_245"/></StgValue>
</operation>

<operation id="6358" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_245_cast = zext i8 %buffer_load_245 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_245_cast"/></StgValue>
</operation>

<operation id="6359" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_245_cast = zext i8 %Input_load_248 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_245_cast"/></StgValue>
</operation>

<operation id="6360" st_id="742" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_245 = add i9 %tmp_5_245_cast, %tmp_6_245_cast

]]></Node>
<StgValue><ssdm name="tmp_7_245"/></StgValue>
</operation>

<operation id="6361" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_246_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_245, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_246_cast"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="6362" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226475">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6363" st_id="743" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.246:1  store i8 %Input_load_248, i8* %buffer_addr_245, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6364" st_id="743" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.246:5  %sum_246 = add i17 %phi_mul, 247

]]></Node>
<StgValue><ssdm name="sum_246"/></StgValue>
</operation>

<operation id="6365" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.246:6  %sum_246_cast = zext i17 %sum_246 to i32

]]></Node>
<StgValue><ssdm name="sum_246_cast"/></StgValue>
</operation>

<operation id="6366" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.246:7  %Input_addr_250 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_246_cast

]]></Node>
<StgValue><ssdm name="Input_addr_250"/></StgValue>
</operation>

<operation id="6367" st_id="743" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.246:8  %Input_load_250 = load i8* %Input_addr_250, align 1

]]></Node>
<StgValue><ssdm name="Input_load_250"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="6368" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.246:0  %Average_2_245 = phi i8 [ %Average_246_cast, %249 ], [ %Input_load_248, %._crit_edge.245 ]

]]></Node>
<StgValue><ssdm name="Average_2_245"/></StgValue>
</operation>

<operation id="6369" st_id="744" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.246:2  %Diff_245 = sub i8 %Input_load_249, %Average_2_245

]]></Node>
<StgValue><ssdm name="Diff_245"/></StgValue>
</operation>

<operation id="6370" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.246:3  %Output_addr_246 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_245_cast

]]></Node>
<StgValue><ssdm name="Output_addr_246"/></StgValue>
</operation>

<operation id="6371" st_id="744" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.246:4  store i8 %Diff_245, i8* %Output_addr_246, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6372" st_id="744" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.246:8  %Input_load_250 = load i8* %Input_addr_250, align 1

]]></Node>
<StgValue><ssdm name="Input_load_250"/></StgValue>
</operation>

<operation id="6373" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.246:9  br i1 %tmp, label %250, label %._crit_edge.247

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6374" st_id="744" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226478">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4952" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_246 = load i8* %buffer_addr_247, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_246"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="6375" st_id="745" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_246 = load i8* %buffer_addr_247, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_246"/></StgValue>
</operation>

<operation id="6376" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_246_cast = zext i8 %buffer_load_246 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_246_cast"/></StgValue>
</operation>

<operation id="6377" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_246_cast = zext i8 %Input_load_249 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_246_cast"/></StgValue>
</operation>

<operation id="6378" st_id="745" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_246 = add i9 %tmp_5_246_cast, %tmp_6_246_cast

]]></Node>
<StgValue><ssdm name="tmp_7_246"/></StgValue>
</operation>

<operation id="6379" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_247_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_246, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_247_cast"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="6380" st_id="746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226480">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4957" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.247

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6381" st_id="746" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.247:1  store i8 %Input_load_249, i8* %buffer_addr_246, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6382" st_id="746" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.247:5  %sum_247 = add i17 %phi_mul, 248

]]></Node>
<StgValue><ssdm name="sum_247"/></StgValue>
</operation>

<operation id="6383" st_id="746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.247:6  %sum_247_cast = zext i17 %sum_247 to i32

]]></Node>
<StgValue><ssdm name="sum_247_cast"/></StgValue>
</operation>

<operation id="6384" st_id="746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.247:7  %Input_addr_251 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_247_cast

]]></Node>
<StgValue><ssdm name="Input_addr_251"/></StgValue>
</operation>

<operation id="6385" st_id="746" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.247:8  %Input_load_251 = load i8* %Input_addr_251, align 1

]]></Node>
<StgValue><ssdm name="Input_load_251"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="6386" st_id="747" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.247:0  %Average_2_246 = phi i8 [ %Average_247_cast, %250 ], [ %Input_load_249, %._crit_edge.246 ]

]]></Node>
<StgValue><ssdm name="Average_2_246"/></StgValue>
</operation>

<operation id="6387" st_id="747" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.247:2  %Diff_246 = sub i8 %Input_load_250, %Average_2_246

]]></Node>
<StgValue><ssdm name="Diff_246"/></StgValue>
</operation>

<operation id="6388" st_id="747" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.247:3  %Output_addr_247 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_246_cast

]]></Node>
<StgValue><ssdm name="Output_addr_247"/></StgValue>
</operation>

<operation id="6389" st_id="747" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.247:4  store i8 %Diff_246, i8* %Output_addr_247, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6390" st_id="747" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.247:8  %Input_load_251 = load i8* %Input_addr_251, align 1

]]></Node>
<StgValue><ssdm name="Input_load_251"/></StgValue>
</operation>

<operation id="6391" st_id="747" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.247:9  br i1 %tmp, label %251, label %._crit_edge.248

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6392" st_id="747" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226483">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_247 = load i8* %buffer_addr_248, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_247"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="6393" st_id="748" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_247 = load i8* %buffer_addr_248, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_247"/></StgValue>
</operation>

<operation id="6394" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_247_cast = zext i8 %buffer_load_247 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_247_cast"/></StgValue>
</operation>

<operation id="6395" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_247_cast = zext i8 %Input_load_250 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_247_cast"/></StgValue>
</operation>

<operation id="6396" st_id="748" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_247 = add i9 %tmp_5_247_cast, %tmp_6_247_cast

]]></Node>
<StgValue><ssdm name="tmp_7_247"/></StgValue>
</operation>

<operation id="6397" st_id="748" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_248_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_247, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_248_cast"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="6398" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.248

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6399" st_id="749" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.248:1  store i8 %Input_load_250, i8* %buffer_addr_247, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6400" st_id="749" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.248:5  %sum_248 = add i17 %phi_mul, 249

]]></Node>
<StgValue><ssdm name="sum_248"/></StgValue>
</operation>

<operation id="6401" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.248:6  %sum_248_cast = zext i17 %sum_248 to i32

]]></Node>
<StgValue><ssdm name="sum_248_cast"/></StgValue>
</operation>

<operation id="6402" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.248:7  %Input_addr_252 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_248_cast

]]></Node>
<StgValue><ssdm name="Input_addr_252"/></StgValue>
</operation>

<operation id="6403" st_id="749" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.248:8  %Input_load_252 = load i8* %Input_addr_252, align 1

]]></Node>
<StgValue><ssdm name="Input_load_252"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="6404" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.248:0  %Average_2_247 = phi i8 [ %Average_248_cast, %251 ], [ %Input_load_250, %._crit_edge.247 ]

]]></Node>
<StgValue><ssdm name="Average_2_247"/></StgValue>
</operation>

<operation id="6405" st_id="750" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.248:2  %Diff_247 = sub i8 %Input_load_251, %Average_2_247

]]></Node>
<StgValue><ssdm name="Diff_247"/></StgValue>
</operation>

<operation id="6406" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.248:3  %Output_addr_248 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_247_cast

]]></Node>
<StgValue><ssdm name="Output_addr_248"/></StgValue>
</operation>

<operation id="6407" st_id="750" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.248:4  store i8 %Diff_247, i8* %Output_addr_248, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6408" st_id="750" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.248:8  %Input_load_252 = load i8* %Input_addr_252, align 1

]]></Node>
<StgValue><ssdm name="Input_load_252"/></StgValue>
</operation>

<operation id="6409" st_id="750" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.248:9  br i1 %tmp, label %252, label %._crit_edge.249

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6410" st_id="750" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226488">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4988" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_248 = load i8* %buffer_addr_249, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_248"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="6411" st_id="751" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_248 = load i8* %buffer_addr_249, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_248"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="6412" st_id="752" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4989" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_248_cast = zext i8 %buffer_load_248 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_248_cast"/></StgValue>
</operation>

<operation id="6413" st_id="752" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4990" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_248_cast = zext i8 %Input_load_251 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_248_cast"/></StgValue>
</operation>

<operation id="6414" st_id="752" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4991" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_248 = add i9 %tmp_5_248_cast, %tmp_6_248_cast

]]></Node>
<StgValue><ssdm name="tmp_7_248"/></StgValue>
</operation>

<operation id="6415" st_id="752" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4992" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_249_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_248, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_249_cast"/></StgValue>
</operation>

<operation id="6416" st_id="752" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4993" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.249

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6417" st_id="752" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.249:1  store i8 %Input_load_251, i8* %buffer_addr_248, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6418" st_id="752" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.249:5  %sum_249 = add i17 %phi_mul, 250

]]></Node>
<StgValue><ssdm name="sum_249"/></StgValue>
</operation>

<operation id="6419" st_id="752" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.249:6  %sum_249_cast = zext i17 %sum_249 to i32

]]></Node>
<StgValue><ssdm name="sum_249_cast"/></StgValue>
</operation>

<operation id="6420" st_id="752" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.249:7  %Input_addr_253 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_249_cast

]]></Node>
<StgValue><ssdm name="Input_addr_253"/></StgValue>
</operation>

<operation id="6421" st_id="752" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.249:8  %Input_load_253 = load i8* %Input_addr_253, align 1

]]></Node>
<StgValue><ssdm name="Input_load_253"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="6422" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.249:0  %Average_2_248 = phi i8 [ %Average_249_cast, %252 ], [ %Input_load_251, %._crit_edge.248 ]

]]></Node>
<StgValue><ssdm name="Average_2_248"/></StgValue>
</operation>

<operation id="6423" st_id="753" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.249:2  %Diff_248 = sub i8 %Input_load_252, %Average_2_248

]]></Node>
<StgValue><ssdm name="Diff_248"/></StgValue>
</operation>

<operation id="6424" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.249:3  %Output_addr_249 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_248_cast

]]></Node>
<StgValue><ssdm name="Output_addr_249"/></StgValue>
</operation>

<operation id="6425" st_id="753" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.249:4  store i8 %Diff_248, i8* %Output_addr_249, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6426" st_id="753" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.249:8  %Input_load_253 = load i8* %Input_addr_253, align 1

]]></Node>
<StgValue><ssdm name="Input_load_253"/></StgValue>
</operation>

<operation id="6427" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.249:9  br i1 %tmp, label %253, label %._crit_edge.250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6428" st_id="753" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226493">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_249 = load i8* %buffer_addr_250, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_249"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="6429" st_id="754" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_249 = load i8* %buffer_addr_250, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_249"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="6430" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_249_cast = zext i8 %buffer_load_249 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_249_cast"/></StgValue>
</operation>

<operation id="6431" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5008" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_249_cast = zext i8 %Input_load_252 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_249_cast"/></StgValue>
</operation>

<operation id="6432" st_id="755" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5009" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_249 = add i9 %tmp_5_249_cast, %tmp_6_249_cast

]]></Node>
<StgValue><ssdm name="tmp_7_249"/></StgValue>
</operation>

<operation id="6433" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_250_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_249, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_250_cast"/></StgValue>
</operation>

<operation id="6434" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5011" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6435" st_id="755" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.250:1  store i8 %Input_load_252, i8* %buffer_addr_249, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6436" st_id="755" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.250:5  %sum_250 = add i17 %phi_mul, 251

]]></Node>
<StgValue><ssdm name="sum_250"/></StgValue>
</operation>

<operation id="6437" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.250:6  %sum_250_cast = zext i17 %sum_250 to i32

]]></Node>
<StgValue><ssdm name="sum_250_cast"/></StgValue>
</operation>

<operation id="6438" st_id="755" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.250:7  %Input_addr_254 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_250_cast

]]></Node>
<StgValue><ssdm name="Input_addr_254"/></StgValue>
</operation>

<operation id="6439" st_id="755" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.250:8  %Input_load_254 = load i8* %Input_addr_254, align 1

]]></Node>
<StgValue><ssdm name="Input_load_254"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="6440" st_id="756" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.250:0  %Average_2_249 = phi i8 [ %Average_250_cast, %253 ], [ %Input_load_252, %._crit_edge.249 ]

]]></Node>
<StgValue><ssdm name="Average_2_249"/></StgValue>
</operation>

<operation id="6441" st_id="756" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.250:2  %Diff_249 = sub i8 %Input_load_253, %Average_2_249

]]></Node>
<StgValue><ssdm name="Diff_249"/></StgValue>
</operation>

<operation id="6442" st_id="756" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.250:3  %Output_addr_250 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_249_cast

]]></Node>
<StgValue><ssdm name="Output_addr_250"/></StgValue>
</operation>

<operation id="6443" st_id="756" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.250:4  store i8 %Diff_249, i8* %Output_addr_250, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6444" st_id="756" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.250:8  %Input_load_254 = load i8* %Input_addr_254, align 1

]]></Node>
<StgValue><ssdm name="Input_load_254"/></StgValue>
</operation>

<operation id="6445" st_id="756" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.250:9  br i1 %tmp, label %254, label %._crit_edge.251

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6446" st_id="756" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226498">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5024" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_250 = load i8* %buffer_addr_251, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_250"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="6447" st_id="757" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_250 = load i8* %buffer_addr_251, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_250"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="6448" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226500">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5025" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_250_cast = zext i8 %buffer_load_250 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_250_cast"/></StgValue>
</operation>

<operation id="6449" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226500">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5026" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_250_cast = zext i8 %Input_load_253 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_250_cast"/></StgValue>
</operation>

<operation id="6450" st_id="758" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226500">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5027" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_250 = add i9 %tmp_5_250_cast, %tmp_6_250_cast

]]></Node>
<StgValue><ssdm name="tmp_7_250"/></StgValue>
</operation>

<operation id="6451" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226500">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5028" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_251_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_250, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_251_cast"/></StgValue>
</operation>

<operation id="6452" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226500">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.251

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6453" st_id="758" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.251:1  store i8 %Input_load_253, i8* %buffer_addr_250, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6454" st_id="758" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.251:5  %sum_251 = add i17 %phi_mul, 252

]]></Node>
<StgValue><ssdm name="sum_251"/></StgValue>
</operation>

<operation id="6455" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.251:6  %sum_251_cast = zext i17 %sum_251 to i32

]]></Node>
<StgValue><ssdm name="sum_251_cast"/></StgValue>
</operation>

<operation id="6456" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.251:7  %Input_addr_255 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_251_cast

]]></Node>
<StgValue><ssdm name="Input_addr_255"/></StgValue>
</operation>

<operation id="6457" st_id="758" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.251:8  %Input_load_255 = load i8* %Input_addr_255, align 1

]]></Node>
<StgValue><ssdm name="Input_load_255"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="6458" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.251:0  %Average_2_250 = phi i8 [ %Average_251_cast, %254 ], [ %Input_load_253, %._crit_edge.250 ]

]]></Node>
<StgValue><ssdm name="Average_2_250"/></StgValue>
</operation>

<operation id="6459" st_id="759" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.251:2  %Diff_250 = sub i8 %Input_load_254, %Average_2_250

]]></Node>
<StgValue><ssdm name="Diff_250"/></StgValue>
</operation>

<operation id="6460" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.251:3  %Output_addr_251 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_250_cast

]]></Node>
<StgValue><ssdm name="Output_addr_251"/></StgValue>
</operation>

<operation id="6461" st_id="759" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.251:4  store i8 %Diff_250, i8* %Output_addr_251, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6462" st_id="759" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.251:8  %Input_load_255 = load i8* %Input_addr_255, align 1

]]></Node>
<StgValue><ssdm name="Input_load_255"/></StgValue>
</operation>

<operation id="6463" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.251:9  br i1 %tmp, label %255, label %._crit_edge.252

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6464" st_id="759" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226503">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5042" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_251 = load i8* %buffer_addr_252, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_251"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="6465" st_id="760" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_251 = load i8* %buffer_addr_252, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_251"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="6466" st_id="761" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5043" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_251_cast = zext i8 %buffer_load_251 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_251_cast"/></StgValue>
</operation>

<operation id="6467" st_id="761" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5044" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_251_cast = zext i8 %Input_load_254 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_251_cast"/></StgValue>
</operation>

<operation id="6468" st_id="761" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5045" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_251 = add i9 %tmp_5_251_cast, %tmp_6_251_cast

]]></Node>
<StgValue><ssdm name="tmp_7_251"/></StgValue>
</operation>

<operation id="6469" st_id="761" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5046" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_252_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_251, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_252_cast"/></StgValue>
</operation>

<operation id="6470" st_id="761" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5047" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.252

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6471" st_id="761" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.252:1  store i8 %Input_load_254, i8* %buffer_addr_251, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6472" st_id="761" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.252:5  %sum_252 = add i17 %phi_mul, 253

]]></Node>
<StgValue><ssdm name="sum_252"/></StgValue>
</operation>

<operation id="6473" st_id="761" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.252:6  %sum_252_cast = zext i17 %sum_252 to i32

]]></Node>
<StgValue><ssdm name="sum_252_cast"/></StgValue>
</operation>

<operation id="6474" st_id="761" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.252:7  %Input_addr_256 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_252_cast

]]></Node>
<StgValue><ssdm name="Input_addr_256"/></StgValue>
</operation>

<operation id="6475" st_id="761" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.252:8  %Input_load_256 = load i8* %Input_addr_256, align 1

]]></Node>
<StgValue><ssdm name="Input_load_256"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="6476" st_id="762" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.252:0  %Average_2_251 = phi i8 [ %Average_252_cast, %255 ], [ %Input_load_254, %._crit_edge.251 ]

]]></Node>
<StgValue><ssdm name="Average_2_251"/></StgValue>
</operation>

<operation id="6477" st_id="762" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.252:2  %Diff_251 = sub i8 %Input_load_255, %Average_2_251

]]></Node>
<StgValue><ssdm name="Diff_251"/></StgValue>
</operation>

<operation id="6478" st_id="762" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.252:3  %Output_addr_252 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_251_cast

]]></Node>
<StgValue><ssdm name="Output_addr_252"/></StgValue>
</operation>

<operation id="6479" st_id="762" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.252:4  store i8 %Diff_251, i8* %Output_addr_252, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6480" st_id="762" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.252:8  %Input_load_256 = load i8* %Input_addr_256, align 1

]]></Node>
<StgValue><ssdm name="Input_load_256"/></StgValue>
</operation>

<operation id="6481" st_id="762" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.252:9  br i1 %tmp, label %256, label %._crit_edge.253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6482" st_id="762" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226508">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5060" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_252 = load i8* %buffer_addr_253, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_252"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="6483" st_id="763" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_252 = load i8* %buffer_addr_253, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_252"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="6484" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5061" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_252_cast = zext i8 %buffer_load_252 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_252_cast"/></StgValue>
</operation>

<operation id="6485" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5062" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_252_cast = zext i8 %Input_load_255 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_252_cast"/></StgValue>
</operation>

<operation id="6486" st_id="764" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5063" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_252 = add i9 %tmp_5_252_cast, %tmp_6_252_cast

]]></Node>
<StgValue><ssdm name="tmp_7_252"/></StgValue>
</operation>

<operation id="6487" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5064" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_253_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_252, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_253_cast"/></StgValue>
</operation>

<operation id="6488" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.253

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6489" st_id="764" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.253:1  store i8 %Input_load_255, i8* %buffer_addr_252, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6490" st_id="764" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.253:5  %sum_253 = add i17 %phi_mul, 254

]]></Node>
<StgValue><ssdm name="sum_253"/></StgValue>
</operation>

<operation id="6491" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.253:6  %sum_253_cast = zext i17 %sum_253 to i32

]]></Node>
<StgValue><ssdm name="sum_253_cast"/></StgValue>
</operation>

<operation id="6492" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.253:7  %Input_addr_257 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_253_cast

]]></Node>
<StgValue><ssdm name="Input_addr_257"/></StgValue>
</operation>

<operation id="6493" st_id="764" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.253:8  %Input_load_257 = load i8* %Input_addr_257, align 1

]]></Node>
<StgValue><ssdm name="Input_load_257"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="6494" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.253:0  %Average_2_252 = phi i8 [ %Average_253_cast, %256 ], [ %Input_load_255, %._crit_edge.252 ]

]]></Node>
<StgValue><ssdm name="Average_2_252"/></StgValue>
</operation>

<operation id="6495" st_id="765" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.253:2  %Diff_252 = sub i8 %Input_load_256, %Average_2_252

]]></Node>
<StgValue><ssdm name="Diff_252"/></StgValue>
</operation>

<operation id="6496" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.253:3  %Output_addr_253 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_252_cast

]]></Node>
<StgValue><ssdm name="Output_addr_253"/></StgValue>
</operation>

<operation id="6497" st_id="765" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.253:4  store i8 %Diff_252, i8* %Output_addr_253, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6498" st_id="765" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.253:8  %Input_load_257 = load i8* %Input_addr_257, align 1

]]></Node>
<StgValue><ssdm name="Input_load_257"/></StgValue>
</operation>

<operation id="6499" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.253:9  br i1 %tmp, label %257, label %._crit_edge.254

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6500" st_id="765" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226513">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5078" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_253 = load i8* %buffer_addr_254, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_253"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="6501" st_id="766" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_253 = load i8* %buffer_addr_254, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_253"/></StgValue>
</operation>

<operation id="6502" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_253_cast = zext i8 %buffer_load_253 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_253_cast"/></StgValue>
</operation>

<operation id="6503" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_253_cast = zext i8 %Input_load_256 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_253_cast"/></StgValue>
</operation>

<operation id="6504" st_id="766" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_253 = add i9 %tmp_5_253_cast, %tmp_6_253_cast

]]></Node>
<StgValue><ssdm name="tmp_7_253"/></StgValue>
</operation>

<operation id="6505" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_254_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_253, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_254_cast"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="6506" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5083" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.254

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6507" st_id="767" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.254:1  store i8 %Input_load_256, i8* %buffer_addr_253, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6508" st_id="767" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.254:5  %sum_254 = add i17 %phi_mul, 255

]]></Node>
<StgValue><ssdm name="sum_254"/></StgValue>
</operation>

<operation id="6509" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.254:6  %sum_254_cast = zext i17 %sum_254 to i32

]]></Node>
<StgValue><ssdm name="sum_254_cast"/></StgValue>
</operation>

<operation id="6510" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.254:7  %Input_addr_258 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_254_cast

]]></Node>
<StgValue><ssdm name="Input_addr_258"/></StgValue>
</operation>

<operation id="6511" st_id="767" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.254:8  %Input_load_258 = load i8* %Input_addr_258, align 1

]]></Node>
<StgValue><ssdm name="Input_load_258"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="6512" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.254:0  %Average_2_253 = phi i8 [ %Average_254_cast, %257 ], [ %Input_load_256, %._crit_edge.253 ]

]]></Node>
<StgValue><ssdm name="Average_2_253"/></StgValue>
</operation>

<operation id="6513" st_id="768" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.254:2  %Diff_253 = sub i8 %Input_load_257, %Average_2_253

]]></Node>
<StgValue><ssdm name="Diff_253"/></StgValue>
</operation>

<operation id="6514" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.254:3  %Output_addr_254 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_253_cast

]]></Node>
<StgValue><ssdm name="Output_addr_254"/></StgValue>
</operation>

<operation id="6515" st_id="768" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.254:4  store i8 %Diff_253, i8* %Output_addr_254, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6516" st_id="768" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.254:8  %Input_load_258 = load i8* %Input_addr_258, align 1

]]></Node>
<StgValue><ssdm name="Input_load_258"/></StgValue>
</operation>

<operation id="6517" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.254:9  br i1 %tmp, label %258, label %._crit_edge.255

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6518" st_id="768" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226518">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5096" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_254 = load i8* %buffer_addr_255, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_254"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="6519" st_id="769" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_254 = load i8* %buffer_addr_255, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_254"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="6520" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5097" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_254_cast = zext i8 %buffer_load_254 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_254_cast"/></StgValue>
</operation>

<operation id="6521" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5098" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_254_cast = zext i8 %Input_load_257 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_254_cast"/></StgValue>
</operation>

<operation id="6522" st_id="770" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5099" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_254 = add i9 %tmp_5_254_cast, %tmp_6_254_cast

]]></Node>
<StgValue><ssdm name="tmp_7_254"/></StgValue>
</operation>

<operation id="6523" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5100" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_255_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_254, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_255_cast"/></StgValue>
</operation>

<operation id="6524" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5101" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.255

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6525" st_id="770" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.255:1  store i8 %Input_load_257, i8* %buffer_addr_254, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6526" st_id="770" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.255:5  %sum_255 = add i17 %phi_mul, 256

]]></Node>
<StgValue><ssdm name="sum_255"/></StgValue>
</operation>

<operation id="6527" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.255:6  %sum_255_cast = zext i17 %sum_255 to i32

]]></Node>
<StgValue><ssdm name="sum_255_cast"/></StgValue>
</operation>

<operation id="6528" st_id="770" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.255:7  %Input_addr_259 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_255_cast

]]></Node>
<StgValue><ssdm name="Input_addr_259"/></StgValue>
</operation>

<operation id="6529" st_id="770" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.255:8  %Input_load_259 = load i8* %Input_addr_259, align 1

]]></Node>
<StgValue><ssdm name="Input_load_259"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="6530" st_id="771" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.255:0  %Average_2_254 = phi i8 [ %Average_255_cast, %258 ], [ %Input_load_257, %._crit_edge.254 ]

]]></Node>
<StgValue><ssdm name="Average_2_254"/></StgValue>
</operation>

<operation id="6531" st_id="771" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.255:2  %Diff_254 = sub i8 %Input_load_258, %Average_2_254

]]></Node>
<StgValue><ssdm name="Diff_254"/></StgValue>
</operation>

<operation id="6532" st_id="771" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.255:3  %Output_addr_255 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_254_cast

]]></Node>
<StgValue><ssdm name="Output_addr_255"/></StgValue>
</operation>

<operation id="6533" st_id="771" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.255:4  store i8 %Diff_254, i8* %Output_addr_255, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6534" st_id="771" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.255:8  %Input_load_259 = load i8* %Input_addr_259, align 1

]]></Node>
<StgValue><ssdm name="Input_load_259"/></StgValue>
</operation>

<operation id="6535" st_id="771" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.255:9  br i1 %tmp, label %259, label %._crit_edge.256

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6536" st_id="771" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226523">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5114" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_255 = load i8* %buffer_addr_256, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_255"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="6537" st_id="772" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_255 = load i8* %buffer_addr_256, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_255"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="6538" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5115" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_255_cast = zext i8 %buffer_load_255 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_255_cast"/></StgValue>
</operation>

<operation id="6539" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5116" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_255_cast = zext i8 %Input_load_258 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_255_cast"/></StgValue>
</operation>

<operation id="6540" st_id="773" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_255 = add i9 %tmp_5_255_cast, %tmp_6_255_cast

]]></Node>
<StgValue><ssdm name="tmp_7_255"/></StgValue>
</operation>

<operation id="6541" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5118" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_256_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_255, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_256_cast"/></StgValue>
</operation>

<operation id="6542" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5119" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.256

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6543" st_id="773" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.256:1  store i8 %Input_load_258, i8* %buffer_addr_255, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6544" st_id="773" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.256:5  %sum_256 = add i17 %phi_mul, 257

]]></Node>
<StgValue><ssdm name="sum_256"/></StgValue>
</operation>

<operation id="6545" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.256:6  %sum_256_cast = zext i17 %sum_256 to i32

]]></Node>
<StgValue><ssdm name="sum_256_cast"/></StgValue>
</operation>

<operation id="6546" st_id="773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.256:7  %Input_addr_260 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_256_cast

]]></Node>
<StgValue><ssdm name="Input_addr_260"/></StgValue>
</operation>

<operation id="6547" st_id="773" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.256:8  %Input_load_260 = load i8* %Input_addr_260, align 1

]]></Node>
<StgValue><ssdm name="Input_load_260"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="6548" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.256:0  %Average_2_255 = phi i8 [ %Average_256_cast, %259 ], [ %Input_load_258, %._crit_edge.255 ]

]]></Node>
<StgValue><ssdm name="Average_2_255"/></StgValue>
</operation>

<operation id="6549" st_id="774" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.256:2  %Diff_255 = sub i8 %Input_load_259, %Average_2_255

]]></Node>
<StgValue><ssdm name="Diff_255"/></StgValue>
</operation>

<operation id="6550" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.256:3  %Output_addr_256 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_255_cast

]]></Node>
<StgValue><ssdm name="Output_addr_256"/></StgValue>
</operation>

<operation id="6551" st_id="774" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.256:4  store i8 %Diff_255, i8* %Output_addr_256, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6552" st_id="774" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.256:8  %Input_load_260 = load i8* %Input_addr_260, align 1

]]></Node>
<StgValue><ssdm name="Input_load_260"/></StgValue>
</operation>

<operation id="6553" st_id="774" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.256:9  br i1 %tmp, label %260, label %._crit_edge.257

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6554" st_id="774" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226528">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5132" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_256 = load i8* %buffer_addr_257, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_256"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="6555" st_id="775" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_256 = load i8* %buffer_addr_257, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_256"/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="6556" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5133" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_256_cast = zext i8 %buffer_load_256 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_256_cast"/></StgValue>
</operation>

<operation id="6557" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5134" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_256_cast = zext i8 %Input_load_259 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_256_cast"/></StgValue>
</operation>

<operation id="6558" st_id="776" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_256 = add i9 %tmp_5_256_cast, %tmp_6_256_cast

]]></Node>
<StgValue><ssdm name="tmp_7_256"/></StgValue>
</operation>

<operation id="6559" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5136" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_257_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_256, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_257_cast"/></StgValue>
</operation>

<operation id="6560" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5137" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.257

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6561" st_id="776" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.257:1  store i8 %Input_load_259, i8* %buffer_addr_256, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6562" st_id="776" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.257:5  %sum_257 = add i17 %phi_mul, 258

]]></Node>
<StgValue><ssdm name="sum_257"/></StgValue>
</operation>

<operation id="6563" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.257:6  %sum_257_cast = zext i17 %sum_257 to i32

]]></Node>
<StgValue><ssdm name="sum_257_cast"/></StgValue>
</operation>

<operation id="6564" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.257:7  %Input_addr_261 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_257_cast

]]></Node>
<StgValue><ssdm name="Input_addr_261"/></StgValue>
</operation>

<operation id="6565" st_id="776" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.257:8  %Input_load_261 = load i8* %Input_addr_261, align 1

]]></Node>
<StgValue><ssdm name="Input_load_261"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="6566" st_id="777" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.257:0  %Average_2_256 = phi i8 [ %Average_257_cast, %260 ], [ %Input_load_259, %._crit_edge.256 ]

]]></Node>
<StgValue><ssdm name="Average_2_256"/></StgValue>
</operation>

<operation id="6567" st_id="777" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.257:2  %Diff_256 = sub i8 %Input_load_260, %Average_2_256

]]></Node>
<StgValue><ssdm name="Diff_256"/></StgValue>
</operation>

<operation id="6568" st_id="777" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.257:3  %Output_addr_257 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_256_cast

]]></Node>
<StgValue><ssdm name="Output_addr_257"/></StgValue>
</operation>

<operation id="6569" st_id="777" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.257:4  store i8 %Diff_256, i8* %Output_addr_257, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6570" st_id="777" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.257:8  %Input_load_261 = load i8* %Input_addr_261, align 1

]]></Node>
<StgValue><ssdm name="Input_load_261"/></StgValue>
</operation>

<operation id="6571" st_id="777" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.257:9  br i1 %tmp, label %261, label %._crit_edge.258

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6572" st_id="777" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226533">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5150" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_257 = load i8* %buffer_addr_258, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_257"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="6573" st_id="778" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_257 = load i8* %buffer_addr_258, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_257"/></StgValue>
</operation>

<operation id="6574" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_257_cast = zext i8 %buffer_load_257 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_257_cast"/></StgValue>
</operation>

<operation id="6575" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_257_cast = zext i8 %Input_load_260 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_257_cast"/></StgValue>
</operation>

<operation id="6576" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_257 = add i9 %tmp_5_257_cast, %tmp_6_257_cast

]]></Node>
<StgValue><ssdm name="tmp_7_257"/></StgValue>
</operation>

<operation id="6577" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_258_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_257, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_258_cast"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="6578" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5155" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.258

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6579" st_id="779" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.258:1  store i8 %Input_load_260, i8* %buffer_addr_257, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6580" st_id="779" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.258:5  %sum_258 = add i17 %phi_mul, 259

]]></Node>
<StgValue><ssdm name="sum_258"/></StgValue>
</operation>

<operation id="6581" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.258:6  %sum_258_cast = zext i17 %sum_258 to i32

]]></Node>
<StgValue><ssdm name="sum_258_cast"/></StgValue>
</operation>

<operation id="6582" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.258:7  %Input_addr_262 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_258_cast

]]></Node>
<StgValue><ssdm name="Input_addr_262"/></StgValue>
</operation>

<operation id="6583" st_id="779" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.258:8  %Input_load_262 = load i8* %Input_addr_262, align 1

]]></Node>
<StgValue><ssdm name="Input_load_262"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="6584" st_id="780" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.258:0  %Average_2_257 = phi i8 [ %Average_258_cast, %261 ], [ %Input_load_260, %._crit_edge.257 ]

]]></Node>
<StgValue><ssdm name="Average_2_257"/></StgValue>
</operation>

<operation id="6585" st_id="780" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.258:2  %Diff_257 = sub i8 %Input_load_261, %Average_2_257

]]></Node>
<StgValue><ssdm name="Diff_257"/></StgValue>
</operation>

<operation id="6586" st_id="780" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.258:3  %Output_addr_258 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_257_cast

]]></Node>
<StgValue><ssdm name="Output_addr_258"/></StgValue>
</operation>

<operation id="6587" st_id="780" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.258:4  store i8 %Diff_257, i8* %Output_addr_258, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6588" st_id="780" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.258:8  %Input_load_262 = load i8* %Input_addr_262, align 1

]]></Node>
<StgValue><ssdm name="Input_load_262"/></StgValue>
</operation>

<operation id="6589" st_id="780" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.258:9  br i1 %tmp, label %262, label %._crit_edge.259

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6590" st_id="780" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226538">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5168" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_258 = load i8* %buffer_addr_259, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_258"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="6591" st_id="781" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_258 = load i8* %buffer_addr_259, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_258"/></StgValue>
</operation>

<operation id="6592" st_id="781" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_258_cast = zext i8 %buffer_load_258 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_258_cast"/></StgValue>
</operation>

<operation id="6593" st_id="781" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_258_cast = zext i8 %Input_load_261 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_258_cast"/></StgValue>
</operation>

<operation id="6594" st_id="781" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_258 = add i9 %tmp_5_258_cast, %tmp_6_258_cast

]]></Node>
<StgValue><ssdm name="tmp_7_258"/></StgValue>
</operation>

<operation id="6595" st_id="781" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_259_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_258, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_259_cast"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="6596" st_id="782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5173" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.259

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6597" st_id="782" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.259:1  store i8 %Input_load_261, i8* %buffer_addr_258, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6598" st_id="782" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.259:5  %sum_259 = add i17 %phi_mul, 260

]]></Node>
<StgValue><ssdm name="sum_259"/></StgValue>
</operation>

<operation id="6599" st_id="782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.259:6  %sum_259_cast = zext i17 %sum_259 to i32

]]></Node>
<StgValue><ssdm name="sum_259_cast"/></StgValue>
</operation>

<operation id="6600" st_id="782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.259:7  %Input_addr_263 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_259_cast

]]></Node>
<StgValue><ssdm name="Input_addr_263"/></StgValue>
</operation>

<operation id="6601" st_id="782" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.259:8  %Input_load_263 = load i8* %Input_addr_263, align 1

]]></Node>
<StgValue><ssdm name="Input_load_263"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="6602" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.259:0  %Average_2_258 = phi i8 [ %Average_259_cast, %262 ], [ %Input_load_261, %._crit_edge.258 ]

]]></Node>
<StgValue><ssdm name="Average_2_258"/></StgValue>
</operation>

<operation id="6603" st_id="783" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.259:2  %Diff_258 = sub i8 %Input_load_262, %Average_2_258

]]></Node>
<StgValue><ssdm name="Diff_258"/></StgValue>
</operation>

<operation id="6604" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.259:3  %Output_addr_259 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_258_cast

]]></Node>
<StgValue><ssdm name="Output_addr_259"/></StgValue>
</operation>

<operation id="6605" st_id="783" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.259:4  store i8 %Diff_258, i8* %Output_addr_259, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6606" st_id="783" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.259:8  %Input_load_263 = load i8* %Input_addr_263, align 1

]]></Node>
<StgValue><ssdm name="Input_load_263"/></StgValue>
</operation>

<operation id="6607" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.259:9  br i1 %tmp, label %263, label %._crit_edge.260

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6608" st_id="783" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226543">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5186" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_259 = load i8* %buffer_addr_260, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_259"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="6609" st_id="784" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_259 = load i8* %buffer_addr_260, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_259"/></StgValue>
</operation>

<operation id="6610" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_259_cast = zext i8 %buffer_load_259 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_259_cast"/></StgValue>
</operation>

<operation id="6611" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_259_cast = zext i8 %Input_load_262 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_259_cast"/></StgValue>
</operation>

<operation id="6612" st_id="784" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_259 = add i9 %tmp_5_259_cast, %tmp_6_259_cast

]]></Node>
<StgValue><ssdm name="tmp_7_259"/></StgValue>
</operation>

<operation id="6613" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_260_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_259, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_260_cast"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="6614" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226545">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5191" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.260

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6615" st_id="785" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.260:1  store i8 %Input_load_262, i8* %buffer_addr_259, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6616" st_id="785" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.260:5  %sum_260 = add i17 %phi_mul, 261

]]></Node>
<StgValue><ssdm name="sum_260"/></StgValue>
</operation>

<operation id="6617" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.260:6  %sum_260_cast = zext i17 %sum_260 to i32

]]></Node>
<StgValue><ssdm name="sum_260_cast"/></StgValue>
</operation>

<operation id="6618" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.260:7  %Input_addr_264 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_260_cast

]]></Node>
<StgValue><ssdm name="Input_addr_264"/></StgValue>
</operation>

<operation id="6619" st_id="785" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.260:8  %Input_load_264 = load i8* %Input_addr_264, align 1

]]></Node>
<StgValue><ssdm name="Input_load_264"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="6620" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.260:0  %Average_2_259 = phi i8 [ %Average_260_cast, %263 ], [ %Input_load_262, %._crit_edge.259 ]

]]></Node>
<StgValue><ssdm name="Average_2_259"/></StgValue>
</operation>

<operation id="6621" st_id="786" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.260:2  %Diff_259 = sub i8 %Input_load_263, %Average_2_259

]]></Node>
<StgValue><ssdm name="Diff_259"/></StgValue>
</operation>

<operation id="6622" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.260:3  %Output_addr_260 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_259_cast

]]></Node>
<StgValue><ssdm name="Output_addr_260"/></StgValue>
</operation>

<operation id="6623" st_id="786" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.260:4  store i8 %Diff_259, i8* %Output_addr_260, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6624" st_id="786" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.260:8  %Input_load_264 = load i8* %Input_addr_264, align 1

]]></Node>
<StgValue><ssdm name="Input_load_264"/></StgValue>
</operation>

<operation id="6625" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.260:9  br i1 %tmp, label %264, label %._crit_edge.261

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6626" st_id="786" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226548">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5204" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_260 = load i8* %buffer_addr_261, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_260"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="6627" st_id="787" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_260 = load i8* %buffer_addr_261, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_260"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="6628" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5205" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_260_cast = zext i8 %buffer_load_260 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_260_cast"/></StgValue>
</operation>

<operation id="6629" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5206" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_260_cast = zext i8 %Input_load_263 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_260_cast"/></StgValue>
</operation>

<operation id="6630" st_id="788" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_260 = add i9 %tmp_5_260_cast, %tmp_6_260_cast

]]></Node>
<StgValue><ssdm name="tmp_7_260"/></StgValue>
</operation>

<operation id="6631" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5208" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_261_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_260, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_261_cast"/></StgValue>
</operation>

<operation id="6632" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5209" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.261

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6633" st_id="788" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.261:1  store i8 %Input_load_263, i8* %buffer_addr_260, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6634" st_id="788" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.261:5  %sum_261 = add i17 %phi_mul, 262

]]></Node>
<StgValue><ssdm name="sum_261"/></StgValue>
</operation>

<operation id="6635" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.261:6  %sum_261_cast = zext i17 %sum_261 to i32

]]></Node>
<StgValue><ssdm name="sum_261_cast"/></StgValue>
</operation>

<operation id="6636" st_id="788" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.261:7  %Input_addr_265 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_261_cast

]]></Node>
<StgValue><ssdm name="Input_addr_265"/></StgValue>
</operation>

<operation id="6637" st_id="788" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.261:8  %Input_load_265 = load i8* %Input_addr_265, align 1

]]></Node>
<StgValue><ssdm name="Input_load_265"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="6638" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5211" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.261:0  %Average_2_260 = phi i8 [ %Average_261_cast, %264 ], [ %Input_load_263, %._crit_edge.260 ]

]]></Node>
<StgValue><ssdm name="Average_2_260"/></StgValue>
</operation>

<operation id="6639" st_id="789" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.261:2  %Diff_260 = sub i8 %Input_load_264, %Average_2_260

]]></Node>
<StgValue><ssdm name="Diff_260"/></StgValue>
</operation>

<operation id="6640" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.261:3  %Output_addr_261 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_260_cast

]]></Node>
<StgValue><ssdm name="Output_addr_261"/></StgValue>
</operation>

<operation id="6641" st_id="789" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.261:4  store i8 %Diff_260, i8* %Output_addr_261, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6642" st_id="789" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.261:8  %Input_load_265 = load i8* %Input_addr_265, align 1

]]></Node>
<StgValue><ssdm name="Input_load_265"/></StgValue>
</operation>

<operation id="6643" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.261:9  br i1 %tmp, label %265, label %._crit_edge.262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6644" st_id="789" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226553">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5222" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_261 = load i8* %buffer_addr_262, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_261"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="6645" st_id="790" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_261 = load i8* %buffer_addr_262, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_261"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="6646" st_id="791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5223" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_261_cast = zext i8 %buffer_load_261 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_261_cast"/></StgValue>
</operation>

<operation id="6647" st_id="791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5224" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_261_cast = zext i8 %Input_load_264 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_261_cast"/></StgValue>
</operation>

<operation id="6648" st_id="791" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_261 = add i9 %tmp_5_261_cast, %tmp_6_261_cast

]]></Node>
<StgValue><ssdm name="tmp_7_261"/></StgValue>
</operation>

<operation id="6649" st_id="791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5226" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_262_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_261, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_262_cast"/></StgValue>
</operation>

<operation id="6650" st_id="791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5227" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6651" st_id="791" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.262:1  store i8 %Input_load_264, i8* %buffer_addr_261, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6652" st_id="791" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.262:5  %sum_262 = add i17 %phi_mul, 263

]]></Node>
<StgValue><ssdm name="sum_262"/></StgValue>
</operation>

<operation id="6653" st_id="791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.262:6  %sum_262_cast = zext i17 %sum_262 to i32

]]></Node>
<StgValue><ssdm name="sum_262_cast"/></StgValue>
</operation>

<operation id="6654" st_id="791" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.262:7  %Input_addr_266 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_262_cast

]]></Node>
<StgValue><ssdm name="Input_addr_266"/></StgValue>
</operation>

<operation id="6655" st_id="791" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.262:8  %Input_load_266 = load i8* %Input_addr_266, align 1

]]></Node>
<StgValue><ssdm name="Input_load_266"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="6656" st_id="792" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5229" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.262:0  %Average_2_261 = phi i8 [ %Average_262_cast, %265 ], [ %Input_load_264, %._crit_edge.261 ]

]]></Node>
<StgValue><ssdm name="Average_2_261"/></StgValue>
</operation>

<operation id="6657" st_id="792" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.262:2  %Diff_261 = sub i8 %Input_load_265, %Average_2_261

]]></Node>
<StgValue><ssdm name="Diff_261"/></StgValue>
</operation>

<operation id="6658" st_id="792" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.262:3  %Output_addr_262 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_261_cast

]]></Node>
<StgValue><ssdm name="Output_addr_262"/></StgValue>
</operation>

<operation id="6659" st_id="792" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.262:4  store i8 %Diff_261, i8* %Output_addr_262, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6660" st_id="792" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.262:8  %Input_load_266 = load i8* %Input_addr_266, align 1

]]></Node>
<StgValue><ssdm name="Input_load_266"/></StgValue>
</operation>

<operation id="6661" st_id="792" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.262:9  br i1 %tmp, label %266, label %._crit_edge.263

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6662" st_id="792" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226558">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5240" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_262 = load i8* %buffer_addr_263, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_262"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="6663" st_id="793" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_262 = load i8* %buffer_addr_263, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_262"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="6664" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5241" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_262_cast = zext i8 %buffer_load_262 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_262_cast"/></StgValue>
</operation>

<operation id="6665" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5242" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_262_cast = zext i8 %Input_load_265 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_262_cast"/></StgValue>
</operation>

<operation id="6666" st_id="794" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_262 = add i9 %tmp_5_262_cast, %tmp_6_262_cast

]]></Node>
<StgValue><ssdm name="tmp_7_262"/></StgValue>
</operation>

<operation id="6667" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5244" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_263_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_262, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_263_cast"/></StgValue>
</operation>

<operation id="6668" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5245" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.263

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6669" st_id="794" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.263:1  store i8 %Input_load_265, i8* %buffer_addr_262, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6670" st_id="794" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.263:5  %sum_263 = add i17 %phi_mul, 264

]]></Node>
<StgValue><ssdm name="sum_263"/></StgValue>
</operation>

<operation id="6671" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.263:6  %sum_263_cast = zext i17 %sum_263 to i32

]]></Node>
<StgValue><ssdm name="sum_263_cast"/></StgValue>
</operation>

<operation id="6672" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.263:7  %Input_addr_267 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_263_cast

]]></Node>
<StgValue><ssdm name="Input_addr_267"/></StgValue>
</operation>

<operation id="6673" st_id="794" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.263:8  %Input_load_267 = load i8* %Input_addr_267, align 1

]]></Node>
<StgValue><ssdm name="Input_load_267"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="6674" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.263:0  %Average_2_262 = phi i8 [ %Average_263_cast, %266 ], [ %Input_load_265, %._crit_edge.262 ]

]]></Node>
<StgValue><ssdm name="Average_2_262"/></StgValue>
</operation>

<operation id="6675" st_id="795" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.263:2  %Diff_262 = sub i8 %Input_load_266, %Average_2_262

]]></Node>
<StgValue><ssdm name="Diff_262"/></StgValue>
</operation>

<operation id="6676" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.263:3  %Output_addr_263 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_262_cast

]]></Node>
<StgValue><ssdm name="Output_addr_263"/></StgValue>
</operation>

<operation id="6677" st_id="795" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.263:4  store i8 %Diff_262, i8* %Output_addr_263, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6678" st_id="795" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.263:8  %Input_load_267 = load i8* %Input_addr_267, align 1

]]></Node>
<StgValue><ssdm name="Input_load_267"/></StgValue>
</operation>

<operation id="6679" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.263:9  br i1 %tmp, label %267, label %._crit_edge.264

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6680" st_id="795" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226563">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5258" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_263 = load i8* %buffer_addr_264, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_263"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="6681" st_id="796" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_263 = load i8* %buffer_addr_264, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_263"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="6682" st_id="797" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5259" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_263_cast = zext i8 %buffer_load_263 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_263_cast"/></StgValue>
</operation>

<operation id="6683" st_id="797" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5260" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_263_cast = zext i8 %Input_load_266 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_263_cast"/></StgValue>
</operation>

<operation id="6684" st_id="797" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_263 = add i9 %tmp_5_263_cast, %tmp_6_263_cast

]]></Node>
<StgValue><ssdm name="tmp_7_263"/></StgValue>
</operation>

<operation id="6685" st_id="797" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5262" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_264_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_263, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_264_cast"/></StgValue>
</operation>

<operation id="6686" st_id="797" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5263" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.264

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6687" st_id="797" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.264:1  store i8 %Input_load_266, i8* %buffer_addr_263, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6688" st_id="797" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.264:5  %sum_264 = add i17 %phi_mul, 265

]]></Node>
<StgValue><ssdm name="sum_264"/></StgValue>
</operation>

<operation id="6689" st_id="797" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.264:6  %sum_264_cast = zext i17 %sum_264 to i32

]]></Node>
<StgValue><ssdm name="sum_264_cast"/></StgValue>
</operation>

<operation id="6690" st_id="797" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.264:7  %Input_addr_268 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_264_cast

]]></Node>
<StgValue><ssdm name="Input_addr_268"/></StgValue>
</operation>

<operation id="6691" st_id="797" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.264:8  %Input_load_268 = load i8* %Input_addr_268, align 1

]]></Node>
<StgValue><ssdm name="Input_load_268"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="6692" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.264:0  %Average_2_263 = phi i8 [ %Average_264_cast, %267 ], [ %Input_load_266, %._crit_edge.263 ]

]]></Node>
<StgValue><ssdm name="Average_2_263"/></StgValue>
</operation>

<operation id="6693" st_id="798" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.264:2  %Diff_263 = sub i8 %Input_load_267, %Average_2_263

]]></Node>
<StgValue><ssdm name="Diff_263"/></StgValue>
</operation>

<operation id="6694" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.264:3  %Output_addr_264 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_263_cast

]]></Node>
<StgValue><ssdm name="Output_addr_264"/></StgValue>
</operation>

<operation id="6695" st_id="798" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.264:4  store i8 %Diff_263, i8* %Output_addr_264, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6696" st_id="798" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.264:8  %Input_load_268 = load i8* %Input_addr_268, align 1

]]></Node>
<StgValue><ssdm name="Input_load_268"/></StgValue>
</operation>

<operation id="6697" st_id="798" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.264:9  br i1 %tmp, label %268, label %._crit_edge.265

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6698" st_id="798" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226568">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5276" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_264 = load i8* %buffer_addr_265, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_264"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="6699" st_id="799" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_264 = load i8* %buffer_addr_265, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_264"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="6700" st_id="800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5277" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_264_cast = zext i8 %buffer_load_264 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_264_cast"/></StgValue>
</operation>

<operation id="6701" st_id="800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5278" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_264_cast = zext i8 %Input_load_267 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_264_cast"/></StgValue>
</operation>

<operation id="6702" st_id="800" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_264 = add i9 %tmp_5_264_cast, %tmp_6_264_cast

]]></Node>
<StgValue><ssdm name="tmp_7_264"/></StgValue>
</operation>

<operation id="6703" st_id="800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5280" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_265_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_264, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_265_cast"/></StgValue>
</operation>

<operation id="6704" st_id="800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5281" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.265

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6705" st_id="800" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.265:1  store i8 %Input_load_267, i8* %buffer_addr_264, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6706" st_id="800" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.265:5  %sum_265 = add i17 %phi_mul, 266

]]></Node>
<StgValue><ssdm name="sum_265"/></StgValue>
</operation>

<operation id="6707" st_id="800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.265:6  %sum_265_cast = zext i17 %sum_265 to i32

]]></Node>
<StgValue><ssdm name="sum_265_cast"/></StgValue>
</operation>

<operation id="6708" st_id="800" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.265:7  %Input_addr_269 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_265_cast

]]></Node>
<StgValue><ssdm name="Input_addr_269"/></StgValue>
</operation>

<operation id="6709" st_id="800" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.265:8  %Input_load_269 = load i8* %Input_addr_269, align 1

]]></Node>
<StgValue><ssdm name="Input_load_269"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="6710" st_id="801" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.265:0  %Average_2_264 = phi i8 [ %Average_265_cast, %268 ], [ %Input_load_267, %._crit_edge.264 ]

]]></Node>
<StgValue><ssdm name="Average_2_264"/></StgValue>
</operation>

<operation id="6711" st_id="801" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.265:2  %Diff_264 = sub i8 %Input_load_268, %Average_2_264

]]></Node>
<StgValue><ssdm name="Diff_264"/></StgValue>
</operation>

<operation id="6712" st_id="801" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.265:3  %Output_addr_265 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_264_cast

]]></Node>
<StgValue><ssdm name="Output_addr_265"/></StgValue>
</operation>

<operation id="6713" st_id="801" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.265:4  store i8 %Diff_264, i8* %Output_addr_265, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6714" st_id="801" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.265:8  %Input_load_269 = load i8* %Input_addr_269, align 1

]]></Node>
<StgValue><ssdm name="Input_load_269"/></StgValue>
</operation>

<operation id="6715" st_id="801" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.265:9  br i1 %tmp, label %269, label %._crit_edge.266

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6716" st_id="801" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226573">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5294" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_265 = load i8* %buffer_addr_266, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_265"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="6717" st_id="802" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_265 = load i8* %buffer_addr_266, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_265"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="6718" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5295" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_265_cast = zext i8 %buffer_load_265 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_265_cast"/></StgValue>
</operation>

<operation id="6719" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5296" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_265_cast = zext i8 %Input_load_268 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_265_cast"/></StgValue>
</operation>

<operation id="6720" st_id="803" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_265 = add i9 %tmp_5_265_cast, %tmp_6_265_cast

]]></Node>
<StgValue><ssdm name="tmp_7_265"/></StgValue>
</operation>

<operation id="6721" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5298" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_266_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_265, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_266_cast"/></StgValue>
</operation>

<operation id="6722" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5299" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.266

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6723" st_id="803" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.266:1  store i8 %Input_load_268, i8* %buffer_addr_265, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6724" st_id="803" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.266:5  %sum_266 = add i17 %phi_mul, 267

]]></Node>
<StgValue><ssdm name="sum_266"/></StgValue>
</operation>

<operation id="6725" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.266:6  %sum_266_cast = zext i17 %sum_266 to i32

]]></Node>
<StgValue><ssdm name="sum_266_cast"/></StgValue>
</operation>

<operation id="6726" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.266:7  %Input_addr_270 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_266_cast

]]></Node>
<StgValue><ssdm name="Input_addr_270"/></StgValue>
</operation>

<operation id="6727" st_id="803" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.266:8  %Input_load_270 = load i8* %Input_addr_270, align 1

]]></Node>
<StgValue><ssdm name="Input_load_270"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="6728" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.266:0  %Average_2_265 = phi i8 [ %Average_266_cast, %269 ], [ %Input_load_268, %._crit_edge.265 ]

]]></Node>
<StgValue><ssdm name="Average_2_265"/></StgValue>
</operation>

<operation id="6729" st_id="804" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.266:2  %Diff_265 = sub i8 %Input_load_269, %Average_2_265

]]></Node>
<StgValue><ssdm name="Diff_265"/></StgValue>
</operation>

<operation id="6730" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.266:3  %Output_addr_266 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_265_cast

]]></Node>
<StgValue><ssdm name="Output_addr_266"/></StgValue>
</operation>

<operation id="6731" st_id="804" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.266:4  store i8 %Diff_265, i8* %Output_addr_266, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6732" st_id="804" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.266:8  %Input_load_270 = load i8* %Input_addr_270, align 1

]]></Node>
<StgValue><ssdm name="Input_load_270"/></StgValue>
</operation>

<operation id="6733" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.266:9  br i1 %tmp, label %270, label %._crit_edge.267

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6734" st_id="804" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226578">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5312" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_266 = load i8* %buffer_addr_267, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_266"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="6735" st_id="805" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_266 = load i8* %buffer_addr_267, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_266"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="6736" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5313" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_266_cast = zext i8 %buffer_load_266 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_266_cast"/></StgValue>
</operation>

<operation id="6737" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5314" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_266_cast = zext i8 %Input_load_269 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_266_cast"/></StgValue>
</operation>

<operation id="6738" st_id="806" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_266 = add i9 %tmp_5_266_cast, %tmp_6_266_cast

]]></Node>
<StgValue><ssdm name="tmp_7_266"/></StgValue>
</operation>

<operation id="6739" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5316" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_267_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_266, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_267_cast"/></StgValue>
</operation>

<operation id="6740" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5317" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.267

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6741" st_id="806" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.267:1  store i8 %Input_load_269, i8* %buffer_addr_266, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6742" st_id="806" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.267:5  %sum_267 = add i17 %phi_mul, 268

]]></Node>
<StgValue><ssdm name="sum_267"/></StgValue>
</operation>

<operation id="6743" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.267:6  %sum_267_cast = zext i17 %sum_267 to i32

]]></Node>
<StgValue><ssdm name="sum_267_cast"/></StgValue>
</operation>

<operation id="6744" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.267:7  %Input_addr_271 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_267_cast

]]></Node>
<StgValue><ssdm name="Input_addr_271"/></StgValue>
</operation>

<operation id="6745" st_id="806" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.267:8  %Input_load_271 = load i8* %Input_addr_271, align 1

]]></Node>
<StgValue><ssdm name="Input_load_271"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="6746" st_id="807" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.267:0  %Average_2_266 = phi i8 [ %Average_267_cast, %270 ], [ %Input_load_269, %._crit_edge.266 ]

]]></Node>
<StgValue><ssdm name="Average_2_266"/></StgValue>
</operation>

<operation id="6747" st_id="807" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.267:2  %Diff_266 = sub i8 %Input_load_270, %Average_2_266

]]></Node>
<StgValue><ssdm name="Diff_266"/></StgValue>
</operation>

<operation id="6748" st_id="807" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5322" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.267:3  %Output_addr_267 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_266_cast

]]></Node>
<StgValue><ssdm name="Output_addr_267"/></StgValue>
</operation>

<operation id="6749" st_id="807" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.267:4  store i8 %Diff_266, i8* %Output_addr_267, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6750" st_id="807" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.267:8  %Input_load_271 = load i8* %Input_addr_271, align 1

]]></Node>
<StgValue><ssdm name="Input_load_271"/></StgValue>
</operation>

<operation id="6751" st_id="807" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.267:9  br i1 %tmp, label %271, label %._crit_edge.268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6752" st_id="807" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226583">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5330" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_267 = load i8* %buffer_addr_268, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_267"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="6753" st_id="808" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_267 = load i8* %buffer_addr_268, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_267"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="6754" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5331" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_267_cast = zext i8 %buffer_load_267 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_267_cast"/></StgValue>
</operation>

<operation id="6755" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5332" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_267_cast = zext i8 %Input_load_270 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_267_cast"/></StgValue>
</operation>

<operation id="6756" st_id="809" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_267 = add i9 %tmp_5_267_cast, %tmp_6_267_cast

]]></Node>
<StgValue><ssdm name="tmp_7_267"/></StgValue>
</operation>

<operation id="6757" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5334" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_268_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_267, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_268_cast"/></StgValue>
</operation>

<operation id="6758" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5335" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6759" st_id="809" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.268:1  store i8 %Input_load_270, i8* %buffer_addr_267, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6760" st_id="809" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.268:5  %sum_268 = add i17 %phi_mul, 269

]]></Node>
<StgValue><ssdm name="sum_268"/></StgValue>
</operation>

<operation id="6761" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.268:6  %sum_268_cast = zext i17 %sum_268 to i32

]]></Node>
<StgValue><ssdm name="sum_268_cast"/></StgValue>
</operation>

<operation id="6762" st_id="809" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.268:7  %Input_addr_272 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_268_cast

]]></Node>
<StgValue><ssdm name="Input_addr_272"/></StgValue>
</operation>

<operation id="6763" st_id="809" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.268:8  %Input_load_272 = load i8* %Input_addr_272, align 1

]]></Node>
<StgValue><ssdm name="Input_load_272"/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="6764" st_id="810" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.268:0  %Average_2_267 = phi i8 [ %Average_268_cast, %271 ], [ %Input_load_270, %._crit_edge.267 ]

]]></Node>
<StgValue><ssdm name="Average_2_267"/></StgValue>
</operation>

<operation id="6765" st_id="810" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.268:2  %Diff_267 = sub i8 %Input_load_271, %Average_2_267

]]></Node>
<StgValue><ssdm name="Diff_267"/></StgValue>
</operation>

<operation id="6766" st_id="810" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.268:3  %Output_addr_268 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_267_cast

]]></Node>
<StgValue><ssdm name="Output_addr_268"/></StgValue>
</operation>

<operation id="6767" st_id="810" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.268:4  store i8 %Diff_267, i8* %Output_addr_268, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6768" st_id="810" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.268:8  %Input_load_272 = load i8* %Input_addr_272, align 1

]]></Node>
<StgValue><ssdm name="Input_load_272"/></StgValue>
</operation>

<operation id="6769" st_id="810" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.268:9  br i1 %tmp, label %272, label %._crit_edge.269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6770" st_id="810" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226588">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5348" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_268 = load i8* %buffer_addr_269, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_268"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="6771" st_id="811" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_268 = load i8* %buffer_addr_269, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_268"/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="6772" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5349" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_268_cast = zext i8 %buffer_load_268 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_268_cast"/></StgValue>
</operation>

<operation id="6773" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5350" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_268_cast = zext i8 %Input_load_271 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_268_cast"/></StgValue>
</operation>

<operation id="6774" st_id="812" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5351" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_268 = add i9 %tmp_5_268_cast, %tmp_6_268_cast

]]></Node>
<StgValue><ssdm name="tmp_7_268"/></StgValue>
</operation>

<operation id="6775" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5352" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_269_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_268, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_269_cast"/></StgValue>
</operation>

<operation id="6776" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5353" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6777" st_id="812" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.269:1  store i8 %Input_load_271, i8* %buffer_addr_268, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6778" st_id="812" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.269:5  %sum_269 = add i17 %phi_mul, 270

]]></Node>
<StgValue><ssdm name="sum_269"/></StgValue>
</operation>

<operation id="6779" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.269:6  %sum_269_cast = zext i17 %sum_269 to i32

]]></Node>
<StgValue><ssdm name="sum_269_cast"/></StgValue>
</operation>

<operation id="6780" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.269:7  %Input_addr_273 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_269_cast

]]></Node>
<StgValue><ssdm name="Input_addr_273"/></StgValue>
</operation>

<operation id="6781" st_id="812" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.269:8  %Input_load_273 = load i8* %Input_addr_273, align 1

]]></Node>
<StgValue><ssdm name="Input_load_273"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="6782" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.269:0  %Average_2_268 = phi i8 [ %Average_269_cast, %272 ], [ %Input_load_271, %._crit_edge.268 ]

]]></Node>
<StgValue><ssdm name="Average_2_268"/></StgValue>
</operation>

<operation id="6783" st_id="813" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.269:2  %Diff_268 = sub i8 %Input_load_272, %Average_2_268

]]></Node>
<StgValue><ssdm name="Diff_268"/></StgValue>
</operation>

<operation id="6784" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.269:3  %Output_addr_269 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_268_cast

]]></Node>
<StgValue><ssdm name="Output_addr_269"/></StgValue>
</operation>

<operation id="6785" st_id="813" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.269:4  store i8 %Diff_268, i8* %Output_addr_269, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6786" st_id="813" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.269:8  %Input_load_273 = load i8* %Input_addr_273, align 1

]]></Node>
<StgValue><ssdm name="Input_load_273"/></StgValue>
</operation>

<operation id="6787" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.269:9  br i1 %tmp, label %273, label %._crit_edge.270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6788" st_id="813" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226593">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5366" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_269 = load i8* %buffer_addr_270, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_269"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="6789" st_id="814" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_269 = load i8* %buffer_addr_270, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_269"/></StgValue>
</operation>

<operation id="6790" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_269_cast = zext i8 %buffer_load_269 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_269_cast"/></StgValue>
</operation>

<operation id="6791" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_269_cast = zext i8 %Input_load_272 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_269_cast"/></StgValue>
</operation>

<operation id="6792" st_id="814" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_269 = add i9 %tmp_5_269_cast, %tmp_6_269_cast

]]></Node>
<StgValue><ssdm name="tmp_7_269"/></StgValue>
</operation>

<operation id="6793" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_270_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_269, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_270_cast"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="6794" st_id="815" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5371" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6795" st_id="815" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.270:1  store i8 %Input_load_272, i8* %buffer_addr_269, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6796" st_id="815" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.270:5  %sum_270 = add i17 %phi_mul, 271

]]></Node>
<StgValue><ssdm name="sum_270"/></StgValue>
</operation>

<operation id="6797" st_id="815" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.270:6  %sum_270_cast = zext i17 %sum_270 to i32

]]></Node>
<StgValue><ssdm name="sum_270_cast"/></StgValue>
</operation>

<operation id="6798" st_id="815" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.270:7  %Input_addr_274 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_270_cast

]]></Node>
<StgValue><ssdm name="Input_addr_274"/></StgValue>
</operation>

<operation id="6799" st_id="815" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.270:8  %Input_load_274 = load i8* %Input_addr_274, align 1

]]></Node>
<StgValue><ssdm name="Input_load_274"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="6800" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.270:0  %Average_2_269 = phi i8 [ %Average_270_cast, %273 ], [ %Input_load_272, %._crit_edge.269 ]

]]></Node>
<StgValue><ssdm name="Average_2_269"/></StgValue>
</operation>

<operation id="6801" st_id="816" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.270:2  %Diff_269 = sub i8 %Input_load_273, %Average_2_269

]]></Node>
<StgValue><ssdm name="Diff_269"/></StgValue>
</operation>

<operation id="6802" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.270:3  %Output_addr_270 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_269_cast

]]></Node>
<StgValue><ssdm name="Output_addr_270"/></StgValue>
</operation>

<operation id="6803" st_id="816" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.270:4  store i8 %Diff_269, i8* %Output_addr_270, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6804" st_id="816" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.270:8  %Input_load_274 = load i8* %Input_addr_274, align 1

]]></Node>
<StgValue><ssdm name="Input_load_274"/></StgValue>
</operation>

<operation id="6805" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.270:9  br i1 %tmp, label %274, label %._crit_edge.271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6806" st_id="816" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226598">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5384" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_270 = load i8* %buffer_addr_271, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_270"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="6807" st_id="817" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_270 = load i8* %buffer_addr_271, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_270"/></StgValue>
</operation>

<operation id="6808" st_id="817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_270_cast = zext i8 %buffer_load_270 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_270_cast"/></StgValue>
</operation>

<operation id="6809" st_id="817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_270_cast = zext i8 %Input_load_273 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_270_cast"/></StgValue>
</operation>

<operation id="6810" st_id="817" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_270 = add i9 %tmp_5_270_cast, %tmp_6_270_cast

]]></Node>
<StgValue><ssdm name="tmp_7_270"/></StgValue>
</operation>

<operation id="6811" st_id="817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_271_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_270, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_271_cast"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="6812" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5389" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6813" st_id="818" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.271:1  store i8 %Input_load_273, i8* %buffer_addr_270, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6814" st_id="818" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.271:5  %sum_271 = add i17 %phi_mul, 272

]]></Node>
<StgValue><ssdm name="sum_271"/></StgValue>
</operation>

<operation id="6815" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.271:6  %sum_271_cast = zext i17 %sum_271 to i32

]]></Node>
<StgValue><ssdm name="sum_271_cast"/></StgValue>
</operation>

<operation id="6816" st_id="818" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.271:7  %Input_addr_275 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_271_cast

]]></Node>
<StgValue><ssdm name="Input_addr_275"/></StgValue>
</operation>

<operation id="6817" st_id="818" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.271:8  %Input_load_275 = load i8* %Input_addr_275, align 1

]]></Node>
<StgValue><ssdm name="Input_load_275"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="6818" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.271:0  %Average_2_270 = phi i8 [ %Average_271_cast, %274 ], [ %Input_load_273, %._crit_edge.270 ]

]]></Node>
<StgValue><ssdm name="Average_2_270"/></StgValue>
</operation>

<operation id="6819" st_id="819" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.271:2  %Diff_270 = sub i8 %Input_load_274, %Average_2_270

]]></Node>
<StgValue><ssdm name="Diff_270"/></StgValue>
</operation>

<operation id="6820" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.271:3  %Output_addr_271 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_270_cast

]]></Node>
<StgValue><ssdm name="Output_addr_271"/></StgValue>
</operation>

<operation id="6821" st_id="819" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.271:4  store i8 %Diff_270, i8* %Output_addr_271, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6822" st_id="819" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.271:8  %Input_load_275 = load i8* %Input_addr_275, align 1

]]></Node>
<StgValue><ssdm name="Input_load_275"/></StgValue>
</operation>

<operation id="6823" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.271:9  br i1 %tmp, label %275, label %._crit_edge.272

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6824" st_id="819" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226603">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5402" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_271 = load i8* %buffer_addr_272, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_271"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="6825" st_id="820" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_271 = load i8* %buffer_addr_272, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_271"/></StgValue>
</operation>

<operation id="6826" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_271_cast = zext i8 %buffer_load_271 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_271_cast"/></StgValue>
</operation>

<operation id="6827" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_271_cast = zext i8 %Input_load_274 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_271_cast"/></StgValue>
</operation>

<operation id="6828" st_id="820" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_271 = add i9 %tmp_5_271_cast, %tmp_6_271_cast

]]></Node>
<StgValue><ssdm name="tmp_7_271"/></StgValue>
</operation>

<operation id="6829" st_id="820" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_272_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_271, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_272_cast"/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="6830" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5407" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.272

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6831" st_id="821" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5410" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.272:1  store i8 %Input_load_274, i8* %buffer_addr_271, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6832" st_id="821" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.272:5  %sum_272 = add i17 %phi_mul, 273

]]></Node>
<StgValue><ssdm name="sum_272"/></StgValue>
</operation>

<operation id="6833" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.272:6  %sum_272_cast = zext i17 %sum_272 to i32

]]></Node>
<StgValue><ssdm name="sum_272_cast"/></StgValue>
</operation>

<operation id="6834" st_id="821" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.272:7  %Input_addr_276 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_272_cast

]]></Node>
<StgValue><ssdm name="Input_addr_276"/></StgValue>
</operation>

<operation id="6835" st_id="821" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.272:8  %Input_load_276 = load i8* %Input_addr_276, align 1

]]></Node>
<StgValue><ssdm name="Input_load_276"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="6836" st_id="822" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5409" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.272:0  %Average_2_271 = phi i8 [ %Average_272_cast, %275 ], [ %Input_load_274, %._crit_edge.271 ]

]]></Node>
<StgValue><ssdm name="Average_2_271"/></StgValue>
</operation>

<operation id="6837" st_id="822" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.272:2  %Diff_271 = sub i8 %Input_load_275, %Average_2_271

]]></Node>
<StgValue><ssdm name="Diff_271"/></StgValue>
</operation>

<operation id="6838" st_id="822" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.272:3  %Output_addr_272 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_271_cast

]]></Node>
<StgValue><ssdm name="Output_addr_272"/></StgValue>
</operation>

<operation id="6839" st_id="822" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.272:4  store i8 %Diff_271, i8* %Output_addr_272, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6840" st_id="822" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.272:8  %Input_load_276 = load i8* %Input_addr_276, align 1

]]></Node>
<StgValue><ssdm name="Input_load_276"/></StgValue>
</operation>

<operation id="6841" st_id="822" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.272:9  br i1 %tmp, label %276, label %._crit_edge.273

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6842" st_id="822" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226608">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5420" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_272 = load i8* %buffer_addr_273, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_272"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="6843" st_id="823" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_272 = load i8* %buffer_addr_273, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_272"/></StgValue>
</operation>

<operation id="6844" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_272_cast = zext i8 %buffer_load_272 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_272_cast"/></StgValue>
</operation>

<operation id="6845" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_272_cast = zext i8 %Input_load_275 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_272_cast"/></StgValue>
</operation>

<operation id="6846" st_id="823" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_272 = add i9 %tmp_5_272_cast, %tmp_6_272_cast

]]></Node>
<StgValue><ssdm name="tmp_7_272"/></StgValue>
</operation>

<operation id="6847" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5424" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_273_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_272, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_273_cast"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="6848" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226610">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5425" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.273

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6849" st_id="824" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.273:1  store i8 %Input_load_275, i8* %buffer_addr_272, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6850" st_id="824" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.273:5  %sum_273 = add i17 %phi_mul, 274

]]></Node>
<StgValue><ssdm name="sum_273"/></StgValue>
</operation>

<operation id="6851" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.273:6  %sum_273_cast = zext i17 %sum_273 to i32

]]></Node>
<StgValue><ssdm name="sum_273_cast"/></StgValue>
</operation>

<operation id="6852" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.273:7  %Input_addr_277 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_273_cast

]]></Node>
<StgValue><ssdm name="Input_addr_277"/></StgValue>
</operation>

<operation id="6853" st_id="824" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.273:8  %Input_load_277 = load i8* %Input_addr_277, align 1

]]></Node>
<StgValue><ssdm name="Input_load_277"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="6854" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.273:0  %Average_2_272 = phi i8 [ %Average_273_cast, %276 ], [ %Input_load_275, %._crit_edge.272 ]

]]></Node>
<StgValue><ssdm name="Average_2_272"/></StgValue>
</operation>

<operation id="6855" st_id="825" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.273:2  %Diff_272 = sub i8 %Input_load_276, %Average_2_272

]]></Node>
<StgValue><ssdm name="Diff_272"/></StgValue>
</operation>

<operation id="6856" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.273:3  %Output_addr_273 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_272_cast

]]></Node>
<StgValue><ssdm name="Output_addr_273"/></StgValue>
</operation>

<operation id="6857" st_id="825" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.273:4  store i8 %Diff_272, i8* %Output_addr_273, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6858" st_id="825" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.273:8  %Input_load_277 = load i8* %Input_addr_277, align 1

]]></Node>
<StgValue><ssdm name="Input_load_277"/></StgValue>
</operation>

<operation id="6859" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.273:9  br i1 %tmp, label %277, label %._crit_edge.274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6860" st_id="825" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226613">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5438" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_273 = load i8* %buffer_addr_274, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_273"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="6861" st_id="826" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_273 = load i8* %buffer_addr_274, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_273"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="6862" st_id="827" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5439" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_273_cast = zext i8 %buffer_load_273 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_273_cast"/></StgValue>
</operation>

<operation id="6863" st_id="827" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5440" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_273_cast = zext i8 %Input_load_276 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_273_cast"/></StgValue>
</operation>

<operation id="6864" st_id="827" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5441" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_273 = add i9 %tmp_5_273_cast, %tmp_6_273_cast

]]></Node>
<StgValue><ssdm name="tmp_7_273"/></StgValue>
</operation>

<operation id="6865" st_id="827" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5442" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_274_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_273, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_274_cast"/></StgValue>
</operation>

<operation id="6866" st_id="827" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226615">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5443" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6867" st_id="827" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.274:1  store i8 %Input_load_276, i8* %buffer_addr_273, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6868" st_id="827" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.274:5  %sum_274 = add i17 %phi_mul, 275

]]></Node>
<StgValue><ssdm name="sum_274"/></StgValue>
</operation>

<operation id="6869" st_id="827" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.274:6  %sum_274_cast = zext i17 %sum_274 to i32

]]></Node>
<StgValue><ssdm name="sum_274_cast"/></StgValue>
</operation>

<operation id="6870" st_id="827" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.274:7  %Input_addr_278 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_274_cast

]]></Node>
<StgValue><ssdm name="Input_addr_278"/></StgValue>
</operation>

<operation id="6871" st_id="827" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.274:8  %Input_load_278 = load i8* %Input_addr_278, align 1

]]></Node>
<StgValue><ssdm name="Input_load_278"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="6872" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.274:0  %Average_2_273 = phi i8 [ %Average_274_cast, %277 ], [ %Input_load_276, %._crit_edge.273 ]

]]></Node>
<StgValue><ssdm name="Average_2_273"/></StgValue>
</operation>

<operation id="6873" st_id="828" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.274:2  %Diff_273 = sub i8 %Input_load_277, %Average_2_273

]]></Node>
<StgValue><ssdm name="Diff_273"/></StgValue>
</operation>

<operation id="6874" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.274:3  %Output_addr_274 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_273_cast

]]></Node>
<StgValue><ssdm name="Output_addr_274"/></StgValue>
</operation>

<operation id="6875" st_id="828" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.274:4  store i8 %Diff_273, i8* %Output_addr_274, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6876" st_id="828" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.274:8  %Input_load_278 = load i8* %Input_addr_278, align 1

]]></Node>
<StgValue><ssdm name="Input_load_278"/></StgValue>
</operation>

<operation id="6877" st_id="828" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.274:9  br i1 %tmp, label %278, label %._crit_edge.275

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6878" st_id="828" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226618">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5456" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_274 = load i8* %buffer_addr_275, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_274"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="6879" st_id="829" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_274 = load i8* %buffer_addr_275, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_274"/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="6880" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226620">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5457" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_274_cast = zext i8 %buffer_load_274 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_274_cast"/></StgValue>
</operation>

<operation id="6881" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226620">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5458" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_274_cast = zext i8 %Input_load_277 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_274_cast"/></StgValue>
</operation>

<operation id="6882" st_id="830" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226620">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5459" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_274 = add i9 %tmp_5_274_cast, %tmp_6_274_cast

]]></Node>
<StgValue><ssdm name="tmp_7_274"/></StgValue>
</operation>

<operation id="6883" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226620">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5460" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_275_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_274, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_275_cast"/></StgValue>
</operation>

<operation id="6884" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226620">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5461" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.275

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6885" st_id="830" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.275:1  store i8 %Input_load_277, i8* %buffer_addr_274, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6886" st_id="830" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.275:5  %sum_275 = add i17 %phi_mul, 276

]]></Node>
<StgValue><ssdm name="sum_275"/></StgValue>
</operation>

<operation id="6887" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.275:6  %sum_275_cast = zext i17 %sum_275 to i32

]]></Node>
<StgValue><ssdm name="sum_275_cast"/></StgValue>
</operation>

<operation id="6888" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.275:7  %Input_addr_279 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_275_cast

]]></Node>
<StgValue><ssdm name="Input_addr_279"/></StgValue>
</operation>

<operation id="6889" st_id="830" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.275:8  %Input_load_279 = load i8* %Input_addr_279, align 1

]]></Node>
<StgValue><ssdm name="Input_load_279"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="6890" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.275:0  %Average_2_274 = phi i8 [ %Average_275_cast, %278 ], [ %Input_load_277, %._crit_edge.274 ]

]]></Node>
<StgValue><ssdm name="Average_2_274"/></StgValue>
</operation>

<operation id="6891" st_id="831" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.275:2  %Diff_274 = sub i8 %Input_load_278, %Average_2_274

]]></Node>
<StgValue><ssdm name="Diff_274"/></StgValue>
</operation>

<operation id="6892" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.275:3  %Output_addr_275 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_274_cast

]]></Node>
<StgValue><ssdm name="Output_addr_275"/></StgValue>
</operation>

<operation id="6893" st_id="831" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.275:4  store i8 %Diff_274, i8* %Output_addr_275, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6894" st_id="831" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.275:8  %Input_load_279 = load i8* %Input_addr_279, align 1

]]></Node>
<StgValue><ssdm name="Input_load_279"/></StgValue>
</operation>

<operation id="6895" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.275:9  br i1 %tmp, label %279, label %._crit_edge.276

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6896" st_id="831" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226623">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5474" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_275 = load i8* %buffer_addr_276, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_275"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="6897" st_id="832" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5474" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_275 = load i8* %buffer_addr_276, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_275"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="6898" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226625">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5475" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_275_cast = zext i8 %buffer_load_275 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_275_cast"/></StgValue>
</operation>

<operation id="6899" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226625">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5476" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_275_cast = zext i8 %Input_load_278 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_275_cast"/></StgValue>
</operation>

<operation id="6900" st_id="833" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226625">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5477" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_275 = add i9 %tmp_5_275_cast, %tmp_6_275_cast

]]></Node>
<StgValue><ssdm name="tmp_7_275"/></StgValue>
</operation>

<operation id="6901" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226625">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5478" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_276_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_275, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_276_cast"/></StgValue>
</operation>

<operation id="6902" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226625">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5479" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.276

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6903" st_id="833" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.276:1  store i8 %Input_load_278, i8* %buffer_addr_275, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6904" st_id="833" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.276:5  %sum_276 = add i17 %phi_mul, 277

]]></Node>
<StgValue><ssdm name="sum_276"/></StgValue>
</operation>

<operation id="6905" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.276:6  %sum_276_cast = zext i17 %sum_276 to i32

]]></Node>
<StgValue><ssdm name="sum_276_cast"/></StgValue>
</operation>

<operation id="6906" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.276:7  %Input_addr_280 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_276_cast

]]></Node>
<StgValue><ssdm name="Input_addr_280"/></StgValue>
</operation>

<operation id="6907" st_id="833" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.276:8  %Input_load_280 = load i8* %Input_addr_280, align 1

]]></Node>
<StgValue><ssdm name="Input_load_280"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="6908" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.276:0  %Average_2_275 = phi i8 [ %Average_276_cast, %279 ], [ %Input_load_278, %._crit_edge.275 ]

]]></Node>
<StgValue><ssdm name="Average_2_275"/></StgValue>
</operation>

<operation id="6909" st_id="834" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.276:2  %Diff_275 = sub i8 %Input_load_279, %Average_2_275

]]></Node>
<StgValue><ssdm name="Diff_275"/></StgValue>
</operation>

<operation id="6910" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.276:3  %Output_addr_276 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_275_cast

]]></Node>
<StgValue><ssdm name="Output_addr_276"/></StgValue>
</operation>

<operation id="6911" st_id="834" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.276:4  store i8 %Diff_275, i8* %Output_addr_276, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6912" st_id="834" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.276:8  %Input_load_280 = load i8* %Input_addr_280, align 1

]]></Node>
<StgValue><ssdm name="Input_load_280"/></StgValue>
</operation>

<operation id="6913" st_id="834" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.276:9  br i1 %tmp, label %280, label %._crit_edge.277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6914" st_id="834" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226628">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5492" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_276 = load i8* %buffer_addr_277, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_276"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="6915" st_id="835" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_276 = load i8* %buffer_addr_277, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_276"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="6916" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5493" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_276_cast = zext i8 %buffer_load_276 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_276_cast"/></StgValue>
</operation>

<operation id="6917" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5494" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_276_cast = zext i8 %Input_load_279 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_276_cast"/></StgValue>
</operation>

<operation id="6918" st_id="836" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5495" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_276 = add i9 %tmp_5_276_cast, %tmp_6_276_cast

]]></Node>
<StgValue><ssdm name="tmp_7_276"/></StgValue>
</operation>

<operation id="6919" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5496" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_277_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_276, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_277_cast"/></StgValue>
</operation>

<operation id="6920" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226630">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5497" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6921" st_id="836" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.277:1  store i8 %Input_load_279, i8* %buffer_addr_276, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6922" st_id="836" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.277:5  %sum_277 = add i17 %phi_mul, 278

]]></Node>
<StgValue><ssdm name="sum_277"/></StgValue>
</operation>

<operation id="6923" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.277:6  %sum_277_cast = zext i17 %sum_277 to i32

]]></Node>
<StgValue><ssdm name="sum_277_cast"/></StgValue>
</operation>

<operation id="6924" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.277:7  %Input_addr_281 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_277_cast

]]></Node>
<StgValue><ssdm name="Input_addr_281"/></StgValue>
</operation>

<operation id="6925" st_id="836" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.277:8  %Input_load_281 = load i8* %Input_addr_281, align 1

]]></Node>
<StgValue><ssdm name="Input_load_281"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="6926" st_id="837" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.277:0  %Average_2_276 = phi i8 [ %Average_277_cast, %280 ], [ %Input_load_279, %._crit_edge.276 ]

]]></Node>
<StgValue><ssdm name="Average_2_276"/></StgValue>
</operation>

<operation id="6927" st_id="837" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.277:2  %Diff_276 = sub i8 %Input_load_280, %Average_2_276

]]></Node>
<StgValue><ssdm name="Diff_276"/></StgValue>
</operation>

<operation id="6928" st_id="837" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.277:3  %Output_addr_277 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_276_cast

]]></Node>
<StgValue><ssdm name="Output_addr_277"/></StgValue>
</operation>

<operation id="6929" st_id="837" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.277:4  store i8 %Diff_276, i8* %Output_addr_277, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6930" st_id="837" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.277:8  %Input_load_281 = load i8* %Input_addr_281, align 1

]]></Node>
<StgValue><ssdm name="Input_load_281"/></StgValue>
</operation>

<operation id="6931" st_id="837" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.277:9  br i1 %tmp, label %281, label %._crit_edge.278

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6932" st_id="837" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226633">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5510" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_277 = load i8* %buffer_addr_278, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_277"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="6933" st_id="838" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_277 = load i8* %buffer_addr_278, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_277"/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="6934" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5511" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_277_cast = zext i8 %buffer_load_277 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_277_cast"/></StgValue>
</operation>

<operation id="6935" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5512" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_277_cast = zext i8 %Input_load_280 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_277_cast"/></StgValue>
</operation>

<operation id="6936" st_id="839" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_277 = add i9 %tmp_5_277_cast, %tmp_6_277_cast

]]></Node>
<StgValue><ssdm name="tmp_7_277"/></StgValue>
</operation>

<operation id="6937" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5514" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_278_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_277, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_278_cast"/></StgValue>
</operation>

<operation id="6938" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226635">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5515" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.278

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6939" st_id="839" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.278:1  store i8 %Input_load_280, i8* %buffer_addr_277, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6940" st_id="839" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.278:5  %sum_278 = add i17 %phi_mul, 279

]]></Node>
<StgValue><ssdm name="sum_278"/></StgValue>
</operation>

<operation id="6941" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.278:6  %sum_278_cast = zext i17 %sum_278 to i32

]]></Node>
<StgValue><ssdm name="sum_278_cast"/></StgValue>
</operation>

<operation id="6942" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.278:7  %Input_addr_282 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_278_cast

]]></Node>
<StgValue><ssdm name="Input_addr_282"/></StgValue>
</operation>

<operation id="6943" st_id="839" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.278:8  %Input_load_282 = load i8* %Input_addr_282, align 1

]]></Node>
<StgValue><ssdm name="Input_load_282"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">

<operation id="6944" st_id="840" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.278:0  %Average_2_277 = phi i8 [ %Average_278_cast, %281 ], [ %Input_load_280, %._crit_edge.277 ]

]]></Node>
<StgValue><ssdm name="Average_2_277"/></StgValue>
</operation>

<operation id="6945" st_id="840" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.278:2  %Diff_277 = sub i8 %Input_load_281, %Average_2_277

]]></Node>
<StgValue><ssdm name="Diff_277"/></StgValue>
</operation>

<operation id="6946" st_id="840" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.278:3  %Output_addr_278 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_277_cast

]]></Node>
<StgValue><ssdm name="Output_addr_278"/></StgValue>
</operation>

<operation id="6947" st_id="840" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.278:4  store i8 %Diff_277, i8* %Output_addr_278, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6948" st_id="840" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.278:8  %Input_load_282 = load i8* %Input_addr_282, align 1

]]></Node>
<StgValue><ssdm name="Input_load_282"/></StgValue>
</operation>

<operation id="6949" st_id="840" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.278:9  br i1 %tmp, label %282, label %._crit_edge.279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6950" st_id="840" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226638">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5528" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_278 = load i8* %buffer_addr_279, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_278"/></StgValue>
</operation>
</state>

<state id="841" st_id="841">

<operation id="6951" st_id="841" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_278 = load i8* %buffer_addr_279, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_278"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="6952" st_id="842" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5529" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_278_cast = zext i8 %buffer_load_278 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_278_cast"/></StgValue>
</operation>

<operation id="6953" st_id="842" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5530" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_278_cast = zext i8 %Input_load_281 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_278_cast"/></StgValue>
</operation>

<operation id="6954" st_id="842" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_278 = add i9 %tmp_5_278_cast, %tmp_6_278_cast

]]></Node>
<StgValue><ssdm name="tmp_7_278"/></StgValue>
</operation>

<operation id="6955" st_id="842" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5532" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_279_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_278, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_279_cast"/></StgValue>
</operation>

<operation id="6956" st_id="842" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226640">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5533" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6957" st_id="842" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.279:1  store i8 %Input_load_281, i8* %buffer_addr_278, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6958" st_id="842" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.279:5  %sum_279 = add i17 %phi_mul, 280

]]></Node>
<StgValue><ssdm name="sum_279"/></StgValue>
</operation>

<operation id="6959" st_id="842" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.279:6  %sum_279_cast = zext i17 %sum_279 to i32

]]></Node>
<StgValue><ssdm name="sum_279_cast"/></StgValue>
</operation>

<operation id="6960" st_id="842" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.279:7  %Input_addr_283 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_279_cast

]]></Node>
<StgValue><ssdm name="Input_addr_283"/></StgValue>
</operation>

<operation id="6961" st_id="842" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.279:8  %Input_load_283 = load i8* %Input_addr_283, align 1

]]></Node>
<StgValue><ssdm name="Input_load_283"/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="6962" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.279:0  %Average_2_278 = phi i8 [ %Average_279_cast, %282 ], [ %Input_load_281, %._crit_edge.278 ]

]]></Node>
<StgValue><ssdm name="Average_2_278"/></StgValue>
</operation>

<operation id="6963" st_id="843" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.279:2  %Diff_278 = sub i8 %Input_load_282, %Average_2_278

]]></Node>
<StgValue><ssdm name="Diff_278"/></StgValue>
</operation>

<operation id="6964" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.279:3  %Output_addr_279 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_278_cast

]]></Node>
<StgValue><ssdm name="Output_addr_279"/></StgValue>
</operation>

<operation id="6965" st_id="843" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.279:4  store i8 %Diff_278, i8* %Output_addr_279, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6966" st_id="843" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.279:8  %Input_load_283 = load i8* %Input_addr_283, align 1

]]></Node>
<StgValue><ssdm name="Input_load_283"/></StgValue>
</operation>

<operation id="6967" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.279:9  br i1 %tmp, label %283, label %._crit_edge.280

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6968" st_id="843" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226643">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5546" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_279 = load i8* %buffer_addr_280, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_279"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="6969" st_id="844" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_279 = load i8* %buffer_addr_280, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_279"/></StgValue>
</operation>

<operation id="6970" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_279_cast = zext i8 %buffer_load_279 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_279_cast"/></StgValue>
</operation>

<operation id="6971" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_279_cast = zext i8 %Input_load_282 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_279_cast"/></StgValue>
</operation>

<operation id="6972" st_id="844" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_279 = add i9 %tmp_5_279_cast, %tmp_6_279_cast

]]></Node>
<StgValue><ssdm name="tmp_7_279"/></StgValue>
</operation>

<operation id="6973" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_280_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_279, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_280_cast"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="6974" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226645">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5551" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.280

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6975" st_id="845" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.280:1  store i8 %Input_load_282, i8* %buffer_addr_279, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6976" st_id="845" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.280:5  %sum_280 = add i17 %phi_mul, 281

]]></Node>
<StgValue><ssdm name="sum_280"/></StgValue>
</operation>

<operation id="6977" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.280:6  %sum_280_cast = zext i17 %sum_280 to i32

]]></Node>
<StgValue><ssdm name="sum_280_cast"/></StgValue>
</operation>

<operation id="6978" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.280:7  %Input_addr_284 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_280_cast

]]></Node>
<StgValue><ssdm name="Input_addr_284"/></StgValue>
</operation>

<operation id="6979" st_id="845" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.280:8  %Input_load_284 = load i8* %Input_addr_284, align 1

]]></Node>
<StgValue><ssdm name="Input_load_284"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="6980" st_id="846" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.280:0  %Average_2_279 = phi i8 [ %Average_280_cast, %283 ], [ %Input_load_282, %._crit_edge.279 ]

]]></Node>
<StgValue><ssdm name="Average_2_279"/></StgValue>
</operation>

<operation id="6981" st_id="846" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.280:2  %Diff_279 = sub i8 %Input_load_283, %Average_2_279

]]></Node>
<StgValue><ssdm name="Diff_279"/></StgValue>
</operation>

<operation id="6982" st_id="846" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.280:3  %Output_addr_280 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_279_cast

]]></Node>
<StgValue><ssdm name="Output_addr_280"/></StgValue>
</operation>

<operation id="6983" st_id="846" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.280:4  store i8 %Diff_279, i8* %Output_addr_280, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6984" st_id="846" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.280:8  %Input_load_284 = load i8* %Input_addr_284, align 1

]]></Node>
<StgValue><ssdm name="Input_load_284"/></StgValue>
</operation>

<operation id="6985" st_id="846" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.280:9  br i1 %tmp, label %284, label %._crit_edge.281

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6986" st_id="846" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226648">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5564" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_280 = load i8* %buffer_addr_281, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_280"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="6987" st_id="847" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_280 = load i8* %buffer_addr_281, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_280"/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="6988" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5565" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_280_cast = zext i8 %buffer_load_280 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_280_cast"/></StgValue>
</operation>

<operation id="6989" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5566" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_280_cast = zext i8 %Input_load_283 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_280_cast"/></StgValue>
</operation>

<operation id="6990" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5567" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_280 = add i9 %tmp_5_280_cast, %tmp_6_280_cast

]]></Node>
<StgValue><ssdm name="tmp_7_280"/></StgValue>
</operation>

<operation id="6991" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5568" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_281_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_280, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_281_cast"/></StgValue>
</operation>

<operation id="6992" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226650">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5569" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.281

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6993" st_id="848" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.281:1  store i8 %Input_load_283, i8* %buffer_addr_280, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6994" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.281:5  %sum_281 = add i17 %phi_mul, 282

]]></Node>
<StgValue><ssdm name="sum_281"/></StgValue>
</operation>

<operation id="6995" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.281:6  %sum_281_cast = zext i17 %sum_281 to i32

]]></Node>
<StgValue><ssdm name="sum_281_cast"/></StgValue>
</operation>

<operation id="6996" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.281:7  %Input_addr_285 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_281_cast

]]></Node>
<StgValue><ssdm name="Input_addr_285"/></StgValue>
</operation>

<operation id="6997" st_id="848" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.281:8  %Input_load_285 = load i8* %Input_addr_285, align 1

]]></Node>
<StgValue><ssdm name="Input_load_285"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="6998" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.281:0  %Average_2_280 = phi i8 [ %Average_281_cast, %284 ], [ %Input_load_283, %._crit_edge.280 ]

]]></Node>
<StgValue><ssdm name="Average_2_280"/></StgValue>
</operation>

<operation id="6999" st_id="849" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.281:2  %Diff_280 = sub i8 %Input_load_284, %Average_2_280

]]></Node>
<StgValue><ssdm name="Diff_280"/></StgValue>
</operation>

<operation id="7000" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.281:3  %Output_addr_281 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_280_cast

]]></Node>
<StgValue><ssdm name="Output_addr_281"/></StgValue>
</operation>

<operation id="7001" st_id="849" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.281:4  store i8 %Diff_280, i8* %Output_addr_281, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7002" st_id="849" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.281:8  %Input_load_285 = load i8* %Input_addr_285, align 1

]]></Node>
<StgValue><ssdm name="Input_load_285"/></StgValue>
</operation>

<operation id="7003" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.281:9  br i1 %tmp, label %285, label %._crit_edge.282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7004" st_id="849" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226653">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5582" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_281 = load i8* %buffer_addr_282, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_281"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="7005" st_id="850" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_281 = load i8* %buffer_addr_282, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_281"/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="7006" st_id="851" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226655">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5583" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_281_cast = zext i8 %buffer_load_281 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_281_cast"/></StgValue>
</operation>

<operation id="7007" st_id="851" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226655">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5584" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_281_cast = zext i8 %Input_load_284 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_281_cast"/></StgValue>
</operation>

<operation id="7008" st_id="851" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226655">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5585" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_281 = add i9 %tmp_5_281_cast, %tmp_6_281_cast

]]></Node>
<StgValue><ssdm name="tmp_7_281"/></StgValue>
</operation>

<operation id="7009" st_id="851" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226655">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5586" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_282_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_281, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_282_cast"/></StgValue>
</operation>

<operation id="7010" st_id="851" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226655">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5587" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7011" st_id="851" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.282:1  store i8 %Input_load_284, i8* %buffer_addr_281, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7012" st_id="851" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.282:5  %sum_282 = add i17 %phi_mul, 283

]]></Node>
<StgValue><ssdm name="sum_282"/></StgValue>
</operation>

<operation id="7013" st_id="851" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.282:6  %sum_282_cast = zext i17 %sum_282 to i32

]]></Node>
<StgValue><ssdm name="sum_282_cast"/></StgValue>
</operation>

<operation id="7014" st_id="851" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.282:7  %Input_addr_286 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_282_cast

]]></Node>
<StgValue><ssdm name="Input_addr_286"/></StgValue>
</operation>

<operation id="7015" st_id="851" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.282:8  %Input_load_286 = load i8* %Input_addr_286, align 1

]]></Node>
<StgValue><ssdm name="Input_load_286"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="7016" st_id="852" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.282:0  %Average_2_281 = phi i8 [ %Average_282_cast, %285 ], [ %Input_load_284, %._crit_edge.281 ]

]]></Node>
<StgValue><ssdm name="Average_2_281"/></StgValue>
</operation>

<operation id="7017" st_id="852" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.282:2  %Diff_281 = sub i8 %Input_load_285, %Average_2_281

]]></Node>
<StgValue><ssdm name="Diff_281"/></StgValue>
</operation>

<operation id="7018" st_id="852" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.282:3  %Output_addr_282 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_281_cast

]]></Node>
<StgValue><ssdm name="Output_addr_282"/></StgValue>
</operation>

<operation id="7019" st_id="852" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.282:4  store i8 %Diff_281, i8* %Output_addr_282, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7020" st_id="852" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.282:8  %Input_load_286 = load i8* %Input_addr_286, align 1

]]></Node>
<StgValue><ssdm name="Input_load_286"/></StgValue>
</operation>

<operation id="7021" st_id="852" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.282:9  br i1 %tmp, label %286, label %._crit_edge.283

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7022" st_id="852" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226658">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5600" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_282 = load i8* %buffer_addr_283, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_282"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="7023" st_id="853" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_282 = load i8* %buffer_addr_283, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_282"/></StgValue>
</operation>

<operation id="7024" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_282_cast = zext i8 %buffer_load_282 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_282_cast"/></StgValue>
</operation>

<operation id="7025" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_282_cast = zext i8 %Input_load_285 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_282_cast"/></StgValue>
</operation>

<operation id="7026" st_id="853" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_282 = add i9 %tmp_5_282_cast, %tmp_6_282_cast

]]></Node>
<StgValue><ssdm name="tmp_7_282"/></StgValue>
</operation>

<operation id="7027" st_id="853" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_283_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_282, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_283_cast"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="7028" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226660">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5605" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.283

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7029" st_id="854" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.283:1  store i8 %Input_load_285, i8* %buffer_addr_282, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7030" st_id="854" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.283:5  %sum_283 = add i17 %phi_mul, 284

]]></Node>
<StgValue><ssdm name="sum_283"/></StgValue>
</operation>

<operation id="7031" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.283:6  %sum_283_cast = zext i17 %sum_283 to i32

]]></Node>
<StgValue><ssdm name="sum_283_cast"/></StgValue>
</operation>

<operation id="7032" st_id="854" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.283:7  %Input_addr_287 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_283_cast

]]></Node>
<StgValue><ssdm name="Input_addr_287"/></StgValue>
</operation>

<operation id="7033" st_id="854" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.283:8  %Input_load_287 = load i8* %Input_addr_287, align 1

]]></Node>
<StgValue><ssdm name="Input_load_287"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="7034" st_id="855" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.283:0  %Average_2_282 = phi i8 [ %Average_283_cast, %286 ], [ %Input_load_285, %._crit_edge.282 ]

]]></Node>
<StgValue><ssdm name="Average_2_282"/></StgValue>
</operation>

<operation id="7035" st_id="855" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.283:2  %Diff_282 = sub i8 %Input_load_286, %Average_2_282

]]></Node>
<StgValue><ssdm name="Diff_282"/></StgValue>
</operation>

<operation id="7036" st_id="855" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.283:3  %Output_addr_283 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_282_cast

]]></Node>
<StgValue><ssdm name="Output_addr_283"/></StgValue>
</operation>

<operation id="7037" st_id="855" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.283:4  store i8 %Diff_282, i8* %Output_addr_283, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7038" st_id="855" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.283:8  %Input_load_287 = load i8* %Input_addr_287, align 1

]]></Node>
<StgValue><ssdm name="Input_load_287"/></StgValue>
</operation>

<operation id="7039" st_id="855" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.283:9  br i1 %tmp, label %287, label %._crit_edge.284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7040" st_id="855" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226663">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5618" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_283 = load i8* %buffer_addr_284, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_283"/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="7041" st_id="856" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_283 = load i8* %buffer_addr_284, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_283"/></StgValue>
</operation>

<operation id="7042" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_283_cast = zext i8 %buffer_load_283 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_283_cast"/></StgValue>
</operation>

<operation id="7043" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_283_cast = zext i8 %Input_load_286 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_283_cast"/></StgValue>
</operation>

<operation id="7044" st_id="856" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_283 = add i9 %tmp_5_283_cast, %tmp_6_283_cast

]]></Node>
<StgValue><ssdm name="tmp_7_283"/></StgValue>
</operation>

<operation id="7045" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_284_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_283, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_284_cast"/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="7046" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226665">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5623" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7047" st_id="857" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.284:1  store i8 %Input_load_286, i8* %buffer_addr_283, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7048" st_id="857" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.284:5  %sum_284 = add i17 %phi_mul, 285

]]></Node>
<StgValue><ssdm name="sum_284"/></StgValue>
</operation>

<operation id="7049" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.284:6  %sum_284_cast = zext i17 %sum_284 to i32

]]></Node>
<StgValue><ssdm name="sum_284_cast"/></StgValue>
</operation>

<operation id="7050" st_id="857" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.284:7  %Input_addr_288 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_284_cast

]]></Node>
<StgValue><ssdm name="Input_addr_288"/></StgValue>
</operation>

<operation id="7051" st_id="857" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.284:8  %Input_load_288 = load i8* %Input_addr_288, align 1

]]></Node>
<StgValue><ssdm name="Input_load_288"/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="7052" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.284:0  %Average_2_283 = phi i8 [ %Average_284_cast, %287 ], [ %Input_load_286, %._crit_edge.283 ]

]]></Node>
<StgValue><ssdm name="Average_2_283"/></StgValue>
</operation>

<operation id="7053" st_id="858" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.284:2  %Diff_283 = sub i8 %Input_load_287, %Average_2_283

]]></Node>
<StgValue><ssdm name="Diff_283"/></StgValue>
</operation>

<operation id="7054" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.284:3  %Output_addr_284 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_283_cast

]]></Node>
<StgValue><ssdm name="Output_addr_284"/></StgValue>
</operation>

<operation id="7055" st_id="858" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.284:4  store i8 %Diff_283, i8* %Output_addr_284, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7056" st_id="858" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.284:8  %Input_load_288 = load i8* %Input_addr_288, align 1

]]></Node>
<StgValue><ssdm name="Input_load_288"/></StgValue>
</operation>

<operation id="7057" st_id="858" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.284:9  br i1 %tmp, label %288, label %._crit_edge.285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7058" st_id="858" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226668">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5636" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_284 = load i8* %buffer_addr_285, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_284"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="7059" st_id="859" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_284 = load i8* %buffer_addr_285, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_284"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="7060" st_id="860" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5637" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_284_cast = zext i8 %buffer_load_284 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_284_cast"/></StgValue>
</operation>

<operation id="7061" st_id="860" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5638" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_284_cast = zext i8 %Input_load_287 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_284_cast"/></StgValue>
</operation>

<operation id="7062" st_id="860" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5639" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_284 = add i9 %tmp_5_284_cast, %tmp_6_284_cast

]]></Node>
<StgValue><ssdm name="tmp_7_284"/></StgValue>
</operation>

<operation id="7063" st_id="860" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5640" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_285_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_284, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_285_cast"/></StgValue>
</operation>

<operation id="7064" st_id="860" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226670">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5641" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7065" st_id="860" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.285:1  store i8 %Input_load_287, i8* %buffer_addr_284, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7066" st_id="860" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.285:5  %sum_285 = add i17 %phi_mul, 286

]]></Node>
<StgValue><ssdm name="sum_285"/></StgValue>
</operation>

<operation id="7067" st_id="860" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.285:6  %sum_285_cast = zext i17 %sum_285 to i32

]]></Node>
<StgValue><ssdm name="sum_285_cast"/></StgValue>
</operation>

<operation id="7068" st_id="860" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.285:7  %Input_addr_289 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_285_cast

]]></Node>
<StgValue><ssdm name="Input_addr_289"/></StgValue>
</operation>

<operation id="7069" st_id="860" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.285:8  %Input_load_289 = load i8* %Input_addr_289, align 1

]]></Node>
<StgValue><ssdm name="Input_load_289"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="7070" st_id="861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.285:0  %Average_2_284 = phi i8 [ %Average_285_cast, %288 ], [ %Input_load_287, %._crit_edge.284 ]

]]></Node>
<StgValue><ssdm name="Average_2_284"/></StgValue>
</operation>

<operation id="7071" st_id="861" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.285:2  %Diff_284 = sub i8 %Input_load_288, %Average_2_284

]]></Node>
<StgValue><ssdm name="Diff_284"/></StgValue>
</operation>

<operation id="7072" st_id="861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.285:3  %Output_addr_285 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_284_cast

]]></Node>
<StgValue><ssdm name="Output_addr_285"/></StgValue>
</operation>

<operation id="7073" st_id="861" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.285:4  store i8 %Diff_284, i8* %Output_addr_285, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7074" st_id="861" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.285:8  %Input_load_289 = load i8* %Input_addr_289, align 1

]]></Node>
<StgValue><ssdm name="Input_load_289"/></StgValue>
</operation>

<operation id="7075" st_id="861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.285:9  br i1 %tmp, label %289, label %._crit_edge.286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7076" st_id="861" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226673">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5654" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_285 = load i8* %buffer_addr_286, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_285"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="7077" st_id="862" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_285 = load i8* %buffer_addr_286, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_285"/></StgValue>
</operation>

<operation id="7078" st_id="862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_285_cast = zext i8 %buffer_load_285 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_285_cast"/></StgValue>
</operation>

<operation id="7079" st_id="862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_285_cast = zext i8 %Input_load_288 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_285_cast"/></StgValue>
</operation>

<operation id="7080" st_id="862" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_285 = add i9 %tmp_5_285_cast, %tmp_6_285_cast

]]></Node>
<StgValue><ssdm name="tmp_7_285"/></StgValue>
</operation>

<operation id="7081" st_id="862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_286_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_285, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_286_cast"/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="7082" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226675">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5659" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7083" st_id="863" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.286:1  store i8 %Input_load_288, i8* %buffer_addr_285, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7084" st_id="863" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.286:5  %sum_286 = add i17 %phi_mul, 287

]]></Node>
<StgValue><ssdm name="sum_286"/></StgValue>
</operation>

<operation id="7085" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.286:6  %sum_286_cast = zext i17 %sum_286 to i32

]]></Node>
<StgValue><ssdm name="sum_286_cast"/></StgValue>
</operation>

<operation id="7086" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.286:7  %Input_addr_290 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_286_cast

]]></Node>
<StgValue><ssdm name="Input_addr_290"/></StgValue>
</operation>

<operation id="7087" st_id="863" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.286:8  %Input_load_290 = load i8* %Input_addr_290, align 1

]]></Node>
<StgValue><ssdm name="Input_load_290"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="7088" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.286:0  %Average_2_285 = phi i8 [ %Average_286_cast, %289 ], [ %Input_load_288, %._crit_edge.285 ]

]]></Node>
<StgValue><ssdm name="Average_2_285"/></StgValue>
</operation>

<operation id="7089" st_id="864" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.286:2  %Diff_285 = sub i8 %Input_load_289, %Average_2_285

]]></Node>
<StgValue><ssdm name="Diff_285"/></StgValue>
</operation>

<operation id="7090" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.286:3  %Output_addr_286 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_285_cast

]]></Node>
<StgValue><ssdm name="Output_addr_286"/></StgValue>
</operation>

<operation id="7091" st_id="864" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.286:4  store i8 %Diff_285, i8* %Output_addr_286, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7092" st_id="864" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.286:8  %Input_load_290 = load i8* %Input_addr_290, align 1

]]></Node>
<StgValue><ssdm name="Input_load_290"/></StgValue>
</operation>

<operation id="7093" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.286:9  br i1 %tmp, label %290, label %._crit_edge.287

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7094" st_id="864" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226678">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5672" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_286 = load i8* %buffer_addr_287, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_286"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="7095" st_id="865" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_286 = load i8* %buffer_addr_287, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_286"/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="7096" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5673" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_286_cast = zext i8 %buffer_load_286 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_286_cast"/></StgValue>
</operation>

<operation id="7097" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5674" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_286_cast = zext i8 %Input_load_289 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_286_cast"/></StgValue>
</operation>

<operation id="7098" st_id="866" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5675" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_286 = add i9 %tmp_5_286_cast, %tmp_6_286_cast

]]></Node>
<StgValue><ssdm name="tmp_7_286"/></StgValue>
</operation>

<operation id="7099" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5676" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_287_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_286, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_287_cast"/></StgValue>
</operation>

<operation id="7100" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226680">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5677" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.287

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7101" st_id="866" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.287:1  store i8 %Input_load_289, i8* %buffer_addr_286, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7102" st_id="866" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.287:5  %sum_287 = add i17 %phi_mul, 288

]]></Node>
<StgValue><ssdm name="sum_287"/></StgValue>
</operation>

<operation id="7103" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.287:6  %sum_287_cast = zext i17 %sum_287 to i32

]]></Node>
<StgValue><ssdm name="sum_287_cast"/></StgValue>
</operation>

<operation id="7104" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.287:7  %Input_addr_291 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_287_cast

]]></Node>
<StgValue><ssdm name="Input_addr_291"/></StgValue>
</operation>

<operation id="7105" st_id="866" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.287:8  %Input_load_291 = load i8* %Input_addr_291, align 1

]]></Node>
<StgValue><ssdm name="Input_load_291"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="7106" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.287:0  %Average_2_286 = phi i8 [ %Average_287_cast, %290 ], [ %Input_load_289, %._crit_edge.286 ]

]]></Node>
<StgValue><ssdm name="Average_2_286"/></StgValue>
</operation>

<operation id="7107" st_id="867" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.287:2  %Diff_286 = sub i8 %Input_load_290, %Average_2_286

]]></Node>
<StgValue><ssdm name="Diff_286"/></StgValue>
</operation>

<operation id="7108" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.287:3  %Output_addr_287 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_286_cast

]]></Node>
<StgValue><ssdm name="Output_addr_287"/></StgValue>
</operation>

<operation id="7109" st_id="867" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.287:4  store i8 %Diff_286, i8* %Output_addr_287, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7110" st_id="867" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.287:8  %Input_load_291 = load i8* %Input_addr_291, align 1

]]></Node>
<StgValue><ssdm name="Input_load_291"/></StgValue>
</operation>

<operation id="7111" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.287:9  br i1 %tmp, label %291, label %._crit_edge.288

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7112" st_id="867" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226683">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5690" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_287 = load i8* %buffer_addr_288, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_287"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="7113" st_id="868" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_287 = load i8* %buffer_addr_288, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_287"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">

<operation id="7114" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5691" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_287_cast = zext i8 %buffer_load_287 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_287_cast"/></StgValue>
</operation>

<operation id="7115" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5692" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_287_cast = zext i8 %Input_load_290 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_287_cast"/></StgValue>
</operation>

<operation id="7116" st_id="869" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5693" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_287 = add i9 %tmp_5_287_cast, %tmp_6_287_cast

]]></Node>
<StgValue><ssdm name="tmp_7_287"/></StgValue>
</operation>

<operation id="7117" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5694" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_288_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_287, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_288_cast"/></StgValue>
</operation>

<operation id="7118" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226685">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5695" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.288

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7119" st_id="869" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.288:1  store i8 %Input_load_290, i8* %buffer_addr_287, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7120" st_id="869" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.288:5  %sum_288 = add i17 %phi_mul, 289

]]></Node>
<StgValue><ssdm name="sum_288"/></StgValue>
</operation>

<operation id="7121" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.288:6  %sum_288_cast = zext i17 %sum_288 to i32

]]></Node>
<StgValue><ssdm name="sum_288_cast"/></StgValue>
</operation>

<operation id="7122" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.288:7  %Input_addr_292 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_288_cast

]]></Node>
<StgValue><ssdm name="Input_addr_292"/></StgValue>
</operation>

<operation id="7123" st_id="869" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.288:8  %Input_load_292 = load i8* %Input_addr_292, align 1

]]></Node>
<StgValue><ssdm name="Input_load_292"/></StgValue>
</operation>
</state>

<state id="870" st_id="870">

<operation id="7124" st_id="870" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.288:0  %Average_2_287 = phi i8 [ %Average_288_cast, %291 ], [ %Input_load_290, %._crit_edge.287 ]

]]></Node>
<StgValue><ssdm name="Average_2_287"/></StgValue>
</operation>

<operation id="7125" st_id="870" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.288:2  %Diff_287 = sub i8 %Input_load_291, %Average_2_287

]]></Node>
<StgValue><ssdm name="Diff_287"/></StgValue>
</operation>

<operation id="7126" st_id="870" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.288:3  %Output_addr_288 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_287_cast

]]></Node>
<StgValue><ssdm name="Output_addr_288"/></StgValue>
</operation>

<operation id="7127" st_id="870" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.288:4  store i8 %Diff_287, i8* %Output_addr_288, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7128" st_id="870" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.288:8  %Input_load_292 = load i8* %Input_addr_292, align 1

]]></Node>
<StgValue><ssdm name="Input_load_292"/></StgValue>
</operation>

<operation id="7129" st_id="870" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.288:9  br i1 %tmp, label %292, label %._crit_edge.289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7130" st_id="870" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226688">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5708" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_288 = load i8* %buffer_addr_289, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_288"/></StgValue>
</operation>
</state>

<state id="871" st_id="871">

<operation id="7131" st_id="871" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_288 = load i8* %buffer_addr_289, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_288"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="7132" st_id="872" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5709" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_288_cast = zext i8 %buffer_load_288 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_288_cast"/></StgValue>
</operation>

<operation id="7133" st_id="872" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5710" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_288_cast = zext i8 %Input_load_291 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_288_cast"/></StgValue>
</operation>

<operation id="7134" st_id="872" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5711" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_288 = add i9 %tmp_5_288_cast, %tmp_6_288_cast

]]></Node>
<StgValue><ssdm name="tmp_7_288"/></StgValue>
</operation>

<operation id="7135" st_id="872" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5712" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_289_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_288, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_289_cast"/></StgValue>
</operation>

<operation id="7136" st_id="872" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226690">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5713" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.289

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7137" st_id="872" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.289:1  store i8 %Input_load_291, i8* %buffer_addr_288, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7138" st_id="872" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.289:5  %sum_289 = add i17 %phi_mul, 290

]]></Node>
<StgValue><ssdm name="sum_289"/></StgValue>
</operation>

<operation id="7139" st_id="872" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.289:6  %sum_289_cast = zext i17 %sum_289 to i32

]]></Node>
<StgValue><ssdm name="sum_289_cast"/></StgValue>
</operation>

<operation id="7140" st_id="872" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.289:7  %Input_addr_293 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_289_cast

]]></Node>
<StgValue><ssdm name="Input_addr_293"/></StgValue>
</operation>

<operation id="7141" st_id="872" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.289:8  %Input_load_293 = load i8* %Input_addr_293, align 1

]]></Node>
<StgValue><ssdm name="Input_load_293"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="7142" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.289:0  %Average_2_288 = phi i8 [ %Average_289_cast, %292 ], [ %Input_load_291, %._crit_edge.288 ]

]]></Node>
<StgValue><ssdm name="Average_2_288"/></StgValue>
</operation>

<operation id="7143" st_id="873" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.289:2  %Diff_288 = sub i8 %Input_load_292, %Average_2_288

]]></Node>
<StgValue><ssdm name="Diff_288"/></StgValue>
</operation>

<operation id="7144" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.289:3  %Output_addr_289 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_288_cast

]]></Node>
<StgValue><ssdm name="Output_addr_289"/></StgValue>
</operation>

<operation id="7145" st_id="873" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.289:4  store i8 %Diff_288, i8* %Output_addr_289, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7146" st_id="873" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.289:8  %Input_load_293 = load i8* %Input_addr_293, align 1

]]></Node>
<StgValue><ssdm name="Input_load_293"/></StgValue>
</operation>

<operation id="7147" st_id="873" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.289:9  br i1 %tmp, label %293, label %._crit_edge.290

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7148" st_id="873" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226693">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5726" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_289 = load i8* %buffer_addr_290, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_289"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="7149" st_id="874" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_289 = load i8* %buffer_addr_290, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_289"/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="7150" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5727" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_289_cast = zext i8 %buffer_load_289 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_289_cast"/></StgValue>
</operation>

<operation id="7151" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5728" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_289_cast = zext i8 %Input_load_292 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_289_cast"/></StgValue>
</operation>

<operation id="7152" st_id="875" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5729" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_289 = add i9 %tmp_5_289_cast, %tmp_6_289_cast

]]></Node>
<StgValue><ssdm name="tmp_7_289"/></StgValue>
</operation>

<operation id="7153" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5730" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_290_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_289, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_290_cast"/></StgValue>
</operation>

<operation id="7154" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226695">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5731" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.290

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7155" st_id="875" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.290:1  store i8 %Input_load_292, i8* %buffer_addr_289, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7156" st_id="875" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.290:5  %sum_290 = add i17 %phi_mul, 291

]]></Node>
<StgValue><ssdm name="sum_290"/></StgValue>
</operation>

<operation id="7157" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.290:6  %sum_290_cast = zext i17 %sum_290 to i32

]]></Node>
<StgValue><ssdm name="sum_290_cast"/></StgValue>
</operation>

<operation id="7158" st_id="875" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.290:7  %Input_addr_294 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_290_cast

]]></Node>
<StgValue><ssdm name="Input_addr_294"/></StgValue>
</operation>

<operation id="7159" st_id="875" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.290:8  %Input_load_294 = load i8* %Input_addr_294, align 1

]]></Node>
<StgValue><ssdm name="Input_load_294"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="7160" st_id="876" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.290:0  %Average_2_289 = phi i8 [ %Average_290_cast, %293 ], [ %Input_load_292, %._crit_edge.289 ]

]]></Node>
<StgValue><ssdm name="Average_2_289"/></StgValue>
</operation>

<operation id="7161" st_id="876" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.290:2  %Diff_289 = sub i8 %Input_load_293, %Average_2_289

]]></Node>
<StgValue><ssdm name="Diff_289"/></StgValue>
</operation>

<operation id="7162" st_id="876" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.290:3  %Output_addr_290 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_289_cast

]]></Node>
<StgValue><ssdm name="Output_addr_290"/></StgValue>
</operation>

<operation id="7163" st_id="876" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.290:4  store i8 %Diff_289, i8* %Output_addr_290, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7164" st_id="876" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.290:8  %Input_load_294 = load i8* %Input_addr_294, align 1

]]></Node>
<StgValue><ssdm name="Input_load_294"/></StgValue>
</operation>

<operation id="7165" st_id="876" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.290:9  br i1 %tmp, label %294, label %._crit_edge.291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7166" st_id="876" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226698">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5744" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_290 = load i8* %buffer_addr_291, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_290"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="7167" st_id="877" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_290 = load i8* %buffer_addr_291, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_290"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="7168" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226700">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5745" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_290_cast = zext i8 %buffer_load_290 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_290_cast"/></StgValue>
</operation>

<operation id="7169" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226700">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5746" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_290_cast = zext i8 %Input_load_293 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_290_cast"/></StgValue>
</operation>

<operation id="7170" st_id="878" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226700">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5747" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_290 = add i9 %tmp_5_290_cast, %tmp_6_290_cast

]]></Node>
<StgValue><ssdm name="tmp_7_290"/></StgValue>
</operation>

<operation id="7171" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226700">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5748" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_291_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_290, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_291_cast"/></StgValue>
</operation>

<operation id="7172" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226700">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5749" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7173" st_id="878" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.291:1  store i8 %Input_load_293, i8* %buffer_addr_290, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7174" st_id="878" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.291:5  %sum_291 = add i17 %phi_mul, 292

]]></Node>
<StgValue><ssdm name="sum_291"/></StgValue>
</operation>

<operation id="7175" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.291:6  %sum_291_cast = zext i17 %sum_291 to i32

]]></Node>
<StgValue><ssdm name="sum_291_cast"/></StgValue>
</operation>

<operation id="7176" st_id="878" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.291:7  %Input_addr_295 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_291_cast

]]></Node>
<StgValue><ssdm name="Input_addr_295"/></StgValue>
</operation>

<operation id="7177" st_id="878" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.291:8  %Input_load_295 = load i8* %Input_addr_295, align 1

]]></Node>
<StgValue><ssdm name="Input_load_295"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="7178" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.291:0  %Average_2_290 = phi i8 [ %Average_291_cast, %294 ], [ %Input_load_293, %._crit_edge.290 ]

]]></Node>
<StgValue><ssdm name="Average_2_290"/></StgValue>
</operation>

<operation id="7179" st_id="879" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.291:2  %Diff_290 = sub i8 %Input_load_294, %Average_2_290

]]></Node>
<StgValue><ssdm name="Diff_290"/></StgValue>
</operation>

<operation id="7180" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.291:3  %Output_addr_291 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_290_cast

]]></Node>
<StgValue><ssdm name="Output_addr_291"/></StgValue>
</operation>

<operation id="7181" st_id="879" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.291:4  store i8 %Diff_290, i8* %Output_addr_291, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7182" st_id="879" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.291:8  %Input_load_295 = load i8* %Input_addr_295, align 1

]]></Node>
<StgValue><ssdm name="Input_load_295"/></StgValue>
</operation>

<operation id="7183" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.291:9  br i1 %tmp, label %295, label %._crit_edge.292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7184" st_id="879" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226703">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5762" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_291 = load i8* %buffer_addr_292, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_291"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="7185" st_id="880" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_291 = load i8* %buffer_addr_292, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_291"/></StgValue>
</operation>

<operation id="7186" st_id="880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_291_cast = zext i8 %buffer_load_291 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_291_cast"/></StgValue>
</operation>

<operation id="7187" st_id="880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_291_cast = zext i8 %Input_load_294 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_291_cast"/></StgValue>
</operation>

<operation id="7188" st_id="880" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_291 = add i9 %tmp_5_291_cast, %tmp_6_291_cast

]]></Node>
<StgValue><ssdm name="tmp_7_291"/></StgValue>
</operation>

<operation id="7189" st_id="880" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_292_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_291, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_292_cast"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="7190" st_id="881" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226705">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5767" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7191" st_id="881" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.292:1  store i8 %Input_load_294, i8* %buffer_addr_291, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7192" st_id="881" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.292:5  %sum_292 = add i17 %phi_mul, 293

]]></Node>
<StgValue><ssdm name="sum_292"/></StgValue>
</operation>

<operation id="7193" st_id="881" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.292:6  %sum_292_cast = zext i17 %sum_292 to i32

]]></Node>
<StgValue><ssdm name="sum_292_cast"/></StgValue>
</operation>

<operation id="7194" st_id="881" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.292:7  %Input_addr_296 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_292_cast

]]></Node>
<StgValue><ssdm name="Input_addr_296"/></StgValue>
</operation>

<operation id="7195" st_id="881" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.292:8  %Input_load_296 = load i8* %Input_addr_296, align 1

]]></Node>
<StgValue><ssdm name="Input_load_296"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="7196" st_id="882" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.292:0  %Average_2_291 = phi i8 [ %Average_292_cast, %295 ], [ %Input_load_294, %._crit_edge.291 ]

]]></Node>
<StgValue><ssdm name="Average_2_291"/></StgValue>
</operation>

<operation id="7197" st_id="882" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.292:2  %Diff_291 = sub i8 %Input_load_295, %Average_2_291

]]></Node>
<StgValue><ssdm name="Diff_291"/></StgValue>
</operation>

<operation id="7198" st_id="882" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.292:3  %Output_addr_292 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_291_cast

]]></Node>
<StgValue><ssdm name="Output_addr_292"/></StgValue>
</operation>

<operation id="7199" st_id="882" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.292:4  store i8 %Diff_291, i8* %Output_addr_292, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7200" st_id="882" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.292:8  %Input_load_296 = load i8* %Input_addr_296, align 1

]]></Node>
<StgValue><ssdm name="Input_load_296"/></StgValue>
</operation>

<operation id="7201" st_id="882" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.292:9  br i1 %tmp, label %296, label %._crit_edge.293

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7202" st_id="882" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226708">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5780" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_292 = load i8* %buffer_addr_293, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_292"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="7203" st_id="883" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_292 = load i8* %buffer_addr_293, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_292"/></StgValue>
</operation>

<operation id="7204" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_292_cast = zext i8 %buffer_load_292 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_292_cast"/></StgValue>
</operation>

<operation id="7205" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_292_cast = zext i8 %Input_load_295 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_292_cast"/></StgValue>
</operation>

<operation id="7206" st_id="883" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_292 = add i9 %tmp_5_292_cast, %tmp_6_292_cast

]]></Node>
<StgValue><ssdm name="tmp_7_292"/></StgValue>
</operation>

<operation id="7207" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_293_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_292, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_293_cast"/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="7208" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226710">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5785" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.293

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7209" st_id="884" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.293:1  store i8 %Input_load_295, i8* %buffer_addr_292, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7210" st_id="884" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5792" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.293:5  %sum_293 = add i17 %phi_mul, 294

]]></Node>
<StgValue><ssdm name="sum_293"/></StgValue>
</operation>

<operation id="7211" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.293:6  %sum_293_cast = zext i17 %sum_293 to i32

]]></Node>
<StgValue><ssdm name="sum_293_cast"/></StgValue>
</operation>

<operation id="7212" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.293:7  %Input_addr_297 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_293_cast

]]></Node>
<StgValue><ssdm name="Input_addr_297"/></StgValue>
</operation>

<operation id="7213" st_id="884" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.293:8  %Input_load_297 = load i8* %Input_addr_297, align 1

]]></Node>
<StgValue><ssdm name="Input_load_297"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="7214" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.293:0  %Average_2_292 = phi i8 [ %Average_293_cast, %296 ], [ %Input_load_295, %._crit_edge.292 ]

]]></Node>
<StgValue><ssdm name="Average_2_292"/></StgValue>
</operation>

<operation id="7215" st_id="885" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.293:2  %Diff_292 = sub i8 %Input_load_296, %Average_2_292

]]></Node>
<StgValue><ssdm name="Diff_292"/></StgValue>
</operation>

<operation id="7216" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.293:3  %Output_addr_293 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_292_cast

]]></Node>
<StgValue><ssdm name="Output_addr_293"/></StgValue>
</operation>

<operation id="7217" st_id="885" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.293:4  store i8 %Diff_292, i8* %Output_addr_293, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7218" st_id="885" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.293:8  %Input_load_297 = load i8* %Input_addr_297, align 1

]]></Node>
<StgValue><ssdm name="Input_load_297"/></StgValue>
</operation>

<operation id="7219" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.293:9  br i1 %tmp, label %297, label %._crit_edge.294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7220" st_id="885" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226713">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5798" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_293 = load i8* %buffer_addr_294, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_293"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="7221" st_id="886" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_293 = load i8* %buffer_addr_294, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_293"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="7222" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226715">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5799" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_293_cast = zext i8 %buffer_load_293 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_293_cast"/></StgValue>
</operation>

<operation id="7223" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226715">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5800" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_293_cast = zext i8 %Input_load_296 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_293_cast"/></StgValue>
</operation>

<operation id="7224" st_id="887" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226715">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5801" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_293 = add i9 %tmp_5_293_cast, %tmp_6_293_cast

]]></Node>
<StgValue><ssdm name="tmp_7_293"/></StgValue>
</operation>

<operation id="7225" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226715">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5802" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_294_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_293, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_294_cast"/></StgValue>
</operation>

<operation id="7226" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226715">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5803" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.294

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7227" st_id="887" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.294:1  store i8 %Input_load_296, i8* %buffer_addr_293, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7228" st_id="887" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.294:5  %sum_294 = add i17 %phi_mul, 295

]]></Node>
<StgValue><ssdm name="sum_294"/></StgValue>
</operation>

<operation id="7229" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.294:6  %sum_294_cast = zext i17 %sum_294 to i32

]]></Node>
<StgValue><ssdm name="sum_294_cast"/></StgValue>
</operation>

<operation id="7230" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.294:7  %Input_addr_298 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_294_cast

]]></Node>
<StgValue><ssdm name="Input_addr_298"/></StgValue>
</operation>

<operation id="7231" st_id="887" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.294:8  %Input_load_298 = load i8* %Input_addr_298, align 1

]]></Node>
<StgValue><ssdm name="Input_load_298"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="7232" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.294:0  %Average_2_293 = phi i8 [ %Average_294_cast, %297 ], [ %Input_load_296, %._crit_edge.293 ]

]]></Node>
<StgValue><ssdm name="Average_2_293"/></StgValue>
</operation>

<operation id="7233" st_id="888" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.294:2  %Diff_293 = sub i8 %Input_load_297, %Average_2_293

]]></Node>
<StgValue><ssdm name="Diff_293"/></StgValue>
</operation>

<operation id="7234" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.294:3  %Output_addr_294 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_293_cast

]]></Node>
<StgValue><ssdm name="Output_addr_294"/></StgValue>
</operation>

<operation id="7235" st_id="888" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.294:4  store i8 %Diff_293, i8* %Output_addr_294, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7236" st_id="888" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.294:8  %Input_load_298 = load i8* %Input_addr_298, align 1

]]></Node>
<StgValue><ssdm name="Input_load_298"/></StgValue>
</operation>

<operation id="7237" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.294:9  br i1 %tmp, label %298, label %._crit_edge.295

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7238" st_id="888" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226718">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5816" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_294 = load i8* %buffer_addr_295, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_294"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="7239" st_id="889" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_294 = load i8* %buffer_addr_295, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_294"/></StgValue>
</operation>

<operation id="7240" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_294_cast = zext i8 %buffer_load_294 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_294_cast"/></StgValue>
</operation>

<operation id="7241" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_294_cast = zext i8 %Input_load_297 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_294_cast"/></StgValue>
</operation>

<operation id="7242" st_id="889" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_294 = add i9 %tmp_5_294_cast, %tmp_6_294_cast

]]></Node>
<StgValue><ssdm name="tmp_7_294"/></StgValue>
</operation>

<operation id="7243" st_id="889" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_295_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_294, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_295_cast"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="7244" st_id="890" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226720">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5821" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.295

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7245" st_id="890" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.295:1  store i8 %Input_load_297, i8* %buffer_addr_294, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7246" st_id="890" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.295:5  %sum_295 = add i17 %phi_mul, 296

]]></Node>
<StgValue><ssdm name="sum_295"/></StgValue>
</operation>

<operation id="7247" st_id="890" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.295:6  %sum_295_cast = zext i17 %sum_295 to i32

]]></Node>
<StgValue><ssdm name="sum_295_cast"/></StgValue>
</operation>

<operation id="7248" st_id="890" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.295:7  %Input_addr_299 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_295_cast

]]></Node>
<StgValue><ssdm name="Input_addr_299"/></StgValue>
</operation>

<operation id="7249" st_id="890" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.295:8  %Input_load_299 = load i8* %Input_addr_299, align 1

]]></Node>
<StgValue><ssdm name="Input_load_299"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="7250" st_id="891" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.295:0  %Average_2_294 = phi i8 [ %Average_295_cast, %298 ], [ %Input_load_297, %._crit_edge.294 ]

]]></Node>
<StgValue><ssdm name="Average_2_294"/></StgValue>
</operation>

<operation id="7251" st_id="891" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.295:2  %Diff_294 = sub i8 %Input_load_298, %Average_2_294

]]></Node>
<StgValue><ssdm name="Diff_294"/></StgValue>
</operation>

<operation id="7252" st_id="891" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.295:3  %Output_addr_295 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_294_cast

]]></Node>
<StgValue><ssdm name="Output_addr_295"/></StgValue>
</operation>

<operation id="7253" st_id="891" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.295:4  store i8 %Diff_294, i8* %Output_addr_295, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7254" st_id="891" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.295:8  %Input_load_299 = load i8* %Input_addr_299, align 1

]]></Node>
<StgValue><ssdm name="Input_load_299"/></StgValue>
</operation>

<operation id="7255" st_id="891" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.295:9  br i1 %tmp, label %299, label %._crit_edge.296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7256" st_id="891" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226723">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5834" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_295 = load i8* %buffer_addr_296, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_295"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="7257" st_id="892" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_295 = load i8* %buffer_addr_296, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_295"/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="7258" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226725">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5835" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_295_cast = zext i8 %buffer_load_295 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_295_cast"/></StgValue>
</operation>

<operation id="7259" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226725">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5836" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_295_cast = zext i8 %Input_load_298 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_295_cast"/></StgValue>
</operation>

<operation id="7260" st_id="893" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226725">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5837" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_295 = add i9 %tmp_5_295_cast, %tmp_6_295_cast

]]></Node>
<StgValue><ssdm name="tmp_7_295"/></StgValue>
</operation>

<operation id="7261" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226725">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5838" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_296_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_295, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_296_cast"/></StgValue>
</operation>

<operation id="7262" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226725">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5839" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7263" st_id="893" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.296:1  store i8 %Input_load_298, i8* %buffer_addr_295, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7264" st_id="893" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5846" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.296:5  %sum_296 = add i17 %phi_mul, 297

]]></Node>
<StgValue><ssdm name="sum_296"/></StgValue>
</operation>

<operation id="7265" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5847" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.296:6  %sum_296_cast = zext i17 %sum_296 to i32

]]></Node>
<StgValue><ssdm name="sum_296_cast"/></StgValue>
</operation>

<operation id="7266" st_id="893" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5848" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.296:7  %Input_addr_300 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_296_cast

]]></Node>
<StgValue><ssdm name="Input_addr_300"/></StgValue>
</operation>

<operation id="7267" st_id="893" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5849" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.296:8  %Input_load_300 = load i8* %Input_addr_300, align 1

]]></Node>
<StgValue><ssdm name="Input_load_300"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="7268" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.296:0  %Average_2_295 = phi i8 [ %Average_296_cast, %299 ], [ %Input_load_298, %._crit_edge.295 ]

]]></Node>
<StgValue><ssdm name="Average_2_295"/></StgValue>
</operation>

<operation id="7269" st_id="894" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.296:2  %Diff_295 = sub i8 %Input_load_299, %Average_2_295

]]></Node>
<StgValue><ssdm name="Diff_295"/></StgValue>
</operation>

<operation id="7270" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.296:3  %Output_addr_296 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_295_cast

]]></Node>
<StgValue><ssdm name="Output_addr_296"/></StgValue>
</operation>

<operation id="7271" st_id="894" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.296:4  store i8 %Diff_295, i8* %Output_addr_296, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7272" st_id="894" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5849" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.296:8  %Input_load_300 = load i8* %Input_addr_300, align 1

]]></Node>
<StgValue><ssdm name="Input_load_300"/></StgValue>
</operation>

<operation id="7273" st_id="894" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.296:9  br i1 %tmp, label %300, label %._crit_edge.297

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7274" st_id="894" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226728">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5852" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_296 = load i8* %buffer_addr_297, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_296"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="7275" st_id="895" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_296 = load i8* %buffer_addr_297, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_296"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="7276" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5853" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_296_cast = zext i8 %buffer_load_296 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_296_cast"/></StgValue>
</operation>

<operation id="7277" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5854" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_296_cast = zext i8 %Input_load_299 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_296_cast"/></StgValue>
</operation>

<operation id="7278" st_id="896" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5855" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_296 = add i9 %tmp_5_296_cast, %tmp_6_296_cast

]]></Node>
<StgValue><ssdm name="tmp_7_296"/></StgValue>
</operation>

<operation id="7279" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5856" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_297_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_296, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_297_cast"/></StgValue>
</operation>

<operation id="7280" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226730">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5857" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.297

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7281" st_id="896" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.297:1  store i8 %Input_load_299, i8* %buffer_addr_296, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7282" st_id="896" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.297:5  %sum_297 = add i17 %phi_mul, 298

]]></Node>
<StgValue><ssdm name="sum_297"/></StgValue>
</operation>

<operation id="7283" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.297:6  %sum_297_cast = zext i17 %sum_297 to i32

]]></Node>
<StgValue><ssdm name="sum_297_cast"/></StgValue>
</operation>

<operation id="7284" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.297:7  %Input_addr_301 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_297_cast

]]></Node>
<StgValue><ssdm name="Input_addr_301"/></StgValue>
</operation>

<operation id="7285" st_id="896" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.297:8  %Input_load_301 = load i8* %Input_addr_301, align 1

]]></Node>
<StgValue><ssdm name="Input_load_301"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="7286" st_id="897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5859" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.297:0  %Average_2_296 = phi i8 [ %Average_297_cast, %300 ], [ %Input_load_299, %._crit_edge.296 ]

]]></Node>
<StgValue><ssdm name="Average_2_296"/></StgValue>
</operation>

<operation id="7287" st_id="897" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.297:2  %Diff_296 = sub i8 %Input_load_300, %Average_2_296

]]></Node>
<StgValue><ssdm name="Diff_296"/></StgValue>
</operation>

<operation id="7288" st_id="897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5862" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.297:3  %Output_addr_297 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_296_cast

]]></Node>
<StgValue><ssdm name="Output_addr_297"/></StgValue>
</operation>

<operation id="7289" st_id="897" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.297:4  store i8 %Diff_296, i8* %Output_addr_297, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7290" st_id="897" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.297:8  %Input_load_301 = load i8* %Input_addr_301, align 1

]]></Node>
<StgValue><ssdm name="Input_load_301"/></StgValue>
</operation>

<operation id="7291" st_id="897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.297:9  br i1 %tmp, label %301, label %._crit_edge.298

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7292" st_id="897" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226733">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5870" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_297 = load i8* %buffer_addr_298, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_297"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="7293" st_id="898" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5870" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_297 = load i8* %buffer_addr_298, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_297"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">

<operation id="7294" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5871" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_297_cast = zext i8 %buffer_load_297 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_297_cast"/></StgValue>
</operation>

<operation id="7295" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5872" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_297_cast = zext i8 %Input_load_300 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_297_cast"/></StgValue>
</operation>

<operation id="7296" st_id="899" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5873" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_297 = add i9 %tmp_5_297_cast, %tmp_6_297_cast

]]></Node>
<StgValue><ssdm name="tmp_7_297"/></StgValue>
</operation>

<operation id="7297" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5874" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_298_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_297, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_298_cast"/></StgValue>
</operation>

<operation id="7298" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226735">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5875" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.298

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7299" st_id="899" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5878" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.298:1  store i8 %Input_load_300, i8* %buffer_addr_297, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7300" st_id="899" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.298:5  %sum_298 = add i17 %phi_mul, 299

]]></Node>
<StgValue><ssdm name="sum_298"/></StgValue>
</operation>

<operation id="7301" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.298:6  %sum_298_cast = zext i17 %sum_298 to i32

]]></Node>
<StgValue><ssdm name="sum_298_cast"/></StgValue>
</operation>

<operation id="7302" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.298:7  %Input_addr_302 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_298_cast

]]></Node>
<StgValue><ssdm name="Input_addr_302"/></StgValue>
</operation>

<operation id="7303" st_id="899" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.298:8  %Input_load_302 = load i8* %Input_addr_302, align 1

]]></Node>
<StgValue><ssdm name="Input_load_302"/></StgValue>
</operation>
</state>

<state id="900" st_id="900">

<operation id="7304" st_id="900" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5877" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.298:0  %Average_2_297 = phi i8 [ %Average_298_cast, %301 ], [ %Input_load_300, %._crit_edge.297 ]

]]></Node>
<StgValue><ssdm name="Average_2_297"/></StgValue>
</operation>

<operation id="7305" st_id="900" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.298:2  %Diff_297 = sub i8 %Input_load_301, %Average_2_297

]]></Node>
<StgValue><ssdm name="Diff_297"/></StgValue>
</operation>

<operation id="7306" st_id="900" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.298:3  %Output_addr_298 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_297_cast

]]></Node>
<StgValue><ssdm name="Output_addr_298"/></StgValue>
</operation>

<operation id="7307" st_id="900" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.298:4  store i8 %Diff_297, i8* %Output_addr_298, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7308" st_id="900" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.298:8  %Input_load_302 = load i8* %Input_addr_302, align 1

]]></Node>
<StgValue><ssdm name="Input_load_302"/></StgValue>
</operation>

<operation id="7309" st_id="900" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.298:9  br i1 %tmp, label %302, label %._crit_edge.299

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7310" st_id="900" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226738">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5888" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_298 = load i8* %buffer_addr_299, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_298"/></StgValue>
</operation>
</state>

<state id="901" st_id="901">

<operation id="7311" st_id="901" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_298 = load i8* %buffer_addr_299, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_298"/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="7312" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5889" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_298_cast = zext i8 %buffer_load_298 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_298_cast"/></StgValue>
</operation>

<operation id="7313" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5890" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_298_cast = zext i8 %Input_load_301 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_298_cast"/></StgValue>
</operation>

<operation id="7314" st_id="902" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5891" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_298 = add i9 %tmp_5_298_cast, %tmp_6_298_cast

]]></Node>
<StgValue><ssdm name="tmp_7_298"/></StgValue>
</operation>

<operation id="7315" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5892" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_299_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_298, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_299_cast"/></StgValue>
</operation>

<operation id="7316" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226740">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5893" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.299

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7317" st_id="902" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.299:1  store i8 %Input_load_301, i8* %buffer_addr_298, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7318" st_id="902" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5900" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.299:5  %sum_299 = add i17 %phi_mul, 300

]]></Node>
<StgValue><ssdm name="sum_299"/></StgValue>
</operation>

<operation id="7319" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5901" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.299:6  %sum_299_cast = zext i17 %sum_299 to i32

]]></Node>
<StgValue><ssdm name="sum_299_cast"/></StgValue>
</operation>

<operation id="7320" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5902" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.299:7  %Input_addr_303 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_299_cast

]]></Node>
<StgValue><ssdm name="Input_addr_303"/></StgValue>
</operation>

<operation id="7321" st_id="902" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.299:8  %Input_load_303 = load i8* %Input_addr_303, align 1

]]></Node>
<StgValue><ssdm name="Input_load_303"/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="7322" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.299:0  %Average_2_298 = phi i8 [ %Average_299_cast, %302 ], [ %Input_load_301, %._crit_edge.298 ]

]]></Node>
<StgValue><ssdm name="Average_2_298"/></StgValue>
</operation>

<operation id="7323" st_id="903" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.299:2  %Diff_298 = sub i8 %Input_load_302, %Average_2_298

]]></Node>
<StgValue><ssdm name="Diff_298"/></StgValue>
</operation>

<operation id="7324" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5898" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.299:3  %Output_addr_299 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_298_cast

]]></Node>
<StgValue><ssdm name="Output_addr_299"/></StgValue>
</operation>

<operation id="7325" st_id="903" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5899" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.299:4  store i8 %Diff_298, i8* %Output_addr_299, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7326" st_id="903" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.299:8  %Input_load_303 = load i8* %Input_addr_303, align 1

]]></Node>
<StgValue><ssdm name="Input_load_303"/></StgValue>
</operation>

<operation id="7327" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5904" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.299:9  br i1 %tmp, label %303, label %._crit_edge.300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7328" st_id="903" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226743">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5906" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_299 = load i8* %buffer_addr_300, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_299"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="7329" st_id="904" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_299 = load i8* %buffer_addr_300, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_299"/></StgValue>
</operation>
</state>

<state id="905" st_id="905">

<operation id="7330" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5907" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_299_cast = zext i8 %buffer_load_299 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_299_cast"/></StgValue>
</operation>

<operation id="7331" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5908" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_299_cast = zext i8 %Input_load_302 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_299_cast"/></StgValue>
</operation>

<operation id="7332" st_id="905" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5909" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_299 = add i9 %tmp_5_299_cast, %tmp_6_299_cast

]]></Node>
<StgValue><ssdm name="tmp_7_299"/></StgValue>
</operation>

<operation id="7333" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5910" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_300_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_299, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_300_cast"/></StgValue>
</operation>

<operation id="7334" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226745">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5911" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7335" st_id="905" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.300:1  store i8 %Input_load_302, i8* %buffer_addr_299, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7336" st_id="905" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5918" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.300:5  %sum_300 = add i17 %phi_mul, 301

]]></Node>
<StgValue><ssdm name="sum_300"/></StgValue>
</operation>

<operation id="7337" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.300:6  %sum_300_cast = zext i17 %sum_300 to i32

]]></Node>
<StgValue><ssdm name="sum_300_cast"/></StgValue>
</operation>

<operation id="7338" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.300:7  %Input_addr_304 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_300_cast

]]></Node>
<StgValue><ssdm name="Input_addr_304"/></StgValue>
</operation>

<operation id="7339" st_id="905" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.300:8  %Input_load_304 = load i8* %Input_addr_304, align 1

]]></Node>
<StgValue><ssdm name="Input_load_304"/></StgValue>
</operation>
</state>

<state id="906" st_id="906">

<operation id="7340" st_id="906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.300:0  %Average_2_299 = phi i8 [ %Average_300_cast, %303 ], [ %Input_load_302, %._crit_edge.299 ]

]]></Node>
<StgValue><ssdm name="Average_2_299"/></StgValue>
</operation>

<operation id="7341" st_id="906" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.300:2  %Diff_299 = sub i8 %Input_load_303, %Average_2_299

]]></Node>
<StgValue><ssdm name="Diff_299"/></StgValue>
</operation>

<operation id="7342" st_id="906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.300:3  %Output_addr_300 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_299_cast

]]></Node>
<StgValue><ssdm name="Output_addr_300"/></StgValue>
</operation>

<operation id="7343" st_id="906" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.300:4  store i8 %Diff_299, i8* %Output_addr_300, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7344" st_id="906" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.300:8  %Input_load_304 = load i8* %Input_addr_304, align 1

]]></Node>
<StgValue><ssdm name="Input_load_304"/></StgValue>
</operation>

<operation id="7345" st_id="906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.300:9  br i1 %tmp, label %304, label %._crit_edge.301

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7346" st_id="906" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226748">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5924" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_300 = load i8* %buffer_addr_301, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_300"/></StgValue>
</operation>
</state>

<state id="907" st_id="907">

<operation id="7347" st_id="907" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5924" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_300 = load i8* %buffer_addr_301, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_300"/></StgValue>
</operation>
</state>

<state id="908" st_id="908">

<operation id="7348" st_id="908" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226750">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5925" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_300_cast = zext i8 %buffer_load_300 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_300_cast"/></StgValue>
</operation>

<operation id="7349" st_id="908" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226750">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5926" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_300_cast = zext i8 %Input_load_303 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_300_cast"/></StgValue>
</operation>

<operation id="7350" st_id="908" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226750">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5927" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_300 = add i9 %tmp_5_300_cast, %tmp_6_300_cast

]]></Node>
<StgValue><ssdm name="tmp_7_300"/></StgValue>
</operation>

<operation id="7351" st_id="908" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226750">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5928" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_301_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_300, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_301_cast"/></StgValue>
</operation>

<operation id="7352" st_id="908" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226750">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5929" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.301

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7353" st_id="908" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5932" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.301:1  store i8 %Input_load_303, i8* %buffer_addr_300, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7354" st_id="908" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5936" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.301:5  %sum_301 = add i17 %phi_mul, 302

]]></Node>
<StgValue><ssdm name="sum_301"/></StgValue>
</operation>

<operation id="7355" st_id="908" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5937" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.301:6  %sum_301_cast = zext i17 %sum_301 to i32

]]></Node>
<StgValue><ssdm name="sum_301_cast"/></StgValue>
</operation>

<operation id="7356" st_id="908" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.301:7  %Input_addr_305 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_301_cast

]]></Node>
<StgValue><ssdm name="Input_addr_305"/></StgValue>
</operation>

<operation id="7357" st_id="908" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.301:8  %Input_load_305 = load i8* %Input_addr_305, align 1

]]></Node>
<StgValue><ssdm name="Input_load_305"/></StgValue>
</operation>
</state>

<state id="909" st_id="909">

<operation id="7358" st_id="909" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5931" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.301:0  %Average_2_300 = phi i8 [ %Average_301_cast, %304 ], [ %Input_load_303, %._crit_edge.300 ]

]]></Node>
<StgValue><ssdm name="Average_2_300"/></StgValue>
</operation>

<operation id="7359" st_id="909" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.301:2  %Diff_300 = sub i8 %Input_load_304, %Average_2_300

]]></Node>
<StgValue><ssdm name="Diff_300"/></StgValue>
</operation>

<operation id="7360" st_id="909" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5934" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.301:3  %Output_addr_301 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_300_cast

]]></Node>
<StgValue><ssdm name="Output_addr_301"/></StgValue>
</operation>

<operation id="7361" st_id="909" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5935" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.301:4  store i8 %Diff_300, i8* %Output_addr_301, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7362" st_id="909" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.301:8  %Input_load_305 = load i8* %Input_addr_305, align 1

]]></Node>
<StgValue><ssdm name="Input_load_305"/></StgValue>
</operation>

<operation id="7363" st_id="909" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.301:9  br i1 %tmp, label %305, label %._crit_edge.302

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7364" st_id="909" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226753">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5942" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_301 = load i8* %buffer_addr_302, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_301"/></StgValue>
</operation>
</state>

<state id="910" st_id="910">

<operation id="7365" st_id="910" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_301 = load i8* %buffer_addr_302, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_301"/></StgValue>
</operation>
</state>

<state id="911" st_id="911">

<operation id="7366" st_id="911" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226755">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5943" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_301_cast = zext i8 %buffer_load_301 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_301_cast"/></StgValue>
</operation>

<operation id="7367" st_id="911" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226755">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5944" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_301_cast = zext i8 %Input_load_304 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_301_cast"/></StgValue>
</operation>

<operation id="7368" st_id="911" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226755">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5945" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_301 = add i9 %tmp_5_301_cast, %tmp_6_301_cast

]]></Node>
<StgValue><ssdm name="tmp_7_301"/></StgValue>
</operation>

<operation id="7369" st_id="911" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226755">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5946" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_302_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_301, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_302_cast"/></StgValue>
</operation>

<operation id="7370" st_id="911" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226755">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5947" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.302

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7371" st_id="911" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.302:1  store i8 %Input_load_304, i8* %buffer_addr_301, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7372" st_id="911" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5954" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.302:5  %sum_302 = add i17 %phi_mul, 303

]]></Node>
<StgValue><ssdm name="sum_302"/></StgValue>
</operation>

<operation id="7373" st_id="911" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5955" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.302:6  %sum_302_cast = zext i17 %sum_302 to i32

]]></Node>
<StgValue><ssdm name="sum_302_cast"/></StgValue>
</operation>

<operation id="7374" st_id="911" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.302:7  %Input_addr_306 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_302_cast

]]></Node>
<StgValue><ssdm name="Input_addr_306"/></StgValue>
</operation>

<operation id="7375" st_id="911" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.302:8  %Input_load_306 = load i8* %Input_addr_306, align 1

]]></Node>
<StgValue><ssdm name="Input_load_306"/></StgValue>
</operation>
</state>

<state id="912" st_id="912">

<operation id="7376" st_id="912" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.302:0  %Average_2_301 = phi i8 [ %Average_302_cast, %305 ], [ %Input_load_304, %._crit_edge.301 ]

]]></Node>
<StgValue><ssdm name="Average_2_301"/></StgValue>
</operation>

<operation id="7377" st_id="912" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5951" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.302:2  %Diff_301 = sub i8 %Input_load_305, %Average_2_301

]]></Node>
<StgValue><ssdm name="Diff_301"/></StgValue>
</operation>

<operation id="7378" st_id="912" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.302:3  %Output_addr_302 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_301_cast

]]></Node>
<StgValue><ssdm name="Output_addr_302"/></StgValue>
</operation>

<operation id="7379" st_id="912" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5953" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.302:4  store i8 %Diff_301, i8* %Output_addr_302, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7380" st_id="912" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.302:8  %Input_load_306 = load i8* %Input_addr_306, align 1

]]></Node>
<StgValue><ssdm name="Input_load_306"/></StgValue>
</operation>

<operation id="7381" st_id="912" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.302:9  br i1 %tmp, label %306, label %._crit_edge.303

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7382" st_id="912" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226758">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5960" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_302 = load i8* %buffer_addr_303, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_302"/></StgValue>
</operation>
</state>

<state id="913" st_id="913">

<operation id="7383" st_id="913" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5960" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_302 = load i8* %buffer_addr_303, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_302"/></StgValue>
</operation>
</state>

<state id="914" st_id="914">

<operation id="7384" st_id="914" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226760">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5961" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_302_cast = zext i8 %buffer_load_302 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_302_cast"/></StgValue>
</operation>

<operation id="7385" st_id="914" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226760">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5962" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_302_cast = zext i8 %Input_load_305 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_302_cast"/></StgValue>
</operation>

<operation id="7386" st_id="914" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226760">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5963" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_302 = add i9 %tmp_5_302_cast, %tmp_6_302_cast

]]></Node>
<StgValue><ssdm name="tmp_7_302"/></StgValue>
</operation>

<operation id="7387" st_id="914" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226760">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5964" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_303_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_302, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_303_cast"/></StgValue>
</operation>

<operation id="7388" st_id="914" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226760">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5965" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.303

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7389" st_id="914" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.303:1  store i8 %Input_load_305, i8* %buffer_addr_302, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7390" st_id="914" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.303:5  %sum_303 = add i17 %phi_mul, 304

]]></Node>
<StgValue><ssdm name="sum_303"/></StgValue>
</operation>

<operation id="7391" st_id="914" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.303:6  %sum_303_cast = zext i17 %sum_303 to i32

]]></Node>
<StgValue><ssdm name="sum_303_cast"/></StgValue>
</operation>

<operation id="7392" st_id="914" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.303:7  %Input_addr_307 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_303_cast

]]></Node>
<StgValue><ssdm name="Input_addr_307"/></StgValue>
</operation>

<operation id="7393" st_id="914" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.303:8  %Input_load_307 = load i8* %Input_addr_307, align 1

]]></Node>
<StgValue><ssdm name="Input_load_307"/></StgValue>
</operation>
</state>

<state id="915" st_id="915">

<operation id="7394" st_id="915" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5967" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.303:0  %Average_2_302 = phi i8 [ %Average_303_cast, %306 ], [ %Input_load_305, %._crit_edge.302 ]

]]></Node>
<StgValue><ssdm name="Average_2_302"/></StgValue>
</operation>

<operation id="7395" st_id="915" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.303:2  %Diff_302 = sub i8 %Input_load_306, %Average_2_302

]]></Node>
<StgValue><ssdm name="Diff_302"/></StgValue>
</operation>

<operation id="7396" st_id="915" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.303:3  %Output_addr_303 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_302_cast

]]></Node>
<StgValue><ssdm name="Output_addr_303"/></StgValue>
</operation>

<operation id="7397" st_id="915" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.303:4  store i8 %Diff_302, i8* %Output_addr_303, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7398" st_id="915" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.303:8  %Input_load_307 = load i8* %Input_addr_307, align 1

]]></Node>
<StgValue><ssdm name="Input_load_307"/></StgValue>
</operation>

<operation id="7399" st_id="915" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.303:9  br i1 %tmp, label %307, label %._crit_edge.304

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7400" st_id="915" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226763">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5978" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_303 = load i8* %buffer_addr_304, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_303"/></StgValue>
</operation>
</state>

<state id="916" st_id="916">

<operation id="7401" st_id="916" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5978" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_303 = load i8* %buffer_addr_304, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_303"/></StgValue>
</operation>
</state>

<state id="917" st_id="917">

<operation id="7402" st_id="917" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5979" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_303_cast = zext i8 %buffer_load_303 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_303_cast"/></StgValue>
</operation>

<operation id="7403" st_id="917" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5980" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_303_cast = zext i8 %Input_load_306 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_303_cast"/></StgValue>
</operation>

<operation id="7404" st_id="917" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5981" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_303 = add i9 %tmp_5_303_cast, %tmp_6_303_cast

]]></Node>
<StgValue><ssdm name="tmp_7_303"/></StgValue>
</operation>

<operation id="7405" st_id="917" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5982" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_304_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_303, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_304_cast"/></StgValue>
</operation>

<operation id="7406" st_id="917" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226765">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5983" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.304

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7407" st_id="917" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.304:1  store i8 %Input_load_306, i8* %buffer_addr_303, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7408" st_id="917" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.304:5  %sum_304 = add i17 %phi_mul, 305

]]></Node>
<StgValue><ssdm name="sum_304"/></StgValue>
</operation>

<operation id="7409" st_id="917" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.304:6  %sum_304_cast = zext i17 %sum_304 to i32

]]></Node>
<StgValue><ssdm name="sum_304_cast"/></StgValue>
</operation>

<operation id="7410" st_id="917" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.304:7  %Input_addr_308 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_304_cast

]]></Node>
<StgValue><ssdm name="Input_addr_308"/></StgValue>
</operation>

<operation id="7411" st_id="917" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.304:8  %Input_load_308 = load i8* %Input_addr_308, align 1

]]></Node>
<StgValue><ssdm name="Input_load_308"/></StgValue>
</operation>
</state>

<state id="918" st_id="918">

<operation id="7412" st_id="918" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.304:0  %Average_2_303 = phi i8 [ %Average_304_cast, %307 ], [ %Input_load_306, %._crit_edge.303 ]

]]></Node>
<StgValue><ssdm name="Average_2_303"/></StgValue>
</operation>

<operation id="7413" st_id="918" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.304:2  %Diff_303 = sub i8 %Input_load_307, %Average_2_303

]]></Node>
<StgValue><ssdm name="Diff_303"/></StgValue>
</operation>

<operation id="7414" st_id="918" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5988" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.304:3  %Output_addr_304 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_303_cast

]]></Node>
<StgValue><ssdm name="Output_addr_304"/></StgValue>
</operation>

<operation id="7415" st_id="918" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.304:4  store i8 %Diff_303, i8* %Output_addr_304, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7416" st_id="918" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.304:8  %Input_load_308 = load i8* %Input_addr_308, align 1

]]></Node>
<StgValue><ssdm name="Input_load_308"/></StgValue>
</operation>

<operation id="7417" st_id="918" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.304:9  br i1 %tmp, label %308, label %._crit_edge.305

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7418" st_id="918" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226768">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5996" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_304 = load i8* %buffer_addr_305, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_304"/></StgValue>
</operation>
</state>

<state id="919" st_id="919">

<operation id="7419" st_id="919" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5996" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_304 = load i8* %buffer_addr_305, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_304"/></StgValue>
</operation>
</state>

<state id="920" st_id="920">

<operation id="7420" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226770">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5997" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_304_cast = zext i8 %buffer_load_304 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_304_cast"/></StgValue>
</operation>

<operation id="7421" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226770">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5998" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_304_cast = zext i8 %Input_load_307 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_304_cast"/></StgValue>
</operation>

<operation id="7422" st_id="920" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226770">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5999" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_304 = add i9 %tmp_5_304_cast, %tmp_6_304_cast

]]></Node>
<StgValue><ssdm name="tmp_7_304"/></StgValue>
</operation>

<operation id="7423" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226770">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6000" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_305_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_304, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_305_cast"/></StgValue>
</operation>

<operation id="7424" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226770">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6001" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.305

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7425" st_id="920" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6004" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.305:1  store i8 %Input_load_307, i8* %buffer_addr_304, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7426" st_id="920" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.305:5  %sum_305 = add i17 %phi_mul, 306

]]></Node>
<StgValue><ssdm name="sum_305"/></StgValue>
</operation>

<operation id="7427" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.305:6  %sum_305_cast = zext i17 %sum_305 to i32

]]></Node>
<StgValue><ssdm name="sum_305_cast"/></StgValue>
</operation>

<operation id="7428" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.305:7  %Input_addr_309 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_305_cast

]]></Node>
<StgValue><ssdm name="Input_addr_309"/></StgValue>
</operation>

<operation id="7429" st_id="920" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.305:8  %Input_load_309 = load i8* %Input_addr_309, align 1

]]></Node>
<StgValue><ssdm name="Input_load_309"/></StgValue>
</operation>
</state>

<state id="921" st_id="921">

<operation id="7430" st_id="921" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.305:0  %Average_2_304 = phi i8 [ %Average_305_cast, %308 ], [ %Input_load_307, %._crit_edge.304 ]

]]></Node>
<StgValue><ssdm name="Average_2_304"/></StgValue>
</operation>

<operation id="7431" st_id="921" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6005" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.305:2  %Diff_304 = sub i8 %Input_load_308, %Average_2_304

]]></Node>
<StgValue><ssdm name="Diff_304"/></StgValue>
</operation>

<operation id="7432" st_id="921" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6006" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.305:3  %Output_addr_305 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_304_cast

]]></Node>
<StgValue><ssdm name="Output_addr_305"/></StgValue>
</operation>

<operation id="7433" st_id="921" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.305:4  store i8 %Diff_304, i8* %Output_addr_305, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7434" st_id="921" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.305:8  %Input_load_309 = load i8* %Input_addr_309, align 1

]]></Node>
<StgValue><ssdm name="Input_load_309"/></StgValue>
</operation>

<operation id="7435" st_id="921" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.305:9  br i1 %tmp, label %309, label %._crit_edge.306

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7436" st_id="921" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226773">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6014" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_305 = load i8* %buffer_addr_306, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_305"/></StgValue>
</operation>
</state>

<state id="922" st_id="922">

<operation id="7437" st_id="922" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_305 = load i8* %buffer_addr_306, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_305"/></StgValue>
</operation>

<operation id="7438" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_305_cast = zext i8 %buffer_load_305 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_305_cast"/></StgValue>
</operation>

<operation id="7439" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_305_cast = zext i8 %Input_load_308 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_305_cast"/></StgValue>
</operation>

<operation id="7440" st_id="922" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_305 = add i9 %tmp_5_305_cast, %tmp_6_305_cast

]]></Node>
<StgValue><ssdm name="tmp_7_305"/></StgValue>
</operation>

<operation id="7441" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_306_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_305, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_306_cast"/></StgValue>
</operation>
</state>

<state id="923" st_id="923">

<operation id="7442" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226775">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6019" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.306

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7443" st_id="923" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.306:1  store i8 %Input_load_308, i8* %buffer_addr_305, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7444" st_id="923" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.306:5  %sum_306 = add i17 %phi_mul, 307

]]></Node>
<StgValue><ssdm name="sum_306"/></StgValue>
</operation>

<operation id="7445" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6027" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.306:6  %sum_306_cast = zext i17 %sum_306 to i32

]]></Node>
<StgValue><ssdm name="sum_306_cast"/></StgValue>
</operation>

<operation id="7446" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6028" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.306:7  %Input_addr_310 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_306_cast

]]></Node>
<StgValue><ssdm name="Input_addr_310"/></StgValue>
</operation>

<operation id="7447" st_id="923" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.306:8  %Input_load_310 = load i8* %Input_addr_310, align 1

]]></Node>
<StgValue><ssdm name="Input_load_310"/></StgValue>
</operation>
</state>

<state id="924" st_id="924">

<operation id="7448" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6021" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.306:0  %Average_2_305 = phi i8 [ %Average_306_cast, %309 ], [ %Input_load_308, %._crit_edge.305 ]

]]></Node>
<StgValue><ssdm name="Average_2_305"/></StgValue>
</operation>

<operation id="7449" st_id="924" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.306:2  %Diff_305 = sub i8 %Input_load_309, %Average_2_305

]]></Node>
<StgValue><ssdm name="Diff_305"/></StgValue>
</operation>

<operation id="7450" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.306:3  %Output_addr_306 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_305_cast

]]></Node>
<StgValue><ssdm name="Output_addr_306"/></StgValue>
</operation>

<operation id="7451" st_id="924" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.306:4  store i8 %Diff_305, i8* %Output_addr_306, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7452" st_id="924" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.306:8  %Input_load_310 = load i8* %Input_addr_310, align 1

]]></Node>
<StgValue><ssdm name="Input_load_310"/></StgValue>
</operation>

<operation id="7453" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6030" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.306:9  br i1 %tmp, label %310, label %._crit_edge.307

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7454" st_id="924" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226778">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6032" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_306 = load i8* %buffer_addr_307, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_306"/></StgValue>
</operation>
</state>

<state id="925" st_id="925">

<operation id="7455" st_id="925" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_306 = load i8* %buffer_addr_307, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_306"/></StgValue>
</operation>
</state>

<state id="926" st_id="926">

<operation id="7456" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226780">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6033" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_306_cast = zext i8 %buffer_load_306 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_306_cast"/></StgValue>
</operation>

<operation id="7457" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226780">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6034" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_306_cast = zext i8 %Input_load_309 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_306_cast"/></StgValue>
</operation>

<operation id="7458" st_id="926" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226780">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6035" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_306 = add i9 %tmp_5_306_cast, %tmp_6_306_cast

]]></Node>
<StgValue><ssdm name="tmp_7_306"/></StgValue>
</operation>

<operation id="7459" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226780">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6036" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_307_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_306, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_307_cast"/></StgValue>
</operation>

<operation id="7460" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226780">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6037" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.307

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7461" st_id="926" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.307:1  store i8 %Input_load_309, i8* %buffer_addr_306, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7462" st_id="926" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.307:5  %sum_307 = add i17 %phi_mul, 308

]]></Node>
<StgValue><ssdm name="sum_307"/></StgValue>
</operation>

<operation id="7463" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.307:6  %sum_307_cast = zext i17 %sum_307 to i32

]]></Node>
<StgValue><ssdm name="sum_307_cast"/></StgValue>
</operation>

<operation id="7464" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.307:7  %Input_addr_311 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_307_cast

]]></Node>
<StgValue><ssdm name="Input_addr_311"/></StgValue>
</operation>

<operation id="7465" st_id="926" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.307:8  %Input_load_311 = load i8* %Input_addr_311, align 1

]]></Node>
<StgValue><ssdm name="Input_load_311"/></StgValue>
</operation>
</state>

<state id="927" st_id="927">

<operation id="7466" st_id="927" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.307:0  %Average_2_306 = phi i8 [ %Average_307_cast, %310 ], [ %Input_load_309, %._crit_edge.306 ]

]]></Node>
<StgValue><ssdm name="Average_2_306"/></StgValue>
</operation>

<operation id="7467" st_id="927" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.307:2  %Diff_306 = sub i8 %Input_load_310, %Average_2_306

]]></Node>
<StgValue><ssdm name="Diff_306"/></StgValue>
</operation>

<operation id="7468" st_id="927" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.307:3  %Output_addr_307 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_306_cast

]]></Node>
<StgValue><ssdm name="Output_addr_307"/></StgValue>
</operation>

<operation id="7469" st_id="927" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.307:4  store i8 %Diff_306, i8* %Output_addr_307, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7470" st_id="927" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.307:8  %Input_load_311 = load i8* %Input_addr_311, align 1

]]></Node>
<StgValue><ssdm name="Input_load_311"/></StgValue>
</operation>

<operation id="7471" st_id="927" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.307:9  br i1 %tmp, label %311, label %._crit_edge.308

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7472" st_id="927" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226783">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6050" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_307 = load i8* %buffer_addr_308, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_307"/></StgValue>
</operation>
</state>

<state id="928" st_id="928">

<operation id="7473" st_id="928" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_307 = load i8* %buffer_addr_308, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_307"/></StgValue>
</operation>
</state>

<state id="929" st_id="929">

<operation id="7474" st_id="929" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6051" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_307_cast = zext i8 %buffer_load_307 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_307_cast"/></StgValue>
</operation>

<operation id="7475" st_id="929" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6052" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_307_cast = zext i8 %Input_load_310 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_307_cast"/></StgValue>
</operation>

<operation id="7476" st_id="929" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6053" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_307 = add i9 %tmp_5_307_cast, %tmp_6_307_cast

]]></Node>
<StgValue><ssdm name="tmp_7_307"/></StgValue>
</operation>

<operation id="7477" st_id="929" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6054" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_308_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_307, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_308_cast"/></StgValue>
</operation>

<operation id="7478" st_id="929" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226785">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6055" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.308

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7479" st_id="929" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6058" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.308:1  store i8 %Input_load_310, i8* %buffer_addr_307, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7480" st_id="929" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6062" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.308:5  %sum_308 = add i17 %phi_mul, 309

]]></Node>
<StgValue><ssdm name="sum_308"/></StgValue>
</operation>

<operation id="7481" st_id="929" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.308:6  %sum_308_cast = zext i17 %sum_308 to i32

]]></Node>
<StgValue><ssdm name="sum_308_cast"/></StgValue>
</operation>

<operation id="7482" st_id="929" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6064" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.308:7  %Input_addr_312 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_308_cast

]]></Node>
<StgValue><ssdm name="Input_addr_312"/></StgValue>
</operation>

<operation id="7483" st_id="929" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.308:8  %Input_load_312 = load i8* %Input_addr_312, align 1

]]></Node>
<StgValue><ssdm name="Input_load_312"/></StgValue>
</operation>
</state>

<state id="930" st_id="930">

<operation id="7484" st_id="930" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6057" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.308:0  %Average_2_307 = phi i8 [ %Average_308_cast, %311 ], [ %Input_load_310, %._crit_edge.307 ]

]]></Node>
<StgValue><ssdm name="Average_2_307"/></StgValue>
</operation>

<operation id="7485" st_id="930" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6059" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.308:2  %Diff_307 = sub i8 %Input_load_311, %Average_2_307

]]></Node>
<StgValue><ssdm name="Diff_307"/></StgValue>
</operation>

<operation id="7486" st_id="930" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6060" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.308:3  %Output_addr_308 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_307_cast

]]></Node>
<StgValue><ssdm name="Output_addr_308"/></StgValue>
</operation>

<operation id="7487" st_id="930" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6061" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.308:4  store i8 %Diff_307, i8* %Output_addr_308, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7488" st_id="930" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.308:8  %Input_load_312 = load i8* %Input_addr_312, align 1

]]></Node>
<StgValue><ssdm name="Input_load_312"/></StgValue>
</operation>

<operation id="7489" st_id="930" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.308:9  br i1 %tmp, label %312, label %._crit_edge.309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7490" st_id="930" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226788">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6068" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_308 = load i8* %buffer_addr_309, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_308"/></StgValue>
</operation>
</state>

<state id="931" st_id="931">

<operation id="7491" st_id="931" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_308 = load i8* %buffer_addr_309, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_308"/></StgValue>
</operation>
</state>

<state id="932" st_id="932">

<operation id="7492" st_id="932" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6069" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_308_cast = zext i8 %buffer_load_308 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_308_cast"/></StgValue>
</operation>

<operation id="7493" st_id="932" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6070" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_308_cast = zext i8 %Input_load_311 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_308_cast"/></StgValue>
</operation>

<operation id="7494" st_id="932" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6071" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_308 = add i9 %tmp_5_308_cast, %tmp_6_308_cast

]]></Node>
<StgValue><ssdm name="tmp_7_308"/></StgValue>
</operation>

<operation id="7495" st_id="932" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6072" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_309_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_308, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_309_cast"/></StgValue>
</operation>

<operation id="7496" st_id="932" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226790">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6073" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7497" st_id="932" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.309:1  store i8 %Input_load_311, i8* %buffer_addr_308, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7498" st_id="932" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6080" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.309:5  %sum_309 = add i17 %phi_mul, 310

]]></Node>
<StgValue><ssdm name="sum_309"/></StgValue>
</operation>

<operation id="7499" st_id="932" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6081" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.309:6  %sum_309_cast = zext i17 %sum_309 to i32

]]></Node>
<StgValue><ssdm name="sum_309_cast"/></StgValue>
</operation>

<operation id="7500" st_id="932" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6082" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.309:7  %Input_addr_313 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_309_cast

]]></Node>
<StgValue><ssdm name="Input_addr_313"/></StgValue>
</operation>

<operation id="7501" st_id="932" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6083" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.309:8  %Input_load_313 = load i8* %Input_addr_313, align 1

]]></Node>
<StgValue><ssdm name="Input_load_313"/></StgValue>
</operation>
</state>

<state id="933" st_id="933">

<operation id="7502" st_id="933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6075" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.309:0  %Average_2_308 = phi i8 [ %Average_309_cast, %312 ], [ %Input_load_311, %._crit_edge.308 ]

]]></Node>
<StgValue><ssdm name="Average_2_308"/></StgValue>
</operation>

<operation id="7503" st_id="933" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.309:2  %Diff_308 = sub i8 %Input_load_312, %Average_2_308

]]></Node>
<StgValue><ssdm name="Diff_308"/></StgValue>
</operation>

<operation id="7504" st_id="933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6078" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.309:3  %Output_addr_309 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_308_cast

]]></Node>
<StgValue><ssdm name="Output_addr_309"/></StgValue>
</operation>

<operation id="7505" st_id="933" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6079" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.309:4  store i8 %Diff_308, i8* %Output_addr_309, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7506" st_id="933" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6083" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.309:8  %Input_load_313 = load i8* %Input_addr_313, align 1

]]></Node>
<StgValue><ssdm name="Input_load_313"/></StgValue>
</operation>

<operation id="7507" st_id="933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6084" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.309:9  br i1 %tmp, label %313, label %._crit_edge.310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7508" st_id="933" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226793">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6086" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_309 = load i8* %buffer_addr_310, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_309"/></StgValue>
</operation>
</state>

<state id="934" st_id="934">

<operation id="7509" st_id="934" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6086" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_309 = load i8* %buffer_addr_310, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_309"/></StgValue>
</operation>
</state>

<state id="935" st_id="935">

<operation id="7510" st_id="935" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226795">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6087" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_309_cast = zext i8 %buffer_load_309 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_309_cast"/></StgValue>
</operation>

<operation id="7511" st_id="935" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226795">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6088" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_309_cast = zext i8 %Input_load_312 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_309_cast"/></StgValue>
</operation>

<operation id="7512" st_id="935" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226795">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6089" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_309 = add i9 %tmp_5_309_cast, %tmp_6_309_cast

]]></Node>
<StgValue><ssdm name="tmp_7_309"/></StgValue>
</operation>

<operation id="7513" st_id="935" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226795">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6090" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_310_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_309, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_310_cast"/></StgValue>
</operation>

<operation id="7514" st_id="935" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226795">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6091" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7515" st_id="935" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.310:1  store i8 %Input_load_312, i8* %buffer_addr_309, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7516" st_id="935" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6098" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.310:5  %sum_310 = add i17 %phi_mul, 311

]]></Node>
<StgValue><ssdm name="sum_310"/></StgValue>
</operation>

<operation id="7517" st_id="935" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6099" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.310:6  %sum_310_cast = zext i17 %sum_310 to i32

]]></Node>
<StgValue><ssdm name="sum_310_cast"/></StgValue>
</operation>

<operation id="7518" st_id="935" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6100" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.310:7  %Input_addr_314 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_310_cast

]]></Node>
<StgValue><ssdm name="Input_addr_314"/></StgValue>
</operation>

<operation id="7519" st_id="935" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.310:8  %Input_load_314 = load i8* %Input_addr_314, align 1

]]></Node>
<StgValue><ssdm name="Input_load_314"/></StgValue>
</operation>
</state>

<state id="936" st_id="936">

<operation id="7520" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.310:0  %Average_2_309 = phi i8 [ %Average_310_cast, %313 ], [ %Input_load_312, %._crit_edge.309 ]

]]></Node>
<StgValue><ssdm name="Average_2_309"/></StgValue>
</operation>

<operation id="7521" st_id="936" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.310:2  %Diff_309 = sub i8 %Input_load_313, %Average_2_309

]]></Node>
<StgValue><ssdm name="Diff_309"/></StgValue>
</operation>

<operation id="7522" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.310:3  %Output_addr_310 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_309_cast

]]></Node>
<StgValue><ssdm name="Output_addr_310"/></StgValue>
</operation>

<operation id="7523" st_id="936" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.310:4  store i8 %Diff_309, i8* %Output_addr_310, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7524" st_id="936" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.310:8  %Input_load_314 = load i8* %Input_addr_314, align 1

]]></Node>
<StgValue><ssdm name="Input_load_314"/></StgValue>
</operation>

<operation id="7525" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.310:9  br i1 %tmp, label %314, label %._crit_edge.311

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7526" st_id="936" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226798">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6104" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_310 = load i8* %buffer_addr_311, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_310"/></StgValue>
</operation>
</state>

<state id="937" st_id="937">

<operation id="7527" st_id="937" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6104" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_310 = load i8* %buffer_addr_311, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_310"/></StgValue>
</operation>
</state>

<state id="938" st_id="938">

<operation id="7528" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6105" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_310_cast = zext i8 %buffer_load_310 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_310_cast"/></StgValue>
</operation>

<operation id="7529" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6106" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_310_cast = zext i8 %Input_load_313 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_310_cast"/></StgValue>
</operation>

<operation id="7530" st_id="938" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_310 = add i9 %tmp_5_310_cast, %tmp_6_310_cast

]]></Node>
<StgValue><ssdm name="tmp_7_310"/></StgValue>
</operation>

<operation id="7531" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6108" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_311_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_310, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_311_cast"/></StgValue>
</operation>

<operation id="7532" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226800">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6109" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.311

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7533" st_id="938" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6112" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.311:1  store i8 %Input_load_313, i8* %buffer_addr_310, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7534" st_id="938" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.311:5  %sum_311 = add i17 %phi_mul, 312

]]></Node>
<StgValue><ssdm name="sum_311"/></StgValue>
</operation>

<operation id="7535" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6117" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.311:6  %sum_311_cast = zext i17 %sum_311 to i32

]]></Node>
<StgValue><ssdm name="sum_311_cast"/></StgValue>
</operation>

<operation id="7536" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6118" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.311:7  %Input_addr_315 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_311_cast

]]></Node>
<StgValue><ssdm name="Input_addr_315"/></StgValue>
</operation>

<operation id="7537" st_id="938" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6119" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.311:8  %Input_load_315 = load i8* %Input_addr_315, align 1

]]></Node>
<StgValue><ssdm name="Input_load_315"/></StgValue>
</operation>
</state>

<state id="939" st_id="939">

<operation id="7538" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6111" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.311:0  %Average_2_310 = phi i8 [ %Average_311_cast, %314 ], [ %Input_load_313, %._crit_edge.310 ]

]]></Node>
<StgValue><ssdm name="Average_2_310"/></StgValue>
</operation>

<operation id="7539" st_id="939" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.311:2  %Diff_310 = sub i8 %Input_load_314, %Average_2_310

]]></Node>
<StgValue><ssdm name="Diff_310"/></StgValue>
</operation>

<operation id="7540" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6114" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.311:3  %Output_addr_311 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_310_cast

]]></Node>
<StgValue><ssdm name="Output_addr_311"/></StgValue>
</operation>

<operation id="7541" st_id="939" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6115" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.311:4  store i8 %Diff_310, i8* %Output_addr_311, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7542" st_id="939" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6119" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.311:8  %Input_load_315 = load i8* %Input_addr_315, align 1

]]></Node>
<StgValue><ssdm name="Input_load_315"/></StgValue>
</operation>

<operation id="7543" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.311:9  br i1 %tmp, label %315, label %._crit_edge.312

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7544" st_id="939" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226803">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6122" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_311 = load i8* %buffer_addr_312, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_311"/></StgValue>
</operation>
</state>

<state id="940" st_id="940">

<operation id="7545" st_id="940" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_311 = load i8* %buffer_addr_312, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_311"/></StgValue>
</operation>
</state>

<state id="941" st_id="941">

<operation id="7546" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6123" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_311_cast = zext i8 %buffer_load_311 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_311_cast"/></StgValue>
</operation>

<operation id="7547" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6124" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_311_cast = zext i8 %Input_load_314 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_311_cast"/></StgValue>
</operation>

<operation id="7548" st_id="941" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_311 = add i9 %tmp_5_311_cast, %tmp_6_311_cast

]]></Node>
<StgValue><ssdm name="tmp_7_311"/></StgValue>
</operation>

<operation id="7549" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6126" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_312_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_311, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_312_cast"/></StgValue>
</operation>

<operation id="7550" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226805">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6127" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.312

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7551" st_id="941" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.312:1  store i8 %Input_load_314, i8* %buffer_addr_311, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7552" st_id="941" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6134" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.312:5  %sum_312 = add i17 %phi_mul, 313

]]></Node>
<StgValue><ssdm name="sum_312"/></StgValue>
</operation>

<operation id="7553" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6135" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.312:6  %sum_312_cast = zext i17 %sum_312 to i32

]]></Node>
<StgValue><ssdm name="sum_312_cast"/></StgValue>
</operation>

<operation id="7554" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6136" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.312:7  %Input_addr_316 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_312_cast

]]></Node>
<StgValue><ssdm name="Input_addr_316"/></StgValue>
</operation>

<operation id="7555" st_id="941" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.312:8  %Input_load_316 = load i8* %Input_addr_316, align 1

]]></Node>
<StgValue><ssdm name="Input_load_316"/></StgValue>
</operation>
</state>

<state id="942" st_id="942">

<operation id="7556" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6129" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.312:0  %Average_2_311 = phi i8 [ %Average_312_cast, %315 ], [ %Input_load_314, %._crit_edge.311 ]

]]></Node>
<StgValue><ssdm name="Average_2_311"/></StgValue>
</operation>

<operation id="7557" st_id="942" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.312:2  %Diff_311 = sub i8 %Input_load_315, %Average_2_311

]]></Node>
<StgValue><ssdm name="Diff_311"/></StgValue>
</operation>

<operation id="7558" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6132" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.312:3  %Output_addr_312 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_311_cast

]]></Node>
<StgValue><ssdm name="Output_addr_312"/></StgValue>
</operation>

<operation id="7559" st_id="942" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6133" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.312:4  store i8 %Diff_311, i8* %Output_addr_312, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7560" st_id="942" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.312:8  %Input_load_316 = load i8* %Input_addr_316, align 1

]]></Node>
<StgValue><ssdm name="Input_load_316"/></StgValue>
</operation>

<operation id="7561" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.312:9  br i1 %tmp, label %316, label %._crit_edge.313

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7562" st_id="942" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226808">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6140" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_312 = load i8* %buffer_addr_313, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_312"/></StgValue>
</operation>
</state>

<state id="943" st_id="943">

<operation id="7563" st_id="943" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6140" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_312 = load i8* %buffer_addr_313, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_312"/></StgValue>
</operation>
</state>

<state id="944" st_id="944">

<operation id="7564" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6141" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_312_cast = zext i8 %buffer_load_312 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_312_cast"/></StgValue>
</operation>

<operation id="7565" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6142" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_312_cast = zext i8 %Input_load_315 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_312_cast"/></StgValue>
</operation>

<operation id="7566" st_id="944" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_312 = add i9 %tmp_5_312_cast, %tmp_6_312_cast

]]></Node>
<StgValue><ssdm name="tmp_7_312"/></StgValue>
</operation>

<operation id="7567" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6144" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_313_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_312, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_313_cast"/></StgValue>
</operation>

<operation id="7568" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226810">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6145" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.313

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7569" st_id="944" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6148" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.313:1  store i8 %Input_load_315, i8* %buffer_addr_312, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7570" st_id="944" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.313:5  %sum_313 = add i17 %phi_mul, 314

]]></Node>
<StgValue><ssdm name="sum_313"/></StgValue>
</operation>

<operation id="7571" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6153" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.313:6  %sum_313_cast = zext i17 %sum_313 to i32

]]></Node>
<StgValue><ssdm name="sum_313_cast"/></StgValue>
</operation>

<operation id="7572" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6154" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.313:7  %Input_addr_317 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_313_cast

]]></Node>
<StgValue><ssdm name="Input_addr_317"/></StgValue>
</operation>

<operation id="7573" st_id="944" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.313:8  %Input_load_317 = load i8* %Input_addr_317, align 1

]]></Node>
<StgValue><ssdm name="Input_load_317"/></StgValue>
</operation>
</state>

<state id="945" st_id="945">

<operation id="7574" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6147" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.313:0  %Average_2_312 = phi i8 [ %Average_313_cast, %316 ], [ %Input_load_315, %._crit_edge.312 ]

]]></Node>
<StgValue><ssdm name="Average_2_312"/></StgValue>
</operation>

<operation id="7575" st_id="945" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.313:2  %Diff_312 = sub i8 %Input_load_316, %Average_2_312

]]></Node>
<StgValue><ssdm name="Diff_312"/></StgValue>
</operation>

<operation id="7576" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6150" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.313:3  %Output_addr_313 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_312_cast

]]></Node>
<StgValue><ssdm name="Output_addr_313"/></StgValue>
</operation>

<operation id="7577" st_id="945" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6151" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.313:4  store i8 %Diff_312, i8* %Output_addr_313, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7578" st_id="945" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.313:8  %Input_load_317 = load i8* %Input_addr_317, align 1

]]></Node>
<StgValue><ssdm name="Input_load_317"/></StgValue>
</operation>

<operation id="7579" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.313:9  br i1 %tmp, label %317, label %._crit_edge.314

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7580" st_id="945" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226813">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6158" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_313 = load i8* %buffer_addr_314, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_313"/></StgValue>
</operation>
</state>

<state id="946" st_id="946">

<operation id="7581" st_id="946" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6158" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_313 = load i8* %buffer_addr_314, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_313"/></StgValue>
</operation>
</state>

<state id="947" st_id="947">

<operation id="7582" st_id="947" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6159" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_313_cast = zext i8 %buffer_load_313 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_313_cast"/></StgValue>
</operation>

<operation id="7583" st_id="947" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6160" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_313_cast = zext i8 %Input_load_316 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_313_cast"/></StgValue>
</operation>

<operation id="7584" st_id="947" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_313 = add i9 %tmp_5_313_cast, %tmp_6_313_cast

]]></Node>
<StgValue><ssdm name="tmp_7_313"/></StgValue>
</operation>

<operation id="7585" st_id="947" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6162" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_314_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_313, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_314_cast"/></StgValue>
</operation>

<operation id="7586" st_id="947" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226815">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6163" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.314

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7587" st_id="947" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6166" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.314:1  store i8 %Input_load_316, i8* %buffer_addr_313, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7588" st_id="947" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6170" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.314:5  %sum_314 = add i17 %phi_mul, 315

]]></Node>
<StgValue><ssdm name="sum_314"/></StgValue>
</operation>

<operation id="7589" st_id="947" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6171" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.314:6  %sum_314_cast = zext i17 %sum_314 to i32

]]></Node>
<StgValue><ssdm name="sum_314_cast"/></StgValue>
</operation>

<operation id="7590" st_id="947" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6172" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.314:7  %Input_addr_318 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_314_cast

]]></Node>
<StgValue><ssdm name="Input_addr_318"/></StgValue>
</operation>

<operation id="7591" st_id="947" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6173" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.314:8  %Input_load_318 = load i8* %Input_addr_318, align 1

]]></Node>
<StgValue><ssdm name="Input_load_318"/></StgValue>
</operation>
</state>

<state id="948" st_id="948">

<operation id="7592" st_id="948" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6165" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.314:0  %Average_2_313 = phi i8 [ %Average_314_cast, %317 ], [ %Input_load_316, %._crit_edge.313 ]

]]></Node>
<StgValue><ssdm name="Average_2_313"/></StgValue>
</operation>

<operation id="7593" st_id="948" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.314:2  %Diff_313 = sub i8 %Input_load_317, %Average_2_313

]]></Node>
<StgValue><ssdm name="Diff_313"/></StgValue>
</operation>

<operation id="7594" st_id="948" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6168" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.314:3  %Output_addr_314 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_313_cast

]]></Node>
<StgValue><ssdm name="Output_addr_314"/></StgValue>
</operation>

<operation id="7595" st_id="948" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6169" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.314:4  store i8 %Diff_313, i8* %Output_addr_314, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7596" st_id="948" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6173" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.314:8  %Input_load_318 = load i8* %Input_addr_318, align 1

]]></Node>
<StgValue><ssdm name="Input_load_318"/></StgValue>
</operation>

<operation id="7597" st_id="948" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.314:9  br i1 %tmp, label %318, label %._crit_edge.315

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7598" st_id="948" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226818">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6176" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_314 = load i8* %buffer_addr_315, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_314"/></StgValue>
</operation>
</state>

<state id="949" st_id="949">

<operation id="7599" st_id="949" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6176" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_314 = load i8* %buffer_addr_315, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_314"/></StgValue>
</operation>

<operation id="7600" st_id="949" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6177" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_314_cast = zext i8 %buffer_load_314 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_314_cast"/></StgValue>
</operation>

<operation id="7601" st_id="949" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6178" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_314_cast = zext i8 %Input_load_317 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_314_cast"/></StgValue>
</operation>

<operation id="7602" st_id="949" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_314 = add i9 %tmp_5_314_cast, %tmp_6_314_cast

]]></Node>
<StgValue><ssdm name="tmp_7_314"/></StgValue>
</operation>

<operation id="7603" st_id="949" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6180" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_315_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_314, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_315_cast"/></StgValue>
</operation>
</state>

<state id="950" st_id="950">

<operation id="7604" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226820">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6181" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.315

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7605" st_id="950" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6184" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.315:1  store i8 %Input_load_317, i8* %buffer_addr_314, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7606" st_id="950" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.315:5  %sum_315 = add i17 %phi_mul, 316

]]></Node>
<StgValue><ssdm name="sum_315"/></StgValue>
</operation>

<operation id="7607" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.315:6  %sum_315_cast = zext i17 %sum_315 to i32

]]></Node>
<StgValue><ssdm name="sum_315_cast"/></StgValue>
</operation>

<operation id="7608" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6190" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.315:7  %Input_addr_319 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_315_cast

]]></Node>
<StgValue><ssdm name="Input_addr_319"/></StgValue>
</operation>

<operation id="7609" st_id="950" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6191" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.315:8  %Input_load_319 = load i8* %Input_addr_319, align 1

]]></Node>
<StgValue><ssdm name="Input_load_319"/></StgValue>
</operation>
</state>

<state id="951" st_id="951">

<operation id="7610" st_id="951" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6183" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.315:0  %Average_2_314 = phi i8 [ %Average_315_cast, %318 ], [ %Input_load_317, %._crit_edge.314 ]

]]></Node>
<StgValue><ssdm name="Average_2_314"/></StgValue>
</operation>

<operation id="7611" st_id="951" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.315:2  %Diff_314 = sub i8 %Input_load_318, %Average_2_314

]]></Node>
<StgValue><ssdm name="Diff_314"/></StgValue>
</operation>

<operation id="7612" st_id="951" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6186" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.315:3  %Output_addr_315 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_314_cast

]]></Node>
<StgValue><ssdm name="Output_addr_315"/></StgValue>
</operation>

<operation id="7613" st_id="951" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6187" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.315:4  store i8 %Diff_314, i8* %Output_addr_315, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7614" st_id="951" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6191" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.315:8  %Input_load_319 = load i8* %Input_addr_319, align 1

]]></Node>
<StgValue><ssdm name="Input_load_319"/></StgValue>
</operation>

<operation id="7615" st_id="951" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.315:9  br i1 %tmp, label %319, label %._crit_edge.316

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7616" st_id="951" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226823">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6194" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_315 = load i8* %buffer_addr_316, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_315"/></StgValue>
</operation>
</state>

<state id="952" st_id="952">

<operation id="7617" st_id="952" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6194" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_315 = load i8* %buffer_addr_316, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_315"/></StgValue>
</operation>
</state>

<state id="953" st_id="953">

<operation id="7618" st_id="953" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6195" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_315_cast = zext i8 %buffer_load_315 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_315_cast"/></StgValue>
</operation>

<operation id="7619" st_id="953" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6196" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_315_cast = zext i8 %Input_load_318 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_315_cast"/></StgValue>
</operation>

<operation id="7620" st_id="953" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6197" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_315 = add i9 %tmp_5_315_cast, %tmp_6_315_cast

]]></Node>
<StgValue><ssdm name="tmp_7_315"/></StgValue>
</operation>

<operation id="7621" st_id="953" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6198" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_316_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_315, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_316_cast"/></StgValue>
</operation>

<operation id="7622" st_id="953" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226825">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6199" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.316

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7623" st_id="953" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6202" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.316:1  store i8 %Input_load_318, i8* %buffer_addr_315, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7624" st_id="953" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6206" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.316:5  %sum_316 = add i17 %phi_mul, 317

]]></Node>
<StgValue><ssdm name="sum_316"/></StgValue>
</operation>

<operation id="7625" st_id="953" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6207" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.316:6  %sum_316_cast = zext i17 %sum_316 to i32

]]></Node>
<StgValue><ssdm name="sum_316_cast"/></StgValue>
</operation>

<operation id="7626" st_id="953" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6208" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.316:7  %Input_addr_320 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_316_cast

]]></Node>
<StgValue><ssdm name="Input_addr_320"/></StgValue>
</operation>

<operation id="7627" st_id="953" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6209" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.316:8  %Input_load_320 = load i8* %Input_addr_320, align 1

]]></Node>
<StgValue><ssdm name="Input_load_320"/></StgValue>
</operation>
</state>

<state id="954" st_id="954">

<operation id="7628" st_id="954" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6201" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.316:0  %Average_2_315 = phi i8 [ %Average_316_cast, %319 ], [ %Input_load_318, %._crit_edge.315 ]

]]></Node>
<StgValue><ssdm name="Average_2_315"/></StgValue>
</operation>

<operation id="7629" st_id="954" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.316:2  %Diff_315 = sub i8 %Input_load_319, %Average_2_315

]]></Node>
<StgValue><ssdm name="Diff_315"/></StgValue>
</operation>

<operation id="7630" st_id="954" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6204" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.316:3  %Output_addr_316 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_315_cast

]]></Node>
<StgValue><ssdm name="Output_addr_316"/></StgValue>
</operation>

<operation id="7631" st_id="954" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6205" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.316:4  store i8 %Diff_315, i8* %Output_addr_316, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7632" st_id="954" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6209" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.316:8  %Input_load_320 = load i8* %Input_addr_320, align 1

]]></Node>
<StgValue><ssdm name="Input_load_320"/></StgValue>
</operation>

<operation id="7633" st_id="954" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.316:9  br i1 %tmp, label %320, label %._crit_edge.317

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7634" st_id="954" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226828">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6212" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_316 = load i8* %buffer_addr_317, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_316"/></StgValue>
</operation>
</state>

<state id="955" st_id="955">

<operation id="7635" st_id="955" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6212" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_316 = load i8* %buffer_addr_317, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_316"/></StgValue>
</operation>
</state>

<state id="956" st_id="956">

<operation id="7636" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6213" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_316_cast = zext i8 %buffer_load_316 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_316_cast"/></StgValue>
</operation>

<operation id="7637" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6214" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_316_cast = zext i8 %Input_load_319 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_316_cast"/></StgValue>
</operation>

<operation id="7638" st_id="956" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_316 = add i9 %tmp_5_316_cast, %tmp_6_316_cast

]]></Node>
<StgValue><ssdm name="tmp_7_316"/></StgValue>
</operation>

<operation id="7639" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6216" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_317_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_316, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_317_cast"/></StgValue>
</operation>

<operation id="7640" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226830">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6217" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.317

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7641" st_id="956" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6220" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.317:1  store i8 %Input_load_319, i8* %buffer_addr_316, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7642" st_id="956" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.317:5  %sum_317 = add i17 %phi_mul, 318

]]></Node>
<StgValue><ssdm name="sum_317"/></StgValue>
</operation>

<operation id="7643" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6225" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.317:6  %sum_317_cast = zext i17 %sum_317 to i32

]]></Node>
<StgValue><ssdm name="sum_317_cast"/></StgValue>
</operation>

<operation id="7644" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6226" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.317:7  %Input_addr_321 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_317_cast

]]></Node>
<StgValue><ssdm name="Input_addr_321"/></StgValue>
</operation>

<operation id="7645" st_id="956" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6227" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.317:8  %Input_load_321 = load i8* %Input_addr_321, align 1

]]></Node>
<StgValue><ssdm name="Input_load_321"/></StgValue>
</operation>
</state>

<state id="957" st_id="957">

<operation id="7646" st_id="957" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6219" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.317:0  %Average_2_316 = phi i8 [ %Average_317_cast, %320 ], [ %Input_load_319, %._crit_edge.316 ]

]]></Node>
<StgValue><ssdm name="Average_2_316"/></StgValue>
</operation>

<operation id="7647" st_id="957" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.317:2  %Diff_316 = sub i8 %Input_load_320, %Average_2_316

]]></Node>
<StgValue><ssdm name="Diff_316"/></StgValue>
</operation>

<operation id="7648" st_id="957" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6222" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.317:3  %Output_addr_317 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_316_cast

]]></Node>
<StgValue><ssdm name="Output_addr_317"/></StgValue>
</operation>

<operation id="7649" st_id="957" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6223" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.317:4  store i8 %Diff_316, i8* %Output_addr_317, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7650" st_id="957" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6227" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.317:8  %Input_load_321 = load i8* %Input_addr_321, align 1

]]></Node>
<StgValue><ssdm name="Input_load_321"/></StgValue>
</operation>

<operation id="7651" st_id="957" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.317:9  br i1 %tmp, label %321, label %._crit_edge.318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7652" st_id="957" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226833">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6230" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_317 = load i8* %buffer_addr_318, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_317"/></StgValue>
</operation>
</state>

<state id="958" st_id="958">

<operation id="7653" st_id="958" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6230" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_317 = load i8* %buffer_addr_318, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_317"/></StgValue>
</operation>
</state>

<state id="959" st_id="959">

<operation id="7654" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6231" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_317_cast = zext i8 %buffer_load_317 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_317_cast"/></StgValue>
</operation>

<operation id="7655" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6232" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_317_cast = zext i8 %Input_load_320 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_317_cast"/></StgValue>
</operation>

<operation id="7656" st_id="959" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_317 = add i9 %tmp_5_317_cast, %tmp_6_317_cast

]]></Node>
<StgValue><ssdm name="tmp_7_317"/></StgValue>
</operation>

<operation id="7657" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6234" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_318_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_317, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_318_cast"/></StgValue>
</operation>

<operation id="7658" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226835">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6235" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7659" st_id="959" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6238" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.318:1  store i8 %Input_load_320, i8* %buffer_addr_317, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7660" st_id="959" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6242" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.318:5  %sum_318 = add i17 %phi_mul, 319

]]></Node>
<StgValue><ssdm name="sum_318"/></StgValue>
</operation>

<operation id="7661" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6243" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.318:6  %sum_318_cast = zext i17 %sum_318 to i32

]]></Node>
<StgValue><ssdm name="sum_318_cast"/></StgValue>
</operation>

<operation id="7662" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6244" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.318:7  %Input_addr_322 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_318_cast

]]></Node>
<StgValue><ssdm name="Input_addr_322"/></StgValue>
</operation>

<operation id="7663" st_id="959" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6245" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.318:8  %Input_load_322 = load i8* %Input_addr_322, align 1

]]></Node>
<StgValue><ssdm name="Input_load_322"/></StgValue>
</operation>
</state>

<state id="960" st_id="960">

<operation id="7664" st_id="960" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6237" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.318:0  %Average_2_317 = phi i8 [ %Average_318_cast, %321 ], [ %Input_load_320, %._crit_edge.317 ]

]]></Node>
<StgValue><ssdm name="Average_2_317"/></StgValue>
</operation>

<operation id="7665" st_id="960" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.318:2  %Diff_317 = sub i8 %Input_load_321, %Average_2_317

]]></Node>
<StgValue><ssdm name="Diff_317"/></StgValue>
</operation>

<operation id="7666" st_id="960" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6240" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.318:3  %Output_addr_318 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_317_cast

]]></Node>
<StgValue><ssdm name="Output_addr_318"/></StgValue>
</operation>

<operation id="7667" st_id="960" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6241" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.318:4  store i8 %Diff_317, i8* %Output_addr_318, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7668" st_id="960" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6245" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.318:8  %Input_load_322 = load i8* %Input_addr_322, align 1

]]></Node>
<StgValue><ssdm name="Input_load_322"/></StgValue>
</operation>

<operation id="7669" st_id="960" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.318:9  br i1 %tmp, label %322, label %._crit_edge.319

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7670" st_id="960" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226838">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6248" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_318 = load i8* %buffer_addr_319, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_318"/></StgValue>
</operation>
</state>

<state id="961" st_id="961">

<operation id="7671" st_id="961" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6248" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_318 = load i8* %buffer_addr_319, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_318"/></StgValue>
</operation>
</state>

<state id="962" st_id="962">

<operation id="7672" st_id="962" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6249" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_318_cast = zext i8 %buffer_load_318 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_318_cast"/></StgValue>
</operation>

<operation id="7673" st_id="962" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6250" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_318_cast = zext i8 %Input_load_321 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_318_cast"/></StgValue>
</operation>

<operation id="7674" st_id="962" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_318 = add i9 %tmp_5_318_cast, %tmp_6_318_cast

]]></Node>
<StgValue><ssdm name="tmp_7_318"/></StgValue>
</operation>

<operation id="7675" st_id="962" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6252" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_319_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_318, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_319_cast"/></StgValue>
</operation>

<operation id="7676" st_id="962" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226840">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6253" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.319

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7677" st_id="962" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6256" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.319:1  store i8 %Input_load_321, i8* %buffer_addr_318, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7678" st_id="962" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.319:5  %sum_319 = add i17 %phi_mul, 320

]]></Node>
<StgValue><ssdm name="sum_319"/></StgValue>
</operation>

<operation id="7679" st_id="962" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6261" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.319:6  %sum_319_cast = zext i17 %sum_319 to i32

]]></Node>
<StgValue><ssdm name="sum_319_cast"/></StgValue>
</operation>

<operation id="7680" st_id="962" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6262" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.319:7  %Input_addr_323 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_319_cast

]]></Node>
<StgValue><ssdm name="Input_addr_323"/></StgValue>
</operation>

<operation id="7681" st_id="962" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6263" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.319:8  %Input_load_323 = load i8* %Input_addr_323, align 1

]]></Node>
<StgValue><ssdm name="Input_load_323"/></StgValue>
</operation>
</state>

<state id="963" st_id="963">

<operation id="7682" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6255" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.319:0  %Average_2_318 = phi i8 [ %Average_319_cast, %322 ], [ %Input_load_321, %._crit_edge.318 ]

]]></Node>
<StgValue><ssdm name="Average_2_318"/></StgValue>
</operation>

<operation id="7683" st_id="963" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.319:2  %Diff_318 = sub i8 %Input_load_322, %Average_2_318

]]></Node>
<StgValue><ssdm name="Diff_318"/></StgValue>
</operation>

<operation id="7684" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6258" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.319:3  %Output_addr_319 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_318_cast

]]></Node>
<StgValue><ssdm name="Output_addr_319"/></StgValue>
</operation>

<operation id="7685" st_id="963" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6259" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.319:4  store i8 %Diff_318, i8* %Output_addr_319, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7686" st_id="963" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6263" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.319:8  %Input_load_323 = load i8* %Input_addr_323, align 1

]]></Node>
<StgValue><ssdm name="Input_load_323"/></StgValue>
</operation>

<operation id="7687" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.319:9  br i1 %tmp, label %323, label %._crit_edge.320

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7688" st_id="963" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226843">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6266" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_319 = load i8* %buffer_addr_320, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_319"/></StgValue>
</operation>
</state>

<state id="964" st_id="964">

<operation id="7689" st_id="964" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6266" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_319 = load i8* %buffer_addr_320, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_319"/></StgValue>
</operation>
</state>

<state id="965" st_id="965">

<operation id="7690" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226845">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6267" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_319_cast = zext i8 %buffer_load_319 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_319_cast"/></StgValue>
</operation>

<operation id="7691" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226845">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6268" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_319_cast = zext i8 %Input_load_322 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_319_cast"/></StgValue>
</operation>

<operation id="7692" st_id="965" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226845">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_319 = add i9 %tmp_5_319_cast, %tmp_6_319_cast

]]></Node>
<StgValue><ssdm name="tmp_7_319"/></StgValue>
</operation>

<operation id="7693" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226845">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6270" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_320_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_319, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_320_cast"/></StgValue>
</operation>

<operation id="7694" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226845">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6271" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.320

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7695" st_id="965" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6274" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.320:1  store i8 %Input_load_322, i8* %buffer_addr_319, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7696" st_id="965" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6278" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.320:5  %sum_320 = add i17 %phi_mul, 321

]]></Node>
<StgValue><ssdm name="sum_320"/></StgValue>
</operation>

<operation id="7697" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6279" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.320:6  %sum_320_cast = zext i17 %sum_320 to i32

]]></Node>
<StgValue><ssdm name="sum_320_cast"/></StgValue>
</operation>

<operation id="7698" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6280" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.320:7  %Input_addr_324 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_320_cast

]]></Node>
<StgValue><ssdm name="Input_addr_324"/></StgValue>
</operation>

<operation id="7699" st_id="965" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6281" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.320:8  %Input_load_324 = load i8* %Input_addr_324, align 1

]]></Node>
<StgValue><ssdm name="Input_load_324"/></StgValue>
</operation>
</state>

<state id="966" st_id="966">

<operation id="7700" st_id="966" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6273" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.320:0  %Average_2_319 = phi i8 [ %Average_320_cast, %323 ], [ %Input_load_322, %._crit_edge.319 ]

]]></Node>
<StgValue><ssdm name="Average_2_319"/></StgValue>
</operation>

<operation id="7701" st_id="966" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.320:2  %Diff_319 = sub i8 %Input_load_323, %Average_2_319

]]></Node>
<StgValue><ssdm name="Diff_319"/></StgValue>
</operation>

<operation id="7702" st_id="966" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6276" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.320:3  %Output_addr_320 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_319_cast

]]></Node>
<StgValue><ssdm name="Output_addr_320"/></StgValue>
</operation>

<operation id="7703" st_id="966" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6277" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.320:4  store i8 %Diff_319, i8* %Output_addr_320, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7704" st_id="966" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6281" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.320:8  %Input_load_324 = load i8* %Input_addr_324, align 1

]]></Node>
<StgValue><ssdm name="Input_load_324"/></StgValue>
</operation>

<operation id="7705" st_id="966" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.320:9  br i1 %tmp, label %324, label %._crit_edge.321

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7706" st_id="966" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226848">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6284" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_320 = load i8* %buffer_addr_321, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_320"/></StgValue>
</operation>
</state>

<state id="967" st_id="967">

<operation id="7707" st_id="967" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6284" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_320 = load i8* %buffer_addr_321, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_320"/></StgValue>
</operation>
</state>

<state id="968" st_id="968">

<operation id="7708" st_id="968" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6285" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_320_cast = zext i8 %buffer_load_320 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_320_cast"/></StgValue>
</operation>

<operation id="7709" st_id="968" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6286" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_320_cast = zext i8 %Input_load_323 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_320_cast"/></StgValue>
</operation>

<operation id="7710" st_id="968" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6287" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_320 = add i9 %tmp_5_320_cast, %tmp_6_320_cast

]]></Node>
<StgValue><ssdm name="tmp_7_320"/></StgValue>
</operation>

<operation id="7711" st_id="968" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6288" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_321_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_320, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_321_cast"/></StgValue>
</operation>

<operation id="7712" st_id="968" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226850">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6289" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.321

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7713" st_id="968" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6292" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.321:1  store i8 %Input_load_323, i8* %buffer_addr_320, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7714" st_id="968" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.321:5  %sum_321 = add i17 %phi_mul, 322

]]></Node>
<StgValue><ssdm name="sum_321"/></StgValue>
</operation>

<operation id="7715" st_id="968" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6297" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.321:6  %sum_321_cast = zext i17 %sum_321 to i32

]]></Node>
<StgValue><ssdm name="sum_321_cast"/></StgValue>
</operation>

<operation id="7716" st_id="968" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6298" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.321:7  %Input_addr_325 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_321_cast

]]></Node>
<StgValue><ssdm name="Input_addr_325"/></StgValue>
</operation>

<operation id="7717" st_id="968" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.321:8  %Input_load_325 = load i8* %Input_addr_325, align 1

]]></Node>
<StgValue><ssdm name="Input_load_325"/></StgValue>
</operation>
</state>

<state id="969" st_id="969">

<operation id="7718" st_id="969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6291" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.321:0  %Average_2_320 = phi i8 [ %Average_321_cast, %324 ], [ %Input_load_323, %._crit_edge.320 ]

]]></Node>
<StgValue><ssdm name="Average_2_320"/></StgValue>
</operation>

<operation id="7719" st_id="969" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.321:2  %Diff_320 = sub i8 %Input_load_324, %Average_2_320

]]></Node>
<StgValue><ssdm name="Diff_320"/></StgValue>
</operation>

<operation id="7720" st_id="969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6294" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.321:3  %Output_addr_321 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_320_cast

]]></Node>
<StgValue><ssdm name="Output_addr_321"/></StgValue>
</operation>

<operation id="7721" st_id="969" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6295" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.321:4  store i8 %Diff_320, i8* %Output_addr_321, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7722" st_id="969" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6299" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.321:8  %Input_load_325 = load i8* %Input_addr_325, align 1

]]></Node>
<StgValue><ssdm name="Input_load_325"/></StgValue>
</operation>

<operation id="7723" st_id="969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.321:9  br i1 %tmp, label %325, label %._crit_edge.322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7724" st_id="969" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226853">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6302" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_321 = load i8* %buffer_addr_322, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_321"/></StgValue>
</operation>
</state>

<state id="970" st_id="970">

<operation id="7725" st_id="970" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6302" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_321 = load i8* %buffer_addr_322, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_321"/></StgValue>
</operation>
</state>

<state id="971" st_id="971">

<operation id="7726" st_id="971" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226855">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6303" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_321_cast = zext i8 %buffer_load_321 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_321_cast"/></StgValue>
</operation>

<operation id="7727" st_id="971" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226855">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6304" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_321_cast = zext i8 %Input_load_324 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_321_cast"/></StgValue>
</operation>

<operation id="7728" st_id="971" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226855">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_321 = add i9 %tmp_5_321_cast, %tmp_6_321_cast

]]></Node>
<StgValue><ssdm name="tmp_7_321"/></StgValue>
</operation>

<operation id="7729" st_id="971" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226855">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6306" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_322_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_321, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_322_cast"/></StgValue>
</operation>

<operation id="7730" st_id="971" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226855">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6307" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7731" st_id="971" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6310" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.322:1  store i8 %Input_load_324, i8* %buffer_addr_321, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7732" st_id="971" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6314" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.322:5  %sum_322 = add i17 %phi_mul, 323

]]></Node>
<StgValue><ssdm name="sum_322"/></StgValue>
</operation>

<operation id="7733" st_id="971" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6315" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.322:6  %sum_322_cast = zext i17 %sum_322 to i32

]]></Node>
<StgValue><ssdm name="sum_322_cast"/></StgValue>
</operation>

<operation id="7734" st_id="971" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6316" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.322:7  %Input_addr_326 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_322_cast

]]></Node>
<StgValue><ssdm name="Input_addr_326"/></StgValue>
</operation>

<operation id="7735" st_id="971" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6317" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.322:8  %Input_load_326 = load i8* %Input_addr_326, align 1

]]></Node>
<StgValue><ssdm name="Input_load_326"/></StgValue>
</operation>
</state>

<state id="972" st_id="972">

<operation id="7736" st_id="972" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6309" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.322:0  %Average_2_321 = phi i8 [ %Average_322_cast, %325 ], [ %Input_load_324, %._crit_edge.321 ]

]]></Node>
<StgValue><ssdm name="Average_2_321"/></StgValue>
</operation>

<operation id="7737" st_id="972" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.322:2  %Diff_321 = sub i8 %Input_load_325, %Average_2_321

]]></Node>
<StgValue><ssdm name="Diff_321"/></StgValue>
</operation>

<operation id="7738" st_id="972" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6312" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.322:3  %Output_addr_322 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_321_cast

]]></Node>
<StgValue><ssdm name="Output_addr_322"/></StgValue>
</operation>

<operation id="7739" st_id="972" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6313" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.322:4  store i8 %Diff_321, i8* %Output_addr_322, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7740" st_id="972" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6317" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.322:8  %Input_load_326 = load i8* %Input_addr_326, align 1

]]></Node>
<StgValue><ssdm name="Input_load_326"/></StgValue>
</operation>

<operation id="7741" st_id="972" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.322:9  br i1 %tmp, label %326, label %._crit_edge.323

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7742" st_id="972" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226858">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6320" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_322 = load i8* %buffer_addr_323, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_322"/></StgValue>
</operation>
</state>

<state id="973" st_id="973">

<operation id="7743" st_id="973" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6320" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_322 = load i8* %buffer_addr_323, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_322"/></StgValue>
</operation>

<operation id="7744" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6321" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_322_cast = zext i8 %buffer_load_322 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_322_cast"/></StgValue>
</operation>

<operation id="7745" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6322" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_322_cast = zext i8 %Input_load_325 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_322_cast"/></StgValue>
</operation>

<operation id="7746" st_id="973" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_322 = add i9 %tmp_5_322_cast, %tmp_6_322_cast

]]></Node>
<StgValue><ssdm name="tmp_7_322"/></StgValue>
</operation>

<operation id="7747" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6324" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_323_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_322, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_323_cast"/></StgValue>
</operation>
</state>

<state id="974" st_id="974">

<operation id="7748" st_id="974" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226860">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6325" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.323

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7749" st_id="974" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6328" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.323:1  store i8 %Input_load_325, i8* %buffer_addr_322, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7750" st_id="974" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.323:5  %sum_323 = add i17 %phi_mul, 324

]]></Node>
<StgValue><ssdm name="sum_323"/></StgValue>
</operation>

<operation id="7751" st_id="974" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6333" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.323:6  %sum_323_cast = zext i17 %sum_323 to i32

]]></Node>
<StgValue><ssdm name="sum_323_cast"/></StgValue>
</operation>

<operation id="7752" st_id="974" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6334" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.323:7  %Input_addr_327 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_323_cast

]]></Node>
<StgValue><ssdm name="Input_addr_327"/></StgValue>
</operation>

<operation id="7753" st_id="974" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6335" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.323:8  %Input_load_327 = load i8* %Input_addr_327, align 1

]]></Node>
<StgValue><ssdm name="Input_load_327"/></StgValue>
</operation>
</state>

<state id="975" st_id="975">

<operation id="7754" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6327" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.323:0  %Average_2_322 = phi i8 [ %Average_323_cast, %326 ], [ %Input_load_325, %._crit_edge.322 ]

]]></Node>
<StgValue><ssdm name="Average_2_322"/></StgValue>
</operation>

<operation id="7755" st_id="975" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.323:2  %Diff_322 = sub i8 %Input_load_326, %Average_2_322

]]></Node>
<StgValue><ssdm name="Diff_322"/></StgValue>
</operation>

<operation id="7756" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6330" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.323:3  %Output_addr_323 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_322_cast

]]></Node>
<StgValue><ssdm name="Output_addr_323"/></StgValue>
</operation>

<operation id="7757" st_id="975" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6331" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.323:4  store i8 %Diff_322, i8* %Output_addr_323, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7758" st_id="975" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6335" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.323:8  %Input_load_327 = load i8* %Input_addr_327, align 1

]]></Node>
<StgValue><ssdm name="Input_load_327"/></StgValue>
</operation>

<operation id="7759" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.323:9  br i1 %tmp, label %327, label %._crit_edge.324

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7760" st_id="975" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226863">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6338" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_323 = load i8* %buffer_addr_324, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_323"/></StgValue>
</operation>
</state>

<state id="976" st_id="976">

<operation id="7761" st_id="976" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6338" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_323 = load i8* %buffer_addr_324, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_323"/></StgValue>
</operation>
</state>

<state id="977" st_id="977">

<operation id="7762" st_id="977" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6339" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_323_cast = zext i8 %buffer_load_323 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_323_cast"/></StgValue>
</operation>

<operation id="7763" st_id="977" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6340" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_323_cast = zext i8 %Input_load_326 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_323_cast"/></StgValue>
</operation>

<operation id="7764" st_id="977" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_323 = add i9 %tmp_5_323_cast, %tmp_6_323_cast

]]></Node>
<StgValue><ssdm name="tmp_7_323"/></StgValue>
</operation>

<operation id="7765" st_id="977" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6342" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_324_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_323, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_324_cast"/></StgValue>
</operation>

<operation id="7766" st_id="977" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226865">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6343" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.324

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7767" st_id="977" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6346" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.324:1  store i8 %Input_load_326, i8* %buffer_addr_323, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7768" st_id="977" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.324:5  %sum_324 = add i17 %phi_mul, 325

]]></Node>
<StgValue><ssdm name="sum_324"/></StgValue>
</operation>

<operation id="7769" st_id="977" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6351" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.324:6  %sum_324_cast = zext i17 %sum_324 to i32

]]></Node>
<StgValue><ssdm name="sum_324_cast"/></StgValue>
</operation>

<operation id="7770" st_id="977" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6352" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.324:7  %Input_addr_328 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_324_cast

]]></Node>
<StgValue><ssdm name="Input_addr_328"/></StgValue>
</operation>

<operation id="7771" st_id="977" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6353" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.324:8  %Input_load_328 = load i8* %Input_addr_328, align 1

]]></Node>
<StgValue><ssdm name="Input_load_328"/></StgValue>
</operation>
</state>

<state id="978" st_id="978">

<operation id="7772" st_id="978" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6345" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.324:0  %Average_2_323 = phi i8 [ %Average_324_cast, %327 ], [ %Input_load_326, %._crit_edge.323 ]

]]></Node>
<StgValue><ssdm name="Average_2_323"/></StgValue>
</operation>

<operation id="7773" st_id="978" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.324:2  %Diff_323 = sub i8 %Input_load_327, %Average_2_323

]]></Node>
<StgValue><ssdm name="Diff_323"/></StgValue>
</operation>

<operation id="7774" st_id="978" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6348" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.324:3  %Output_addr_324 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_323_cast

]]></Node>
<StgValue><ssdm name="Output_addr_324"/></StgValue>
</operation>

<operation id="7775" st_id="978" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6349" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.324:4  store i8 %Diff_323, i8* %Output_addr_324, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7776" st_id="978" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6353" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.324:8  %Input_load_328 = load i8* %Input_addr_328, align 1

]]></Node>
<StgValue><ssdm name="Input_load_328"/></StgValue>
</operation>

<operation id="7777" st_id="978" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.324:9  br i1 %tmp, label %328, label %._crit_edge.325

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7778" st_id="978" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226868">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6356" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_324 = load i8* %buffer_addr_325, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_324"/></StgValue>
</operation>
</state>

<state id="979" st_id="979">

<operation id="7779" st_id="979" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6356" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_324 = load i8* %buffer_addr_325, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_324"/></StgValue>
</operation>
</state>

<state id="980" st_id="980">

<operation id="7780" st_id="980" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6357" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_324_cast = zext i8 %buffer_load_324 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_324_cast"/></StgValue>
</operation>

<operation id="7781" st_id="980" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6358" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_324_cast = zext i8 %Input_load_327 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_324_cast"/></StgValue>
</operation>

<operation id="7782" st_id="980" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_324 = add i9 %tmp_5_324_cast, %tmp_6_324_cast

]]></Node>
<StgValue><ssdm name="tmp_7_324"/></StgValue>
</operation>

<operation id="7783" st_id="980" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6360" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_325_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_324, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_325_cast"/></StgValue>
</operation>

<operation id="7784" st_id="980" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226870">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6361" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.325

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7785" st_id="980" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6364" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.325:1  store i8 %Input_load_327, i8* %buffer_addr_324, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7786" st_id="980" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6368" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.325:5  %sum_325 = add i17 %phi_mul, 326

]]></Node>
<StgValue><ssdm name="sum_325"/></StgValue>
</operation>

<operation id="7787" st_id="980" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6369" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.325:6  %sum_325_cast = zext i17 %sum_325 to i32

]]></Node>
<StgValue><ssdm name="sum_325_cast"/></StgValue>
</operation>

<operation id="7788" st_id="980" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6370" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.325:7  %Input_addr_329 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_325_cast

]]></Node>
<StgValue><ssdm name="Input_addr_329"/></StgValue>
</operation>

<operation id="7789" st_id="980" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6371" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.325:8  %Input_load_329 = load i8* %Input_addr_329, align 1

]]></Node>
<StgValue><ssdm name="Input_load_329"/></StgValue>
</operation>
</state>

<state id="981" st_id="981">

<operation id="7790" st_id="981" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6363" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.325:0  %Average_2_324 = phi i8 [ %Average_325_cast, %328 ], [ %Input_load_327, %._crit_edge.324 ]

]]></Node>
<StgValue><ssdm name="Average_2_324"/></StgValue>
</operation>

<operation id="7791" st_id="981" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.325:2  %Diff_324 = sub i8 %Input_load_328, %Average_2_324

]]></Node>
<StgValue><ssdm name="Diff_324"/></StgValue>
</operation>

<operation id="7792" st_id="981" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6366" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.325:3  %Output_addr_325 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_324_cast

]]></Node>
<StgValue><ssdm name="Output_addr_325"/></StgValue>
</operation>

<operation id="7793" st_id="981" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6367" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.325:4  store i8 %Diff_324, i8* %Output_addr_325, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7794" st_id="981" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6371" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.325:8  %Input_load_329 = load i8* %Input_addr_329, align 1

]]></Node>
<StgValue><ssdm name="Input_load_329"/></StgValue>
</operation>

<operation id="7795" st_id="981" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.325:9  br i1 %tmp, label %329, label %._crit_edge.326

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7796" st_id="981" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226873">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6374" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_325 = load i8* %buffer_addr_326, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_325"/></StgValue>
</operation>
</state>

<state id="982" st_id="982">

<operation id="7797" st_id="982" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6374" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_325 = load i8* %buffer_addr_326, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_325"/></StgValue>
</operation>
</state>

<state id="983" st_id="983">

<operation id="7798" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226875">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6375" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_325_cast = zext i8 %buffer_load_325 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_325_cast"/></StgValue>
</operation>

<operation id="7799" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226875">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6376" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_325_cast = zext i8 %Input_load_328 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_325_cast"/></StgValue>
</operation>

<operation id="7800" st_id="983" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226875">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6377" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_325 = add i9 %tmp_5_325_cast, %tmp_6_325_cast

]]></Node>
<StgValue><ssdm name="tmp_7_325"/></StgValue>
</operation>

<operation id="7801" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226875">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6378" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_326_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_325, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_326_cast"/></StgValue>
</operation>

<operation id="7802" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226875">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6379" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.326

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7803" st_id="983" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6382" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.326:1  store i8 %Input_load_328, i8* %buffer_addr_325, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7804" st_id="983" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6386" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.326:5  %sum_326 = add i17 %phi_mul, 327

]]></Node>
<StgValue><ssdm name="sum_326"/></StgValue>
</operation>

<operation id="7805" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6387" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.326:6  %sum_326_cast = zext i17 %sum_326 to i32

]]></Node>
<StgValue><ssdm name="sum_326_cast"/></StgValue>
</operation>

<operation id="7806" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6388" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.326:7  %Input_addr_330 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_326_cast

]]></Node>
<StgValue><ssdm name="Input_addr_330"/></StgValue>
</operation>

<operation id="7807" st_id="983" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.326:8  %Input_load_330 = load i8* %Input_addr_330, align 1

]]></Node>
<StgValue><ssdm name="Input_load_330"/></StgValue>
</operation>
</state>

<state id="984" st_id="984">

<operation id="7808" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6381" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.326:0  %Average_2_325 = phi i8 [ %Average_326_cast, %329 ], [ %Input_load_328, %._crit_edge.325 ]

]]></Node>
<StgValue><ssdm name="Average_2_325"/></StgValue>
</operation>

<operation id="7809" st_id="984" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.326:2  %Diff_325 = sub i8 %Input_load_329, %Average_2_325

]]></Node>
<StgValue><ssdm name="Diff_325"/></StgValue>
</operation>

<operation id="7810" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6384" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.326:3  %Output_addr_326 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_325_cast

]]></Node>
<StgValue><ssdm name="Output_addr_326"/></StgValue>
</operation>

<operation id="7811" st_id="984" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6385" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.326:4  store i8 %Diff_325, i8* %Output_addr_326, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7812" st_id="984" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6389" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.326:8  %Input_load_330 = load i8* %Input_addr_330, align 1

]]></Node>
<StgValue><ssdm name="Input_load_330"/></StgValue>
</operation>

<operation id="7813" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.326:9  br i1 %tmp, label %330, label %._crit_edge.327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7814" st_id="984" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226878">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6392" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_326 = load i8* %buffer_addr_327, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_326"/></StgValue>
</operation>
</state>

<state id="985" st_id="985">

<operation id="7815" st_id="985" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6392" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_326 = load i8* %buffer_addr_327, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_326"/></StgValue>
</operation>

<operation id="7816" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6393" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_326_cast = zext i8 %buffer_load_326 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_326_cast"/></StgValue>
</operation>

<operation id="7817" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6394" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_326_cast = zext i8 %Input_load_329 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_326_cast"/></StgValue>
</operation>

<operation id="7818" st_id="985" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_326 = add i9 %tmp_5_326_cast, %tmp_6_326_cast

]]></Node>
<StgValue><ssdm name="tmp_7_326"/></StgValue>
</operation>

<operation id="7819" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226879">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6396" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_327_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_326, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_327_cast"/></StgValue>
</operation>
</state>

<state id="986" st_id="986">

<operation id="7820" st_id="986" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226880">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6397" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7821" st_id="986" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6400" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.327:1  store i8 %Input_load_329, i8* %buffer_addr_326, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7822" st_id="986" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6404" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.327:5  %sum_327 = add i17 %phi_mul, 328

]]></Node>
<StgValue><ssdm name="sum_327"/></StgValue>
</operation>

<operation id="7823" st_id="986" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6405" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.327:6  %sum_327_cast = zext i17 %sum_327 to i32

]]></Node>
<StgValue><ssdm name="sum_327_cast"/></StgValue>
</operation>

<operation id="7824" st_id="986" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6406" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.327:7  %Input_addr_331 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_327_cast

]]></Node>
<StgValue><ssdm name="Input_addr_331"/></StgValue>
</operation>

<operation id="7825" st_id="986" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6407" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.327:8  %Input_load_331 = load i8* %Input_addr_331, align 1

]]></Node>
<StgValue><ssdm name="Input_load_331"/></StgValue>
</operation>
</state>

<state id="987" st_id="987">

<operation id="7826" st_id="987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6399" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.327:0  %Average_2_326 = phi i8 [ %Average_327_cast, %330 ], [ %Input_load_329, %._crit_edge.326 ]

]]></Node>
<StgValue><ssdm name="Average_2_326"/></StgValue>
</operation>

<operation id="7827" st_id="987" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.327:2  %Diff_326 = sub i8 %Input_load_330, %Average_2_326

]]></Node>
<StgValue><ssdm name="Diff_326"/></StgValue>
</operation>

<operation id="7828" st_id="987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6402" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.327:3  %Output_addr_327 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_326_cast

]]></Node>
<StgValue><ssdm name="Output_addr_327"/></StgValue>
</operation>

<operation id="7829" st_id="987" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6403" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.327:4  store i8 %Diff_326, i8* %Output_addr_327, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7830" st_id="987" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6407" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.327:8  %Input_load_331 = load i8* %Input_addr_331, align 1

]]></Node>
<StgValue><ssdm name="Input_load_331"/></StgValue>
</operation>

<operation id="7831" st_id="987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.327:9  br i1 %tmp, label %331, label %._crit_edge.328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7832" st_id="987" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226883">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6410" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_327 = load i8* %buffer_addr_328, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_327"/></StgValue>
</operation>
</state>

<state id="988" st_id="988">

<operation id="7833" st_id="988" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226884">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6410" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_327 = load i8* %buffer_addr_328, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_327"/></StgValue>
</operation>
</state>

<state id="989" st_id="989">

<operation id="7834" st_id="989" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6411" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_327_cast = zext i8 %buffer_load_327 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_327_cast"/></StgValue>
</operation>

<operation id="7835" st_id="989" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6412" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_327_cast = zext i8 %Input_load_330 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_327_cast"/></StgValue>
</operation>

<operation id="7836" st_id="989" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6413" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_327 = add i9 %tmp_5_327_cast, %tmp_6_327_cast

]]></Node>
<StgValue><ssdm name="tmp_7_327"/></StgValue>
</operation>

<operation id="7837" st_id="989" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6414" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_328_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_327, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_328_cast"/></StgValue>
</operation>

<operation id="7838" st_id="989" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226885">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6415" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7839" st_id="989" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6418" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.328:1  store i8 %Input_load_330, i8* %buffer_addr_327, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7840" st_id="989" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6422" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.328:5  %sum_328 = add i17 %phi_mul, 329

]]></Node>
<StgValue><ssdm name="sum_328"/></StgValue>
</operation>

<operation id="7841" st_id="989" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6423" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.328:6  %sum_328_cast = zext i17 %sum_328 to i32

]]></Node>
<StgValue><ssdm name="sum_328_cast"/></StgValue>
</operation>

<operation id="7842" st_id="989" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6424" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.328:7  %Input_addr_332 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_328_cast

]]></Node>
<StgValue><ssdm name="Input_addr_332"/></StgValue>
</operation>

<operation id="7843" st_id="989" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226886">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6425" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.328:8  %Input_load_332 = load i8* %Input_addr_332, align 1

]]></Node>
<StgValue><ssdm name="Input_load_332"/></StgValue>
</operation>
</state>

<state id="990" st_id="990">

<operation id="7844" st_id="990" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6417" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.328:0  %Average_2_327 = phi i8 [ %Average_328_cast, %331 ], [ %Input_load_330, %._crit_edge.327 ]

]]></Node>
<StgValue><ssdm name="Average_2_327"/></StgValue>
</operation>

<operation id="7845" st_id="990" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.328:2  %Diff_327 = sub i8 %Input_load_331, %Average_2_327

]]></Node>
<StgValue><ssdm name="Diff_327"/></StgValue>
</operation>

<operation id="7846" st_id="990" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6420" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.328:3  %Output_addr_328 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_327_cast

]]></Node>
<StgValue><ssdm name="Output_addr_328"/></StgValue>
</operation>

<operation id="7847" st_id="990" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6421" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.328:4  store i8 %Diff_327, i8* %Output_addr_328, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7848" st_id="990" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6425" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.328:8  %Input_load_332 = load i8* %Input_addr_332, align 1

]]></Node>
<StgValue><ssdm name="Input_load_332"/></StgValue>
</operation>

<operation id="7849" st_id="990" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226887">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.328:9  br i1 %tmp, label %332, label %._crit_edge.329

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7850" st_id="990" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226888">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6428" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_328 = load i8* %buffer_addr_329, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_328"/></StgValue>
</operation>
</state>

<state id="991" st_id="991">

<operation id="7851" st_id="991" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6428" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_328 = load i8* %buffer_addr_329, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_328"/></StgValue>
</operation>

<operation id="7852" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6429" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_328_cast = zext i8 %buffer_load_328 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_328_cast"/></StgValue>
</operation>

<operation id="7853" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6430" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_328_cast = zext i8 %Input_load_331 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_328_cast"/></StgValue>
</operation>

<operation id="7854" st_id="991" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6431" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_328 = add i9 %tmp_5_328_cast, %tmp_6_328_cast

]]></Node>
<StgValue><ssdm name="tmp_7_328"/></StgValue>
</operation>

<operation id="7855" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6432" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_329_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_328, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_329_cast"/></StgValue>
</operation>
</state>

<state id="992" st_id="992">

<operation id="7856" st_id="992" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226890">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6433" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.329

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7857" st_id="992" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6436" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.329:1  store i8 %Input_load_331, i8* %buffer_addr_328, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7858" st_id="992" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6440" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.329:5  %sum_329 = add i17 %phi_mul, 330

]]></Node>
<StgValue><ssdm name="sum_329"/></StgValue>
</operation>

<operation id="7859" st_id="992" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6441" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.329:6  %sum_329_cast = zext i17 %sum_329 to i32

]]></Node>
<StgValue><ssdm name="sum_329_cast"/></StgValue>
</operation>

<operation id="7860" st_id="992" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6442" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.329:7  %Input_addr_333 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_329_cast

]]></Node>
<StgValue><ssdm name="Input_addr_333"/></StgValue>
</operation>

<operation id="7861" st_id="992" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6443" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.329:8  %Input_load_333 = load i8* %Input_addr_333, align 1

]]></Node>
<StgValue><ssdm name="Input_load_333"/></StgValue>
</operation>
</state>

<state id="993" st_id="993">

<operation id="7862" st_id="993" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6435" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.329:0  %Average_2_328 = phi i8 [ %Average_329_cast, %332 ], [ %Input_load_331, %._crit_edge.328 ]

]]></Node>
<StgValue><ssdm name="Average_2_328"/></StgValue>
</operation>

<operation id="7863" st_id="993" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.329:2  %Diff_328 = sub i8 %Input_load_332, %Average_2_328

]]></Node>
<StgValue><ssdm name="Diff_328"/></StgValue>
</operation>

<operation id="7864" st_id="993" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6438" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.329:3  %Output_addr_329 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_328_cast

]]></Node>
<StgValue><ssdm name="Output_addr_329"/></StgValue>
</operation>

<operation id="7865" st_id="993" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6439" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.329:4  store i8 %Diff_328, i8* %Output_addr_329, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7866" st_id="993" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6443" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.329:8  %Input_load_333 = load i8* %Input_addr_333, align 1

]]></Node>
<StgValue><ssdm name="Input_load_333"/></StgValue>
</operation>

<operation id="7867" st_id="993" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.329:9  br i1 %tmp, label %333, label %._crit_edge.330

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7868" st_id="993" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226893">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6446" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_329 = load i8* %buffer_addr_330, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_329"/></StgValue>
</operation>
</state>

<state id="994" st_id="994">

<operation id="7869" st_id="994" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6446" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_329 = load i8* %buffer_addr_330, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_329"/></StgValue>
</operation>
</state>

<state id="995" st_id="995">

<operation id="7870" st_id="995" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6447" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_329_cast = zext i8 %buffer_load_329 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_329_cast"/></StgValue>
</operation>

<operation id="7871" st_id="995" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6448" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_329_cast = zext i8 %Input_load_332 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_329_cast"/></StgValue>
</operation>

<operation id="7872" st_id="995" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6449" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_329 = add i9 %tmp_5_329_cast, %tmp_6_329_cast

]]></Node>
<StgValue><ssdm name="tmp_7_329"/></StgValue>
</operation>

<operation id="7873" st_id="995" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6450" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_330_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_329, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_330_cast"/></StgValue>
</operation>

<operation id="7874" st_id="995" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226895">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6451" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.330

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7875" st_id="995" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6454" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.330:1  store i8 %Input_load_332, i8* %buffer_addr_329, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7876" st_id="995" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6458" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.330:5  %sum_330 = add i17 %phi_mul, 331

]]></Node>
<StgValue><ssdm name="sum_330"/></StgValue>
</operation>

<operation id="7877" st_id="995" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6459" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.330:6  %sum_330_cast = zext i17 %sum_330 to i32

]]></Node>
<StgValue><ssdm name="sum_330_cast"/></StgValue>
</operation>

<operation id="7878" st_id="995" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6460" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.330:7  %Input_addr_334 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_330_cast

]]></Node>
<StgValue><ssdm name="Input_addr_334"/></StgValue>
</operation>

<operation id="7879" st_id="995" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6461" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.330:8  %Input_load_334 = load i8* %Input_addr_334, align 1

]]></Node>
<StgValue><ssdm name="Input_load_334"/></StgValue>
</operation>
</state>

<state id="996" st_id="996">

<operation id="7880" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6453" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.330:0  %Average_2_329 = phi i8 [ %Average_330_cast, %333 ], [ %Input_load_332, %._crit_edge.329 ]

]]></Node>
<StgValue><ssdm name="Average_2_329"/></StgValue>
</operation>

<operation id="7881" st_id="996" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.330:2  %Diff_329 = sub i8 %Input_load_333, %Average_2_329

]]></Node>
<StgValue><ssdm name="Diff_329"/></StgValue>
</operation>

<operation id="7882" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6456" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.330:3  %Output_addr_330 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_329_cast

]]></Node>
<StgValue><ssdm name="Output_addr_330"/></StgValue>
</operation>

<operation id="7883" st_id="996" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6457" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.330:4  store i8 %Diff_329, i8* %Output_addr_330, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7884" st_id="996" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6461" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.330:8  %Input_load_334 = load i8* %Input_addr_334, align 1

]]></Node>
<StgValue><ssdm name="Input_load_334"/></StgValue>
</operation>

<operation id="7885" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.330:9  br i1 %tmp, label %334, label %._crit_edge.331

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7886" st_id="996" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226898">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6464" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_330 = load i8* %buffer_addr_331, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_330"/></StgValue>
</operation>
</state>

<state id="997" st_id="997">

<operation id="7887" st_id="997" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6464" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_330 = load i8* %buffer_addr_331, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_330"/></StgValue>
</operation>
</state>

<state id="998" st_id="998">

<operation id="7888" st_id="998" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6465" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_330_cast = zext i8 %buffer_load_330 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_330_cast"/></StgValue>
</operation>

<operation id="7889" st_id="998" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6466" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_330_cast = zext i8 %Input_load_333 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_330_cast"/></StgValue>
</operation>

<operation id="7890" st_id="998" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6467" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_330 = add i9 %tmp_5_330_cast, %tmp_6_330_cast

]]></Node>
<StgValue><ssdm name="tmp_7_330"/></StgValue>
</operation>

<operation id="7891" st_id="998" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6468" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_331_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_330, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_331_cast"/></StgValue>
</operation>

<operation id="7892" st_id="998" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226900">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6469" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.331

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7893" st_id="998" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6472" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.331:1  store i8 %Input_load_333, i8* %buffer_addr_330, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7894" st_id="998" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.331:5  %sum_331 = add i17 %phi_mul, 332

]]></Node>
<StgValue><ssdm name="sum_331"/></StgValue>
</operation>

<operation id="7895" st_id="998" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6477" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.331:6  %sum_331_cast = zext i17 %sum_331 to i32

]]></Node>
<StgValue><ssdm name="sum_331_cast"/></StgValue>
</operation>

<operation id="7896" st_id="998" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6478" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.331:7  %Input_addr_335 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_331_cast

]]></Node>
<StgValue><ssdm name="Input_addr_335"/></StgValue>
</operation>

<operation id="7897" st_id="998" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6479" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.331:8  %Input_load_335 = load i8* %Input_addr_335, align 1

]]></Node>
<StgValue><ssdm name="Input_load_335"/></StgValue>
</operation>
</state>

<state id="999" st_id="999">

<operation id="7898" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6471" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.331:0  %Average_2_330 = phi i8 [ %Average_331_cast, %334 ], [ %Input_load_333, %._crit_edge.330 ]

]]></Node>
<StgValue><ssdm name="Average_2_330"/></StgValue>
</operation>

<operation id="7899" st_id="999" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6473" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.331:2  %Diff_330 = sub i8 %Input_load_334, %Average_2_330

]]></Node>
<StgValue><ssdm name="Diff_330"/></StgValue>
</operation>

<operation id="7900" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6474" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.331:3  %Output_addr_331 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_330_cast

]]></Node>
<StgValue><ssdm name="Output_addr_331"/></StgValue>
</operation>

<operation id="7901" st_id="999" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6475" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.331:4  store i8 %Diff_330, i8* %Output_addr_331, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7902" st_id="999" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6479" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.331:8  %Input_load_335 = load i8* %Input_addr_335, align 1

]]></Node>
<StgValue><ssdm name="Input_load_335"/></StgValue>
</operation>

<operation id="7903" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.331:9  br i1 %tmp, label %335, label %._crit_edge.332

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7904" st_id="999" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226903">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6482" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_331 = load i8* %buffer_addr_332, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_331"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1000">

<operation id="7905" st_id="1000" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6482" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_331 = load i8* %buffer_addr_332, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_331"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1001">

<operation id="7906" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6483" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_331_cast = zext i8 %buffer_load_331 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_331_cast"/></StgValue>
</operation>

<operation id="7907" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6484" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_331_cast = zext i8 %Input_load_334 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_331_cast"/></StgValue>
</operation>

<operation id="7908" st_id="1001" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_331 = add i9 %tmp_5_331_cast, %tmp_6_331_cast

]]></Node>
<StgValue><ssdm name="tmp_7_331"/></StgValue>
</operation>

<operation id="7909" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6486" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_332_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_331, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_332_cast"/></StgValue>
</operation>

<operation id="7910" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226905">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6487" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.332

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7911" st_id="1001" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6490" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.332:1  store i8 %Input_load_334, i8* %buffer_addr_331, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7912" st_id="1001" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6494" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.332:5  %sum_332 = add i17 %phi_mul, 333

]]></Node>
<StgValue><ssdm name="sum_332"/></StgValue>
</operation>

<operation id="7913" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6495" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.332:6  %sum_332_cast = zext i17 %sum_332 to i32

]]></Node>
<StgValue><ssdm name="sum_332_cast"/></StgValue>
</operation>

<operation id="7914" st_id="1001" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6496" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.332:7  %Input_addr_336 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_332_cast

]]></Node>
<StgValue><ssdm name="Input_addr_336"/></StgValue>
</operation>

<operation id="7915" st_id="1001" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6497" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.332:8  %Input_load_336 = load i8* %Input_addr_336, align 1

]]></Node>
<StgValue><ssdm name="Input_load_336"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1002">

<operation id="7916" st_id="1002" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6489" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.332:0  %Average_2_331 = phi i8 [ %Average_332_cast, %335 ], [ %Input_load_334, %._crit_edge.331 ]

]]></Node>
<StgValue><ssdm name="Average_2_331"/></StgValue>
</operation>

<operation id="7917" st_id="1002" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.332:2  %Diff_331 = sub i8 %Input_load_335, %Average_2_331

]]></Node>
<StgValue><ssdm name="Diff_331"/></StgValue>
</operation>

<operation id="7918" st_id="1002" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6492" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.332:3  %Output_addr_332 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_331_cast

]]></Node>
<StgValue><ssdm name="Output_addr_332"/></StgValue>
</operation>

<operation id="7919" st_id="1002" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6493" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.332:4  store i8 %Diff_331, i8* %Output_addr_332, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7920" st_id="1002" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6497" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.332:8  %Input_load_336 = load i8* %Input_addr_336, align 1

]]></Node>
<StgValue><ssdm name="Input_load_336"/></StgValue>
</operation>

<operation id="7921" st_id="1002" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.332:9  br i1 %tmp, label %336, label %._crit_edge.333

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7922" st_id="1002" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226908">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6500" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_332 = load i8* %buffer_addr_333, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_332"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1003">

<operation id="7923" st_id="1003" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6500" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_332 = load i8* %buffer_addr_333, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_332"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1004">

<operation id="7924" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226910">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6501" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_332_cast = zext i8 %buffer_load_332 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_332_cast"/></StgValue>
</operation>

<operation id="7925" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226910">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6502" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_332_cast = zext i8 %Input_load_335 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_332_cast"/></StgValue>
</operation>

<operation id="7926" st_id="1004" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226910">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_332 = add i9 %tmp_5_332_cast, %tmp_6_332_cast

]]></Node>
<StgValue><ssdm name="tmp_7_332"/></StgValue>
</operation>

<operation id="7927" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226910">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6504" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_333_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_332, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_333_cast"/></StgValue>
</operation>

<operation id="7928" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226910">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6505" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.333

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7929" st_id="1004" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6508" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.333:1  store i8 %Input_load_335, i8* %buffer_addr_332, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7930" st_id="1004" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6512" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.333:5  %sum_333 = add i17 %phi_mul, 334

]]></Node>
<StgValue><ssdm name="sum_333"/></StgValue>
</operation>

<operation id="7931" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6513" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.333:6  %sum_333_cast = zext i17 %sum_333 to i32

]]></Node>
<StgValue><ssdm name="sum_333_cast"/></StgValue>
</operation>

<operation id="7932" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6514" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.333:7  %Input_addr_337 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_333_cast

]]></Node>
<StgValue><ssdm name="Input_addr_337"/></StgValue>
</operation>

<operation id="7933" st_id="1004" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6515" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.333:8  %Input_load_337 = load i8* %Input_addr_337, align 1

]]></Node>
<StgValue><ssdm name="Input_load_337"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1005">

<operation id="7934" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6507" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.333:0  %Average_2_332 = phi i8 [ %Average_333_cast, %336 ], [ %Input_load_335, %._crit_edge.332 ]

]]></Node>
<StgValue><ssdm name="Average_2_332"/></StgValue>
</operation>

<operation id="7935" st_id="1005" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.333:2  %Diff_332 = sub i8 %Input_load_336, %Average_2_332

]]></Node>
<StgValue><ssdm name="Diff_332"/></StgValue>
</operation>

<operation id="7936" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6510" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.333:3  %Output_addr_333 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_332_cast

]]></Node>
<StgValue><ssdm name="Output_addr_333"/></StgValue>
</operation>

<operation id="7937" st_id="1005" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6511" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.333:4  store i8 %Diff_332, i8* %Output_addr_333, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7938" st_id="1005" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6515" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.333:8  %Input_load_337 = load i8* %Input_addr_337, align 1

]]></Node>
<StgValue><ssdm name="Input_load_337"/></StgValue>
</operation>

<operation id="7939" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.333:9  br i1 %tmp, label %337, label %._crit_edge.334

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7940" st_id="1005" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226913">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6518" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_333 = load i8* %buffer_addr_334, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_333"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1006">

<operation id="7941" st_id="1006" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6518" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_333 = load i8* %buffer_addr_334, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_333"/></StgValue>
</operation>

<operation id="7942" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6519" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_333_cast = zext i8 %buffer_load_333 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_333_cast"/></StgValue>
</operation>

<operation id="7943" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6520" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_333_cast = zext i8 %Input_load_336 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_333_cast"/></StgValue>
</operation>

<operation id="7944" st_id="1006" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6521" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_333 = add i9 %tmp_5_333_cast, %tmp_6_333_cast

]]></Node>
<StgValue><ssdm name="tmp_7_333"/></StgValue>
</operation>

<operation id="7945" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6522" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_334_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_333, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_334_cast"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1007">

<operation id="7946" st_id="1007" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226915">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6523" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.334

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7947" st_id="1007" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6526" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.334:1  store i8 %Input_load_336, i8* %buffer_addr_333, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7948" st_id="1007" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6530" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.334:5  %sum_334 = add i17 %phi_mul, 335

]]></Node>
<StgValue><ssdm name="sum_334"/></StgValue>
</operation>

<operation id="7949" st_id="1007" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6531" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.334:6  %sum_334_cast = zext i17 %sum_334 to i32

]]></Node>
<StgValue><ssdm name="sum_334_cast"/></StgValue>
</operation>

<operation id="7950" st_id="1007" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6532" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.334:7  %Input_addr_338 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_334_cast

]]></Node>
<StgValue><ssdm name="Input_addr_338"/></StgValue>
</operation>

<operation id="7951" st_id="1007" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6533" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.334:8  %Input_load_338 = load i8* %Input_addr_338, align 1

]]></Node>
<StgValue><ssdm name="Input_load_338"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1008">

<operation id="7952" st_id="1008" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6525" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.334:0  %Average_2_333 = phi i8 [ %Average_334_cast, %337 ], [ %Input_load_336, %._crit_edge.333 ]

]]></Node>
<StgValue><ssdm name="Average_2_333"/></StgValue>
</operation>

<operation id="7953" st_id="1008" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.334:2  %Diff_333 = sub i8 %Input_load_337, %Average_2_333

]]></Node>
<StgValue><ssdm name="Diff_333"/></StgValue>
</operation>

<operation id="7954" st_id="1008" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6528" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.334:3  %Output_addr_334 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_333_cast

]]></Node>
<StgValue><ssdm name="Output_addr_334"/></StgValue>
</operation>

<operation id="7955" st_id="1008" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6529" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.334:4  store i8 %Diff_333, i8* %Output_addr_334, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7956" st_id="1008" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6533" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.334:8  %Input_load_338 = load i8* %Input_addr_338, align 1

]]></Node>
<StgValue><ssdm name="Input_load_338"/></StgValue>
</operation>

<operation id="7957" st_id="1008" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.334:9  br i1 %tmp, label %338, label %._crit_edge.335

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7958" st_id="1008" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226918">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6536" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_334 = load i8* %buffer_addr_335, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_334"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1009">

<operation id="7959" st_id="1009" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6536" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_334 = load i8* %buffer_addr_335, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_334"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1010">

<operation id="7960" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226920">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6537" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_334_cast = zext i8 %buffer_load_334 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_334_cast"/></StgValue>
</operation>

<operation id="7961" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226920">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6538" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_334_cast = zext i8 %Input_load_337 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_334_cast"/></StgValue>
</operation>

<operation id="7962" st_id="1010" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226920">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_334 = add i9 %tmp_5_334_cast, %tmp_6_334_cast

]]></Node>
<StgValue><ssdm name="tmp_7_334"/></StgValue>
</operation>

<operation id="7963" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226920">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6540" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_335_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_334, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_335_cast"/></StgValue>
</operation>

<operation id="7964" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226920">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6541" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.335

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7965" st_id="1010" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6544" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.335:1  store i8 %Input_load_337, i8* %buffer_addr_334, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7966" st_id="1010" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6548" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.335:5  %sum_335 = add i17 %phi_mul, 336

]]></Node>
<StgValue><ssdm name="sum_335"/></StgValue>
</operation>

<operation id="7967" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6549" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.335:6  %sum_335_cast = zext i17 %sum_335 to i32

]]></Node>
<StgValue><ssdm name="sum_335_cast"/></StgValue>
</operation>

<operation id="7968" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6550" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.335:7  %Input_addr_339 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_335_cast

]]></Node>
<StgValue><ssdm name="Input_addr_339"/></StgValue>
</operation>

<operation id="7969" st_id="1010" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6551" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.335:8  %Input_load_339 = load i8* %Input_addr_339, align 1

]]></Node>
<StgValue><ssdm name="Input_load_339"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1011">

<operation id="7970" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6543" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.335:0  %Average_2_334 = phi i8 [ %Average_335_cast, %338 ], [ %Input_load_337, %._crit_edge.334 ]

]]></Node>
<StgValue><ssdm name="Average_2_334"/></StgValue>
</operation>

<operation id="7971" st_id="1011" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.335:2  %Diff_334 = sub i8 %Input_load_338, %Average_2_334

]]></Node>
<StgValue><ssdm name="Diff_334"/></StgValue>
</operation>

<operation id="7972" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6546" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.335:3  %Output_addr_335 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_334_cast

]]></Node>
<StgValue><ssdm name="Output_addr_335"/></StgValue>
</operation>

<operation id="7973" st_id="1011" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6547" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.335:4  store i8 %Diff_334, i8* %Output_addr_335, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7974" st_id="1011" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6551" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.335:8  %Input_load_339 = load i8* %Input_addr_339, align 1

]]></Node>
<StgValue><ssdm name="Input_load_339"/></StgValue>
</operation>

<operation id="7975" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.335:9  br i1 %tmp, label %339, label %._crit_edge.336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7976" st_id="1011" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226923">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6554" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_335 = load i8* %buffer_addr_336, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_335"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1012">

<operation id="7977" st_id="1012" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6554" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_335 = load i8* %buffer_addr_336, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_335"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1013">

<operation id="7978" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6555" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_335_cast = zext i8 %buffer_load_335 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_335_cast"/></StgValue>
</operation>

<operation id="7979" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6556" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_335_cast = zext i8 %Input_load_338 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_335_cast"/></StgValue>
</operation>

<operation id="7980" st_id="1013" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_335 = add i9 %tmp_5_335_cast, %tmp_6_335_cast

]]></Node>
<StgValue><ssdm name="tmp_7_335"/></StgValue>
</operation>

<operation id="7981" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6558" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_336_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_335, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_336_cast"/></StgValue>
</operation>

<operation id="7982" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226925">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6559" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7983" st_id="1013" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6562" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.336:1  store i8 %Input_load_338, i8* %buffer_addr_335, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7984" st_id="1013" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.336:5  %sum_336 = add i17 %phi_mul, 337

]]></Node>
<StgValue><ssdm name="sum_336"/></StgValue>
</operation>

<operation id="7985" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6567" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.336:6  %sum_336_cast = zext i17 %sum_336 to i32

]]></Node>
<StgValue><ssdm name="sum_336_cast"/></StgValue>
</operation>

<operation id="7986" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6568" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.336:7  %Input_addr_340 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_336_cast

]]></Node>
<StgValue><ssdm name="Input_addr_340"/></StgValue>
</operation>

<operation id="7987" st_id="1013" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6569" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.336:8  %Input_load_340 = load i8* %Input_addr_340, align 1

]]></Node>
<StgValue><ssdm name="Input_load_340"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1014">

<operation id="7988" st_id="1014" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6561" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.336:0  %Average_2_335 = phi i8 [ %Average_336_cast, %339 ], [ %Input_load_338, %._crit_edge.335 ]

]]></Node>
<StgValue><ssdm name="Average_2_335"/></StgValue>
</operation>

<operation id="7989" st_id="1014" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.336:2  %Diff_335 = sub i8 %Input_load_339, %Average_2_335

]]></Node>
<StgValue><ssdm name="Diff_335"/></StgValue>
</operation>

<operation id="7990" st_id="1014" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6564" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.336:3  %Output_addr_336 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_335_cast

]]></Node>
<StgValue><ssdm name="Output_addr_336"/></StgValue>
</operation>

<operation id="7991" st_id="1014" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6565" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.336:4  store i8 %Diff_335, i8* %Output_addr_336, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7992" st_id="1014" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6569" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.336:8  %Input_load_340 = load i8* %Input_addr_340, align 1

]]></Node>
<StgValue><ssdm name="Input_load_340"/></StgValue>
</operation>

<operation id="7993" st_id="1014" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.336:9  br i1 %tmp, label %340, label %._crit_edge.337

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7994" st_id="1014" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226928">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6572" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_336 = load i8* %buffer_addr_337, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_336"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1015">

<operation id="7995" st_id="1015" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6572" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_336 = load i8* %buffer_addr_337, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_336"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1016">

<operation id="7996" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226930">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6573" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_336_cast = zext i8 %buffer_load_336 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_336_cast"/></StgValue>
</operation>

<operation id="7997" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226930">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6574" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_336_cast = zext i8 %Input_load_339 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_336_cast"/></StgValue>
</operation>

<operation id="7998" st_id="1016" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226930">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_336 = add i9 %tmp_5_336_cast, %tmp_6_336_cast

]]></Node>
<StgValue><ssdm name="tmp_7_336"/></StgValue>
</operation>

<operation id="7999" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226930">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6576" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_337_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_336, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_337_cast"/></StgValue>
</operation>

<operation id="8000" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226930">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6577" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.337

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8001" st_id="1016" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6580" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.337:1  store i8 %Input_load_339, i8* %buffer_addr_336, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8002" st_id="1016" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6584" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.337:5  %sum_337 = add i17 %phi_mul, 338

]]></Node>
<StgValue><ssdm name="sum_337"/></StgValue>
</operation>

<operation id="8003" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6585" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.337:6  %sum_337_cast = zext i17 %sum_337 to i32

]]></Node>
<StgValue><ssdm name="sum_337_cast"/></StgValue>
</operation>

<operation id="8004" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6586" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.337:7  %Input_addr_341 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_337_cast

]]></Node>
<StgValue><ssdm name="Input_addr_341"/></StgValue>
</operation>

<operation id="8005" st_id="1016" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6587" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.337:8  %Input_load_341 = load i8* %Input_addr_341, align 1

]]></Node>
<StgValue><ssdm name="Input_load_341"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1017">

<operation id="8006" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6579" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.337:0  %Average_2_336 = phi i8 [ %Average_337_cast, %340 ], [ %Input_load_339, %._crit_edge.336 ]

]]></Node>
<StgValue><ssdm name="Average_2_336"/></StgValue>
</operation>

<operation id="8007" st_id="1017" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6581" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.337:2  %Diff_336 = sub i8 %Input_load_340, %Average_2_336

]]></Node>
<StgValue><ssdm name="Diff_336"/></StgValue>
</operation>

<operation id="8008" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6582" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.337:3  %Output_addr_337 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_336_cast

]]></Node>
<StgValue><ssdm name="Output_addr_337"/></StgValue>
</operation>

<operation id="8009" st_id="1017" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6583" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.337:4  store i8 %Diff_336, i8* %Output_addr_337, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8010" st_id="1017" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6587" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.337:8  %Input_load_341 = load i8* %Input_addr_341, align 1

]]></Node>
<StgValue><ssdm name="Input_load_341"/></StgValue>
</operation>

<operation id="8011" st_id="1017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.337:9  br i1 %tmp, label %341, label %._crit_edge.338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8012" st_id="1017" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226933">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6590" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_337 = load i8* %buffer_addr_338, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_337"/></StgValue>
</operation>
</state>

<state id="1018" st_id="1018">

<operation id="8013" st_id="1018" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6590" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_337 = load i8* %buffer_addr_338, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_337"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1019">

<operation id="8014" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6591" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_337_cast = zext i8 %buffer_load_337 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_337_cast"/></StgValue>
</operation>

<operation id="8015" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6592" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_337_cast = zext i8 %Input_load_340 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_337_cast"/></StgValue>
</operation>

<operation id="8016" st_id="1019" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6593" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_337 = add i9 %tmp_5_337_cast, %tmp_6_337_cast

]]></Node>
<StgValue><ssdm name="tmp_7_337"/></StgValue>
</operation>

<operation id="8017" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6594" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_338_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_337, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_338_cast"/></StgValue>
</operation>

<operation id="8018" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226935">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6595" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8019" st_id="1019" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6598" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.338:1  store i8 %Input_load_340, i8* %buffer_addr_337, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8020" st_id="1019" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6602" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.338:5  %sum_338 = add i17 %phi_mul, 339

]]></Node>
<StgValue><ssdm name="sum_338"/></StgValue>
</operation>

<operation id="8021" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6603" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.338:6  %sum_338_cast = zext i17 %sum_338 to i32

]]></Node>
<StgValue><ssdm name="sum_338_cast"/></StgValue>
</operation>

<operation id="8022" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6604" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.338:7  %Input_addr_342 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_338_cast

]]></Node>
<StgValue><ssdm name="Input_addr_342"/></StgValue>
</operation>

<operation id="8023" st_id="1019" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6605" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.338:8  %Input_load_342 = load i8* %Input_addr_342, align 1

]]></Node>
<StgValue><ssdm name="Input_load_342"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1020">

<operation id="8024" st_id="1020" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6597" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.338:0  %Average_2_337 = phi i8 [ %Average_338_cast, %341 ], [ %Input_load_340, %._crit_edge.337 ]

]]></Node>
<StgValue><ssdm name="Average_2_337"/></StgValue>
</operation>

<operation id="8025" st_id="1020" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6599" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.338:2  %Diff_337 = sub i8 %Input_load_341, %Average_2_337

]]></Node>
<StgValue><ssdm name="Diff_337"/></StgValue>
</operation>

<operation id="8026" st_id="1020" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6600" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.338:3  %Output_addr_338 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_337_cast

]]></Node>
<StgValue><ssdm name="Output_addr_338"/></StgValue>
</operation>

<operation id="8027" st_id="1020" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6601" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.338:4  store i8 %Diff_337, i8* %Output_addr_338, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8028" st_id="1020" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6605" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.338:8  %Input_load_342 = load i8* %Input_addr_342, align 1

]]></Node>
<StgValue><ssdm name="Input_load_342"/></StgValue>
</operation>

<operation id="8029" st_id="1020" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.338:9  br i1 %tmp, label %342, label %._crit_edge.339

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8030" st_id="1020" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226938">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6608" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_338 = load i8* %buffer_addr_339, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_338"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1021">

<operation id="8031" st_id="1021" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226939">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6608" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_338 = load i8* %buffer_addr_339, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_338"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1022">

<operation id="8032" st_id="1022" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226940">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6609" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_338_cast = zext i8 %buffer_load_338 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_338_cast"/></StgValue>
</operation>

<operation id="8033" st_id="1022" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226940">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6610" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_338_cast = zext i8 %Input_load_341 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_338_cast"/></StgValue>
</operation>

<operation id="8034" st_id="1022" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226940">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6611" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_338 = add i9 %tmp_5_338_cast, %tmp_6_338_cast

]]></Node>
<StgValue><ssdm name="tmp_7_338"/></StgValue>
</operation>

<operation id="8035" st_id="1022" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226940">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6612" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_339_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_338, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_339_cast"/></StgValue>
</operation>

<operation id="8036" st_id="1022" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226940">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6613" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.339

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8037" st_id="1022" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6616" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.339:1  store i8 %Input_load_341, i8* %buffer_addr_338, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8038" st_id="1022" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.339:5  %sum_339 = add i17 %phi_mul, 340

]]></Node>
<StgValue><ssdm name="sum_339"/></StgValue>
</operation>

<operation id="8039" st_id="1022" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6621" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.339:6  %sum_339_cast = zext i17 %sum_339 to i32

]]></Node>
<StgValue><ssdm name="sum_339_cast"/></StgValue>
</operation>

<operation id="8040" st_id="1022" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6622" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.339:7  %Input_addr_343 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_339_cast

]]></Node>
<StgValue><ssdm name="Input_addr_343"/></StgValue>
</operation>

<operation id="8041" st_id="1022" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6623" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.339:8  %Input_load_343 = load i8* %Input_addr_343, align 1

]]></Node>
<StgValue><ssdm name="Input_load_343"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1023">

<operation id="8042" st_id="1023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6615" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.339:0  %Average_2_338 = phi i8 [ %Average_339_cast, %342 ], [ %Input_load_341, %._crit_edge.338 ]

]]></Node>
<StgValue><ssdm name="Average_2_338"/></StgValue>
</operation>

<operation id="8043" st_id="1023" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.339:2  %Diff_338 = sub i8 %Input_load_342, %Average_2_338

]]></Node>
<StgValue><ssdm name="Diff_338"/></StgValue>
</operation>

<operation id="8044" st_id="1023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6618" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.339:3  %Output_addr_339 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_338_cast

]]></Node>
<StgValue><ssdm name="Output_addr_339"/></StgValue>
</operation>

<operation id="8045" st_id="1023" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6619" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.339:4  store i8 %Diff_338, i8* %Output_addr_339, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8046" st_id="1023" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6623" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.339:8  %Input_load_343 = load i8* %Input_addr_343, align 1

]]></Node>
<StgValue><ssdm name="Input_load_343"/></StgValue>
</operation>

<operation id="8047" st_id="1023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226942">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.339:9  br i1 %tmp, label %343, label %._crit_edge.340

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8048" st_id="1023" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226943">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6626" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_339 = load i8* %buffer_addr_340, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_339"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1024">

<operation id="8049" st_id="1024" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6626" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_339 = load i8* %buffer_addr_340, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_339"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1025">

<operation id="8050" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6627" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_339_cast = zext i8 %buffer_load_339 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_339_cast"/></StgValue>
</operation>

<operation id="8051" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6628" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_339_cast = zext i8 %Input_load_342 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_339_cast"/></StgValue>
</operation>

<operation id="8052" st_id="1025" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_339 = add i9 %tmp_5_339_cast, %tmp_6_339_cast

]]></Node>
<StgValue><ssdm name="tmp_7_339"/></StgValue>
</operation>

<operation id="8053" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6630" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_340_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_339, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_340_cast"/></StgValue>
</operation>

<operation id="8054" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226945">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6631" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.340

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8055" st_id="1025" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6634" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.340:1  store i8 %Input_load_342, i8* %buffer_addr_339, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8056" st_id="1025" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6638" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.340:5  %sum_340 = add i17 %phi_mul, 341

]]></Node>
<StgValue><ssdm name="sum_340"/></StgValue>
</operation>

<operation id="8057" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6639" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.340:6  %sum_340_cast = zext i17 %sum_340 to i32

]]></Node>
<StgValue><ssdm name="sum_340_cast"/></StgValue>
</operation>

<operation id="8058" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6640" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.340:7  %Input_addr_344 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_340_cast

]]></Node>
<StgValue><ssdm name="Input_addr_344"/></StgValue>
</operation>

<operation id="8059" st_id="1025" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226946">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6641" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.340:8  %Input_load_344 = load i8* %Input_addr_344, align 1

]]></Node>
<StgValue><ssdm name="Input_load_344"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1026">

<operation id="8060" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6633" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.340:0  %Average_2_339 = phi i8 [ %Average_340_cast, %343 ], [ %Input_load_342, %._crit_edge.339 ]

]]></Node>
<StgValue><ssdm name="Average_2_339"/></StgValue>
</operation>

<operation id="8061" st_id="1026" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6635" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.340:2  %Diff_339 = sub i8 %Input_load_343, %Average_2_339

]]></Node>
<StgValue><ssdm name="Diff_339"/></StgValue>
</operation>

<operation id="8062" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6636" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.340:3  %Output_addr_340 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_339_cast

]]></Node>
<StgValue><ssdm name="Output_addr_340"/></StgValue>
</operation>

<operation id="8063" st_id="1026" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6637" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.340:4  store i8 %Diff_339, i8* %Output_addr_340, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8064" st_id="1026" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6641" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.340:8  %Input_load_344 = load i8* %Input_addr_344, align 1

]]></Node>
<StgValue><ssdm name="Input_load_344"/></StgValue>
</operation>

<operation id="8065" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226947">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.340:9  br i1 %tmp, label %344, label %._crit_edge.341

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8066" st_id="1026" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226948">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6644" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_340 = load i8* %buffer_addr_341, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_340"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1027">

<operation id="8067" st_id="1027" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6644" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_340 = load i8* %buffer_addr_341, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_340"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1028">

<operation id="8068" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226950">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6645" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_340_cast = zext i8 %buffer_load_340 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_340_cast"/></StgValue>
</operation>

<operation id="8069" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226950">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6646" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_340_cast = zext i8 %Input_load_343 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_340_cast"/></StgValue>
</operation>

<operation id="8070" st_id="1028" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226950">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_340 = add i9 %tmp_5_340_cast, %tmp_6_340_cast

]]></Node>
<StgValue><ssdm name="tmp_7_340"/></StgValue>
</operation>

<operation id="8071" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226950">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6648" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_341_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_340, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_341_cast"/></StgValue>
</operation>

<operation id="8072" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226950">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6649" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.341

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8073" st_id="1028" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6652" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.341:1  store i8 %Input_load_343, i8* %buffer_addr_340, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8074" st_id="1028" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6656" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.341:5  %sum_341 = add i17 %phi_mul, 342

]]></Node>
<StgValue><ssdm name="sum_341"/></StgValue>
</operation>

<operation id="8075" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6657" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.341:6  %sum_341_cast = zext i17 %sum_341 to i32

]]></Node>
<StgValue><ssdm name="sum_341_cast"/></StgValue>
</operation>

<operation id="8076" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6658" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.341:7  %Input_addr_345 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_341_cast

]]></Node>
<StgValue><ssdm name="Input_addr_345"/></StgValue>
</operation>

<operation id="8077" st_id="1028" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6659" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.341:8  %Input_load_345 = load i8* %Input_addr_345, align 1

]]></Node>
<StgValue><ssdm name="Input_load_345"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1029">

<operation id="8078" st_id="1029" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6651" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.341:0  %Average_2_340 = phi i8 [ %Average_341_cast, %344 ], [ %Input_load_343, %._crit_edge.340 ]

]]></Node>
<StgValue><ssdm name="Average_2_340"/></StgValue>
</operation>

<operation id="8079" st_id="1029" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.341:2  %Diff_340 = sub i8 %Input_load_344, %Average_2_340

]]></Node>
<StgValue><ssdm name="Diff_340"/></StgValue>
</operation>

<operation id="8080" st_id="1029" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6654" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.341:3  %Output_addr_341 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_340_cast

]]></Node>
<StgValue><ssdm name="Output_addr_341"/></StgValue>
</operation>

<operation id="8081" st_id="1029" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6655" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.341:4  store i8 %Diff_340, i8* %Output_addr_341, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8082" st_id="1029" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6659" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.341:8  %Input_load_345 = load i8* %Input_addr_345, align 1

]]></Node>
<StgValue><ssdm name="Input_load_345"/></StgValue>
</operation>

<operation id="8083" st_id="1029" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226952">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.341:9  br i1 %tmp, label %345, label %._crit_edge.342

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8084" st_id="1029" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226953">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6662" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_341 = load i8* %buffer_addr_342, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_341"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1030">

<operation id="8085" st_id="1030" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6662" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_341 = load i8* %buffer_addr_342, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_341"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1031">

<operation id="8086" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6663" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_341_cast = zext i8 %buffer_load_341 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_341_cast"/></StgValue>
</operation>

<operation id="8087" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6664" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_341_cast = zext i8 %Input_load_344 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_341_cast"/></StgValue>
</operation>

<operation id="8088" st_id="1031" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6665" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_341 = add i9 %tmp_5_341_cast, %tmp_6_341_cast

]]></Node>
<StgValue><ssdm name="tmp_7_341"/></StgValue>
</operation>

<operation id="8089" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6666" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_342_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_341, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_342_cast"/></StgValue>
</operation>

<operation id="8090" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226955">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6667" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.342

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8091" st_id="1031" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6670" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.342:1  store i8 %Input_load_344, i8* %buffer_addr_341, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8092" st_id="1031" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6674" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.342:5  %sum_342 = add i17 %phi_mul, 343

]]></Node>
<StgValue><ssdm name="sum_342"/></StgValue>
</operation>

<operation id="8093" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6675" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.342:6  %sum_342_cast = zext i17 %sum_342 to i32

]]></Node>
<StgValue><ssdm name="sum_342_cast"/></StgValue>
</operation>

<operation id="8094" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6676" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.342:7  %Input_addr_346 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_342_cast

]]></Node>
<StgValue><ssdm name="Input_addr_346"/></StgValue>
</operation>

<operation id="8095" st_id="1031" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6677" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.342:8  %Input_load_346 = load i8* %Input_addr_346, align 1

]]></Node>
<StgValue><ssdm name="Input_load_346"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1032">

<operation id="8096" st_id="1032" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6669" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.342:0  %Average_2_341 = phi i8 [ %Average_342_cast, %345 ], [ %Input_load_344, %._crit_edge.341 ]

]]></Node>
<StgValue><ssdm name="Average_2_341"/></StgValue>
</operation>

<operation id="8097" st_id="1032" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.342:2  %Diff_341 = sub i8 %Input_load_345, %Average_2_341

]]></Node>
<StgValue><ssdm name="Diff_341"/></StgValue>
</operation>

<operation id="8098" st_id="1032" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6672" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.342:3  %Output_addr_342 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_341_cast

]]></Node>
<StgValue><ssdm name="Output_addr_342"/></StgValue>
</operation>

<operation id="8099" st_id="1032" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6673" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.342:4  store i8 %Diff_341, i8* %Output_addr_342, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8100" st_id="1032" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6677" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.342:8  %Input_load_346 = load i8* %Input_addr_346, align 1

]]></Node>
<StgValue><ssdm name="Input_load_346"/></StgValue>
</operation>

<operation id="8101" st_id="1032" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.342:9  br i1 %tmp, label %346, label %._crit_edge.343

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8102" st_id="1032" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226958">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6680" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_342 = load i8* %buffer_addr_343, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_342"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1033">

<operation id="8103" st_id="1033" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6680" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_342 = load i8* %buffer_addr_343, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_342"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1034">

<operation id="8104" st_id="1034" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6681" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_342_cast = zext i8 %buffer_load_342 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_342_cast"/></StgValue>
</operation>

<operation id="8105" st_id="1034" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6682" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_342_cast = zext i8 %Input_load_345 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_342_cast"/></StgValue>
</operation>

<operation id="8106" st_id="1034" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6683" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_342 = add i9 %tmp_5_342_cast, %tmp_6_342_cast

]]></Node>
<StgValue><ssdm name="tmp_7_342"/></StgValue>
</operation>

<operation id="8107" st_id="1034" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6684" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_343_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_342, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_343_cast"/></StgValue>
</operation>

<operation id="8108" st_id="1034" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226960">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6685" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.343

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8109" st_id="1034" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6688" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.343:1  store i8 %Input_load_345, i8* %buffer_addr_342, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8110" st_id="1034" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6692" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.343:5  %sum_343 = add i17 %phi_mul, 344

]]></Node>
<StgValue><ssdm name="sum_343"/></StgValue>
</operation>

<operation id="8111" st_id="1034" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6693" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.343:6  %sum_343_cast = zext i17 %sum_343 to i32

]]></Node>
<StgValue><ssdm name="sum_343_cast"/></StgValue>
</operation>

<operation id="8112" st_id="1034" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6694" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.343:7  %Input_addr_347 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_343_cast

]]></Node>
<StgValue><ssdm name="Input_addr_347"/></StgValue>
</operation>

<operation id="8113" st_id="1034" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6695" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.343:8  %Input_load_347 = load i8* %Input_addr_347, align 1

]]></Node>
<StgValue><ssdm name="Input_load_347"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1035">

<operation id="8114" st_id="1035" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6687" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.343:0  %Average_2_342 = phi i8 [ %Average_343_cast, %346 ], [ %Input_load_345, %._crit_edge.342 ]

]]></Node>
<StgValue><ssdm name="Average_2_342"/></StgValue>
</operation>

<operation id="8115" st_id="1035" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.343:2  %Diff_342 = sub i8 %Input_load_346, %Average_2_342

]]></Node>
<StgValue><ssdm name="Diff_342"/></StgValue>
</operation>

<operation id="8116" st_id="1035" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6690" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.343:3  %Output_addr_343 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_342_cast

]]></Node>
<StgValue><ssdm name="Output_addr_343"/></StgValue>
</operation>

<operation id="8117" st_id="1035" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6691" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.343:4  store i8 %Diff_342, i8* %Output_addr_343, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8118" st_id="1035" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6695" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.343:8  %Input_load_347 = load i8* %Input_addr_347, align 1

]]></Node>
<StgValue><ssdm name="Input_load_347"/></StgValue>
</operation>

<operation id="8119" st_id="1035" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226962">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.343:9  br i1 %tmp, label %347, label %._crit_edge.344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8120" st_id="1035" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226963">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6698" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_343 = load i8* %buffer_addr_344, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_343"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1036">

<operation id="8121" st_id="1036" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6698" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_343 = load i8* %buffer_addr_344, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_343"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1037">

<operation id="8122" st_id="1037" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226965">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6699" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_343_cast = zext i8 %buffer_load_343 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_343_cast"/></StgValue>
</operation>

<operation id="8123" st_id="1037" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226965">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6700" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_343_cast = zext i8 %Input_load_346 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_343_cast"/></StgValue>
</operation>

<operation id="8124" st_id="1037" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226965">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_343 = add i9 %tmp_5_343_cast, %tmp_6_343_cast

]]></Node>
<StgValue><ssdm name="tmp_7_343"/></StgValue>
</operation>

<operation id="8125" st_id="1037" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226965">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6702" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_344_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_343, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_344_cast"/></StgValue>
</operation>

<operation id="8126" st_id="1037" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226965">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6703" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8127" st_id="1037" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6706" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.344:1  store i8 %Input_load_346, i8* %buffer_addr_343, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8128" st_id="1037" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6710" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.344:5  %sum_344 = add i17 %phi_mul, 345

]]></Node>
<StgValue><ssdm name="sum_344"/></StgValue>
</operation>

<operation id="8129" st_id="1037" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6711" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.344:6  %sum_344_cast = zext i17 %sum_344 to i32

]]></Node>
<StgValue><ssdm name="sum_344_cast"/></StgValue>
</operation>

<operation id="8130" st_id="1037" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6712" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.344:7  %Input_addr_348 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_344_cast

]]></Node>
<StgValue><ssdm name="Input_addr_348"/></StgValue>
</operation>

<operation id="8131" st_id="1037" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226966">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6713" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.344:8  %Input_load_348 = load i8* %Input_addr_348, align 1

]]></Node>
<StgValue><ssdm name="Input_load_348"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1038">

<operation id="8132" st_id="1038" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6705" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.344:0  %Average_2_343 = phi i8 [ %Average_344_cast, %347 ], [ %Input_load_346, %._crit_edge.343 ]

]]></Node>
<StgValue><ssdm name="Average_2_343"/></StgValue>
</operation>

<operation id="8133" st_id="1038" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.344:2  %Diff_343 = sub i8 %Input_load_347, %Average_2_343

]]></Node>
<StgValue><ssdm name="Diff_343"/></StgValue>
</operation>

<operation id="8134" st_id="1038" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6708" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.344:3  %Output_addr_344 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_343_cast

]]></Node>
<StgValue><ssdm name="Output_addr_344"/></StgValue>
</operation>

<operation id="8135" st_id="1038" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6709" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.344:4  store i8 %Diff_343, i8* %Output_addr_344, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8136" st_id="1038" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6713" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.344:8  %Input_load_348 = load i8* %Input_addr_348, align 1

]]></Node>
<StgValue><ssdm name="Input_load_348"/></StgValue>
</operation>

<operation id="8137" st_id="1038" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.344:9  br i1 %tmp, label %348, label %._crit_edge.345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8138" st_id="1038" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226968">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6716" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_344 = load i8* %buffer_addr_345, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_344"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1039">

<operation id="8139" st_id="1039" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6716" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_344 = load i8* %buffer_addr_345, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_344"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1040">

<operation id="8140" st_id="1040" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226970">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6717" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_344_cast = zext i8 %buffer_load_344 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_344_cast"/></StgValue>
</operation>

<operation id="8141" st_id="1040" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226970">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6718" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_344_cast = zext i8 %Input_load_347 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_344_cast"/></StgValue>
</operation>

<operation id="8142" st_id="1040" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226970">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6719" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_344 = add i9 %tmp_5_344_cast, %tmp_6_344_cast

]]></Node>
<StgValue><ssdm name="tmp_7_344"/></StgValue>
</operation>

<operation id="8143" st_id="1040" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226970">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6720" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_345_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_344, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_345_cast"/></StgValue>
</operation>

<operation id="8144" st_id="1040" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226970">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6721" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8145" st_id="1040" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6724" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.345:1  store i8 %Input_load_347, i8* %buffer_addr_344, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8146" st_id="1040" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6728" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.345:5  %sum_345 = add i17 %phi_mul, 346

]]></Node>
<StgValue><ssdm name="sum_345"/></StgValue>
</operation>

<operation id="8147" st_id="1040" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6729" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.345:6  %sum_345_cast = zext i17 %sum_345 to i32

]]></Node>
<StgValue><ssdm name="sum_345_cast"/></StgValue>
</operation>

<operation id="8148" st_id="1040" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6730" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.345:7  %Input_addr_349 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_345_cast

]]></Node>
<StgValue><ssdm name="Input_addr_349"/></StgValue>
</operation>

<operation id="8149" st_id="1040" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6731" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.345:8  %Input_load_349 = load i8* %Input_addr_349, align 1

]]></Node>
<StgValue><ssdm name="Input_load_349"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1041">

<operation id="8150" st_id="1041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6723" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.345:0  %Average_2_344 = phi i8 [ %Average_345_cast, %348 ], [ %Input_load_347, %._crit_edge.344 ]

]]></Node>
<StgValue><ssdm name="Average_2_344"/></StgValue>
</operation>

<operation id="8151" st_id="1041" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.345:2  %Diff_344 = sub i8 %Input_load_348, %Average_2_344

]]></Node>
<StgValue><ssdm name="Diff_344"/></StgValue>
</operation>

<operation id="8152" st_id="1041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6726" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.345:3  %Output_addr_345 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_344_cast

]]></Node>
<StgValue><ssdm name="Output_addr_345"/></StgValue>
</operation>

<operation id="8153" st_id="1041" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6727" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.345:4  store i8 %Diff_344, i8* %Output_addr_345, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8154" st_id="1041" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6731" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.345:8  %Input_load_349 = load i8* %Input_addr_349, align 1

]]></Node>
<StgValue><ssdm name="Input_load_349"/></StgValue>
</operation>

<operation id="8155" st_id="1041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.345:9  br i1 %tmp, label %349, label %._crit_edge.346

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8156" st_id="1041" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226973">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6734" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_345 = load i8* %buffer_addr_346, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_345"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1042">

<operation id="8157" st_id="1042" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6734" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_345 = load i8* %buffer_addr_346, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_345"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1043">

<operation id="8158" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6735" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_345_cast = zext i8 %buffer_load_345 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_345_cast"/></StgValue>
</operation>

<operation id="8159" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6736" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_345_cast = zext i8 %Input_load_348 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_345_cast"/></StgValue>
</operation>

<operation id="8160" st_id="1043" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6737" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_345 = add i9 %tmp_5_345_cast, %tmp_6_345_cast

]]></Node>
<StgValue><ssdm name="tmp_7_345"/></StgValue>
</operation>

<operation id="8161" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6738" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_346_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_345, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_346_cast"/></StgValue>
</operation>

<operation id="8162" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226975">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6739" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.346

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8163" st_id="1043" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6742" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.346:1  store i8 %Input_load_348, i8* %buffer_addr_345, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8164" st_id="1043" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6746" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.346:5  %sum_346 = add i17 %phi_mul, 347

]]></Node>
<StgValue><ssdm name="sum_346"/></StgValue>
</operation>

<operation id="8165" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6747" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.346:6  %sum_346_cast = zext i17 %sum_346 to i32

]]></Node>
<StgValue><ssdm name="sum_346_cast"/></StgValue>
</operation>

<operation id="8166" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6748" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.346:7  %Input_addr_350 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_346_cast

]]></Node>
<StgValue><ssdm name="Input_addr_350"/></StgValue>
</operation>

<operation id="8167" st_id="1043" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6749" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.346:8  %Input_load_350 = load i8* %Input_addr_350, align 1

]]></Node>
<StgValue><ssdm name="Input_load_350"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1044">

<operation id="8168" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6741" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.346:0  %Average_2_345 = phi i8 [ %Average_346_cast, %349 ], [ %Input_load_348, %._crit_edge.345 ]

]]></Node>
<StgValue><ssdm name="Average_2_345"/></StgValue>
</operation>

<operation id="8169" st_id="1044" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6743" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.346:2  %Diff_345 = sub i8 %Input_load_349, %Average_2_345

]]></Node>
<StgValue><ssdm name="Diff_345"/></StgValue>
</operation>

<operation id="8170" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6744" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.346:3  %Output_addr_346 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_345_cast

]]></Node>
<StgValue><ssdm name="Output_addr_346"/></StgValue>
</operation>

<operation id="8171" st_id="1044" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6745" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.346:4  store i8 %Diff_345, i8* %Output_addr_346, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8172" st_id="1044" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6749" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.346:8  %Input_load_350 = load i8* %Input_addr_350, align 1

]]></Node>
<StgValue><ssdm name="Input_load_350"/></StgValue>
</operation>

<operation id="8173" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.346:9  br i1 %tmp, label %350, label %._crit_edge.347

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8174" st_id="1044" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226978">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6752" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_346 = load i8* %buffer_addr_347, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_346"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1045">

<operation id="8175" st_id="1045" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6752" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_346 = load i8* %buffer_addr_347, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_346"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1046">

<operation id="8176" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226980">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6753" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_346_cast = zext i8 %buffer_load_346 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_346_cast"/></StgValue>
</operation>

<operation id="8177" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226980">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6754" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_346_cast = zext i8 %Input_load_349 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_346_cast"/></StgValue>
</operation>

<operation id="8178" st_id="1046" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226980">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6755" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_346 = add i9 %tmp_5_346_cast, %tmp_6_346_cast

]]></Node>
<StgValue><ssdm name="tmp_7_346"/></StgValue>
</operation>

<operation id="8179" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226980">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6756" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_347_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_346, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_347_cast"/></StgValue>
</operation>

<operation id="8180" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226980">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6757" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.347

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8181" st_id="1046" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6760" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.347:1  store i8 %Input_load_349, i8* %buffer_addr_346, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8182" st_id="1046" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6764" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.347:5  %sum_347 = add i17 %phi_mul, 348

]]></Node>
<StgValue><ssdm name="sum_347"/></StgValue>
</operation>

<operation id="8183" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6765" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.347:6  %sum_347_cast = zext i17 %sum_347 to i32

]]></Node>
<StgValue><ssdm name="sum_347_cast"/></StgValue>
</operation>

<operation id="8184" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6766" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.347:7  %Input_addr_351 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_347_cast

]]></Node>
<StgValue><ssdm name="Input_addr_351"/></StgValue>
</operation>

<operation id="8185" st_id="1046" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6767" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.347:8  %Input_load_351 = load i8* %Input_addr_351, align 1

]]></Node>
<StgValue><ssdm name="Input_load_351"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1047">

<operation id="8186" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6759" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.347:0  %Average_2_346 = phi i8 [ %Average_347_cast, %350 ], [ %Input_load_349, %._crit_edge.346 ]

]]></Node>
<StgValue><ssdm name="Average_2_346"/></StgValue>
</operation>

<operation id="8187" st_id="1047" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.347:2  %Diff_346 = sub i8 %Input_load_350, %Average_2_346

]]></Node>
<StgValue><ssdm name="Diff_346"/></StgValue>
</operation>

<operation id="8188" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6762" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.347:3  %Output_addr_347 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_346_cast

]]></Node>
<StgValue><ssdm name="Output_addr_347"/></StgValue>
</operation>

<operation id="8189" st_id="1047" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6763" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.347:4  store i8 %Diff_346, i8* %Output_addr_347, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8190" st_id="1047" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6767" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.347:8  %Input_load_351 = load i8* %Input_addr_351, align 1

]]></Node>
<StgValue><ssdm name="Input_load_351"/></StgValue>
</operation>

<operation id="8191" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.347:9  br i1 %tmp, label %351, label %._crit_edge.348

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8192" st_id="1047" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226983">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6770" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_347 = load i8* %buffer_addr_348, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_347"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1048">

<operation id="8193" st_id="1048" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6770" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_347 = load i8* %buffer_addr_348, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_347"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1049">

<operation id="8194" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226985">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6771" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_347_cast = zext i8 %buffer_load_347 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_347_cast"/></StgValue>
</operation>

<operation id="8195" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226985">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6772" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_347_cast = zext i8 %Input_load_350 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_347_cast"/></StgValue>
</operation>

<operation id="8196" st_id="1049" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226985">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6773" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_347 = add i9 %tmp_5_347_cast, %tmp_6_347_cast

]]></Node>
<StgValue><ssdm name="tmp_7_347"/></StgValue>
</operation>

<operation id="8197" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226985">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6774" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_348_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_347, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_348_cast"/></StgValue>
</operation>

<operation id="8198" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226985">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6775" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.348

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8199" st_id="1049" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6778" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.348:1  store i8 %Input_load_350, i8* %buffer_addr_347, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8200" st_id="1049" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6782" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.348:5  %sum_348 = add i17 %phi_mul, 349

]]></Node>
<StgValue><ssdm name="sum_348"/></StgValue>
</operation>

<operation id="8201" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6783" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.348:6  %sum_348_cast = zext i17 %sum_348 to i32

]]></Node>
<StgValue><ssdm name="sum_348_cast"/></StgValue>
</operation>

<operation id="8202" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6784" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.348:7  %Input_addr_352 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_348_cast

]]></Node>
<StgValue><ssdm name="Input_addr_352"/></StgValue>
</operation>

<operation id="8203" st_id="1049" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6785" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.348:8  %Input_load_352 = load i8* %Input_addr_352, align 1

]]></Node>
<StgValue><ssdm name="Input_load_352"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1050">

<operation id="8204" st_id="1050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6777" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.348:0  %Average_2_347 = phi i8 [ %Average_348_cast, %351 ], [ %Input_load_350, %._crit_edge.347 ]

]]></Node>
<StgValue><ssdm name="Average_2_347"/></StgValue>
</operation>

<operation id="8205" st_id="1050" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.348:2  %Diff_347 = sub i8 %Input_load_351, %Average_2_347

]]></Node>
<StgValue><ssdm name="Diff_347"/></StgValue>
</operation>

<operation id="8206" st_id="1050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6780" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.348:3  %Output_addr_348 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_347_cast

]]></Node>
<StgValue><ssdm name="Output_addr_348"/></StgValue>
</operation>

<operation id="8207" st_id="1050" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6781" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.348:4  store i8 %Diff_347, i8* %Output_addr_348, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8208" st_id="1050" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6785" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.348:8  %Input_load_352 = load i8* %Input_addr_352, align 1

]]></Node>
<StgValue><ssdm name="Input_load_352"/></StgValue>
</operation>

<operation id="8209" st_id="1050" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.348:9  br i1 %tmp, label %352, label %._crit_edge.349

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8210" st_id="1050" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226988">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6788" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_348 = load i8* %buffer_addr_349, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_348"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1051">

<operation id="8211" st_id="1051" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6788" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_348 = load i8* %buffer_addr_349, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_348"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1052">

<operation id="8212" st_id="1052" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6789" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_348_cast = zext i8 %buffer_load_348 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_348_cast"/></StgValue>
</operation>

<operation id="8213" st_id="1052" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6790" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_348_cast = zext i8 %Input_load_351 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_348_cast"/></StgValue>
</operation>

<operation id="8214" st_id="1052" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6791" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_348 = add i9 %tmp_5_348_cast, %tmp_6_348_cast

]]></Node>
<StgValue><ssdm name="tmp_7_348"/></StgValue>
</operation>

<operation id="8215" st_id="1052" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6792" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_349_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_348, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_349_cast"/></StgValue>
</operation>

<operation id="8216" st_id="1052" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226990">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6793" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.349

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8217" st_id="1052" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6796" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.349:1  store i8 %Input_load_351, i8* %buffer_addr_348, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8218" st_id="1052" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6800" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.349:5  %sum_349 = add i17 %phi_mul, 350

]]></Node>
<StgValue><ssdm name="sum_349"/></StgValue>
</operation>

<operation id="8219" st_id="1052" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6801" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.349:6  %sum_349_cast = zext i17 %sum_349 to i32

]]></Node>
<StgValue><ssdm name="sum_349_cast"/></StgValue>
</operation>

<operation id="8220" st_id="1052" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6802" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.349:7  %Input_addr_353 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_349_cast

]]></Node>
<StgValue><ssdm name="Input_addr_353"/></StgValue>
</operation>

<operation id="8221" st_id="1052" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226991">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6803" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.349:8  %Input_load_353 = load i8* %Input_addr_353, align 1

]]></Node>
<StgValue><ssdm name="Input_load_353"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1053">

<operation id="8222" st_id="1053" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6795" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.349:0  %Average_2_348 = phi i8 [ %Average_349_cast, %352 ], [ %Input_load_351, %._crit_edge.348 ]

]]></Node>
<StgValue><ssdm name="Average_2_348"/></StgValue>
</operation>

<operation id="8223" st_id="1053" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6797" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.349:2  %Diff_348 = sub i8 %Input_load_352, %Average_2_348

]]></Node>
<StgValue><ssdm name="Diff_348"/></StgValue>
</operation>

<operation id="8224" st_id="1053" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6798" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.349:3  %Output_addr_349 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_348_cast

]]></Node>
<StgValue><ssdm name="Output_addr_349"/></StgValue>
</operation>

<operation id="8225" st_id="1053" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6799" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.349:4  store i8 %Diff_348, i8* %Output_addr_349, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8226" st_id="1053" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6803" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.349:8  %Input_load_353 = load i8* %Input_addr_353, align 1

]]></Node>
<StgValue><ssdm name="Input_load_353"/></StgValue>
</operation>

<operation id="8227" st_id="1053" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226992">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6804" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.349:9  br i1 %tmp, label %353, label %._crit_edge.350

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8228" st_id="1053" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226993">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6806" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_349 = load i8* %buffer_addr_350, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_349"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1054">

<operation id="8229" st_id="1054" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226994">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6806" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_349 = load i8* %buffer_addr_350, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_349"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1055">

<operation id="8230" st_id="1055" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226995">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6807" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_349_cast = zext i8 %buffer_load_349 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_349_cast"/></StgValue>
</operation>

<operation id="8231" st_id="1055" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226995">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6808" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_349_cast = zext i8 %Input_load_352 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_349_cast"/></StgValue>
</operation>

<operation id="8232" st_id="1055" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226995">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6809" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_349 = add i9 %tmp_5_349_cast, %tmp_6_349_cast

]]></Node>
<StgValue><ssdm name="tmp_7_349"/></StgValue>
</operation>

<operation id="8233" st_id="1055" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226995">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6810" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_350_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_349, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_350_cast"/></StgValue>
</operation>

<operation id="8234" st_id="1055" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226995">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6811" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.350

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8235" st_id="1055" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6814" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.350:1  store i8 %Input_load_352, i8* %buffer_addr_349, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8236" st_id="1055" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6818" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.350:5  %sum_350 = add i17 %phi_mul, 351

]]></Node>
<StgValue><ssdm name="sum_350"/></StgValue>
</operation>

<operation id="8237" st_id="1055" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6819" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.350:6  %sum_350_cast = zext i17 %sum_350 to i32

]]></Node>
<StgValue><ssdm name="sum_350_cast"/></StgValue>
</operation>

<operation id="8238" st_id="1055" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6820" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.350:7  %Input_addr_354 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_350_cast

]]></Node>
<StgValue><ssdm name="Input_addr_354"/></StgValue>
</operation>

<operation id="8239" st_id="1055" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226996">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6821" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.350:8  %Input_load_354 = load i8* %Input_addr_354, align 1

]]></Node>
<StgValue><ssdm name="Input_load_354"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1056">

<operation id="8240" st_id="1056" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6813" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.350:0  %Average_2_349 = phi i8 [ %Average_350_cast, %353 ], [ %Input_load_352, %._crit_edge.349 ]

]]></Node>
<StgValue><ssdm name="Average_2_349"/></StgValue>
</operation>

<operation id="8241" st_id="1056" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.350:2  %Diff_349 = sub i8 %Input_load_353, %Average_2_349

]]></Node>
<StgValue><ssdm name="Diff_349"/></StgValue>
</operation>

<operation id="8242" st_id="1056" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6816" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.350:3  %Output_addr_350 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_349_cast

]]></Node>
<StgValue><ssdm name="Output_addr_350"/></StgValue>
</operation>

<operation id="8243" st_id="1056" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6817" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.350:4  store i8 %Diff_349, i8* %Output_addr_350, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8244" st_id="1056" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6821" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.350:8  %Input_load_354 = load i8* %Input_addr_354, align 1

]]></Node>
<StgValue><ssdm name="Input_load_354"/></StgValue>
</operation>

<operation id="8245" st_id="1056" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6822" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.350:9  br i1 %tmp, label %354, label %._crit_edge.351

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8246" st_id="1056" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226998">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6824" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_350 = load i8* %buffer_addr_351, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_350"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1057">

<operation id="8247" st_id="1057" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6824" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_350 = load i8* %buffer_addr_351, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_350"/></StgValue>
</operation>

<operation id="8248" st_id="1057" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6825" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_350_cast = zext i8 %buffer_load_350 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_350_cast"/></StgValue>
</operation>

<operation id="8249" st_id="1057" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6826" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_350_cast = zext i8 %Input_load_353 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_350_cast"/></StgValue>
</operation>

<operation id="8250" st_id="1057" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_350 = add i9 %tmp_5_350_cast, %tmp_6_350_cast

]]></Node>
<StgValue><ssdm name="tmp_7_350"/></StgValue>
</operation>

<operation id="8251" st_id="1057" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6828" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_351_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_350, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_351_cast"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1058">

<operation id="8252" st_id="1058" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227000">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6829" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.351

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8253" st_id="1058" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6832" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.351:1  store i8 %Input_load_353, i8* %buffer_addr_350, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8254" st_id="1058" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6836" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.351:5  %sum_351 = add i17 %phi_mul, 352

]]></Node>
<StgValue><ssdm name="sum_351"/></StgValue>
</operation>

<operation id="8255" st_id="1058" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6837" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.351:6  %sum_351_cast = zext i17 %sum_351 to i32

]]></Node>
<StgValue><ssdm name="sum_351_cast"/></StgValue>
</operation>

<operation id="8256" st_id="1058" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6838" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.351:7  %Input_addr_355 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_351_cast

]]></Node>
<StgValue><ssdm name="Input_addr_355"/></StgValue>
</operation>

<operation id="8257" st_id="1058" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227001">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6839" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.351:8  %Input_load_355 = load i8* %Input_addr_355, align 1

]]></Node>
<StgValue><ssdm name="Input_load_355"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1059">

<operation id="8258" st_id="1059" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6831" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.351:0  %Average_2_350 = phi i8 [ %Average_351_cast, %354 ], [ %Input_load_353, %._crit_edge.350 ]

]]></Node>
<StgValue><ssdm name="Average_2_350"/></StgValue>
</operation>

<operation id="8259" st_id="1059" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6833" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.351:2  %Diff_350 = sub i8 %Input_load_354, %Average_2_350

]]></Node>
<StgValue><ssdm name="Diff_350"/></StgValue>
</operation>

<operation id="8260" st_id="1059" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6834" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.351:3  %Output_addr_351 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_350_cast

]]></Node>
<StgValue><ssdm name="Output_addr_351"/></StgValue>
</operation>

<operation id="8261" st_id="1059" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6835" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.351:4  store i8 %Diff_350, i8* %Output_addr_351, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8262" st_id="1059" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6839" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.351:8  %Input_load_355 = load i8* %Input_addr_355, align 1

]]></Node>
<StgValue><ssdm name="Input_load_355"/></StgValue>
</operation>

<operation id="8263" st_id="1059" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227002">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.351:9  br i1 %tmp, label %355, label %._crit_edge.352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8264" st_id="1059" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227003">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6842" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_351 = load i8* %buffer_addr_352, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_351"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1060">

<operation id="8265" st_id="1060" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6842" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_351 = load i8* %buffer_addr_352, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_351"/></StgValue>
</operation>

<operation id="8266" st_id="1060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6843" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_351_cast = zext i8 %buffer_load_351 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_351_cast"/></StgValue>
</operation>

<operation id="8267" st_id="1060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6844" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_351_cast = zext i8 %Input_load_354 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_351_cast"/></StgValue>
</operation>

<operation id="8268" st_id="1060" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6845" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_351 = add i9 %tmp_5_351_cast, %tmp_6_351_cast

]]></Node>
<StgValue><ssdm name="tmp_7_351"/></StgValue>
</operation>

<operation id="8269" st_id="1060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227004">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6846" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_352_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_351, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_352_cast"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1061">

<operation id="8270" st_id="1061" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227005">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6847" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.352

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8271" st_id="1061" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6850" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.352:1  store i8 %Input_load_354, i8* %buffer_addr_351, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8272" st_id="1061" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6854" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.352:5  %sum_352 = add i17 %phi_mul, 353

]]></Node>
<StgValue><ssdm name="sum_352"/></StgValue>
</operation>

<operation id="8273" st_id="1061" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6855" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.352:6  %sum_352_cast = zext i17 %sum_352 to i32

]]></Node>
<StgValue><ssdm name="sum_352_cast"/></StgValue>
</operation>

<operation id="8274" st_id="1061" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6856" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.352:7  %Input_addr_356 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_352_cast

]]></Node>
<StgValue><ssdm name="Input_addr_356"/></StgValue>
</operation>

<operation id="8275" st_id="1061" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227006">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6857" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.352:8  %Input_load_356 = load i8* %Input_addr_356, align 1

]]></Node>
<StgValue><ssdm name="Input_load_356"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1062">

<operation id="8276" st_id="1062" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6849" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.352:0  %Average_2_351 = phi i8 [ %Average_352_cast, %355 ], [ %Input_load_354, %._crit_edge.351 ]

]]></Node>
<StgValue><ssdm name="Average_2_351"/></StgValue>
</operation>

<operation id="8277" st_id="1062" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.352:2  %Diff_351 = sub i8 %Input_load_355, %Average_2_351

]]></Node>
<StgValue><ssdm name="Diff_351"/></StgValue>
</operation>

<operation id="8278" st_id="1062" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6852" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.352:3  %Output_addr_352 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_351_cast

]]></Node>
<StgValue><ssdm name="Output_addr_352"/></StgValue>
</operation>

<operation id="8279" st_id="1062" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6853" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.352:4  store i8 %Diff_351, i8* %Output_addr_352, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8280" st_id="1062" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6857" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.352:8  %Input_load_356 = load i8* %Input_addr_356, align 1

]]></Node>
<StgValue><ssdm name="Input_load_356"/></StgValue>
</operation>

<operation id="8281" st_id="1062" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6858" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.352:9  br i1 %tmp, label %356, label %._crit_edge.353

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8282" st_id="1062" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227008">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6860" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_352 = load i8* %buffer_addr_353, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_352"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1063">

<operation id="8283" st_id="1063" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6860" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_352 = load i8* %buffer_addr_353, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_352"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1064">

<operation id="8284" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6861" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_352_cast = zext i8 %buffer_load_352 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_352_cast"/></StgValue>
</operation>

<operation id="8285" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6862" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_352_cast = zext i8 %Input_load_355 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_352_cast"/></StgValue>
</operation>

<operation id="8286" st_id="1064" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6863" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_352 = add i9 %tmp_5_352_cast, %tmp_6_352_cast

]]></Node>
<StgValue><ssdm name="tmp_7_352"/></StgValue>
</operation>

<operation id="8287" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6864" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_353_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_352, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_353_cast"/></StgValue>
</operation>

<operation id="8288" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227010">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6865" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.353

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8289" st_id="1064" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6868" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.353:1  store i8 %Input_load_355, i8* %buffer_addr_352, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8290" st_id="1064" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6872" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.353:5  %sum_353 = add i17 %phi_mul, 354

]]></Node>
<StgValue><ssdm name="sum_353"/></StgValue>
</operation>

<operation id="8291" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6873" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.353:6  %sum_353_cast = zext i17 %sum_353 to i32

]]></Node>
<StgValue><ssdm name="sum_353_cast"/></StgValue>
</operation>

<operation id="8292" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6874" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.353:7  %Input_addr_357 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_353_cast

]]></Node>
<StgValue><ssdm name="Input_addr_357"/></StgValue>
</operation>

<operation id="8293" st_id="1064" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6875" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.353:8  %Input_load_357 = load i8* %Input_addr_357, align 1

]]></Node>
<StgValue><ssdm name="Input_load_357"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1065">

<operation id="8294" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6867" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.353:0  %Average_2_352 = phi i8 [ %Average_353_cast, %356 ], [ %Input_load_355, %._crit_edge.352 ]

]]></Node>
<StgValue><ssdm name="Average_2_352"/></StgValue>
</operation>

<operation id="8295" st_id="1065" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.353:2  %Diff_352 = sub i8 %Input_load_356, %Average_2_352

]]></Node>
<StgValue><ssdm name="Diff_352"/></StgValue>
</operation>

<operation id="8296" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6870" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.353:3  %Output_addr_353 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_352_cast

]]></Node>
<StgValue><ssdm name="Output_addr_353"/></StgValue>
</operation>

<operation id="8297" st_id="1065" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6871" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.353:4  store i8 %Diff_352, i8* %Output_addr_353, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8298" st_id="1065" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6875" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.353:8  %Input_load_357 = load i8* %Input_addr_357, align 1

]]></Node>
<StgValue><ssdm name="Input_load_357"/></StgValue>
</operation>

<operation id="8299" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.353:9  br i1 %tmp, label %357, label %._crit_edge.354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8300" st_id="1065" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227013">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6878" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_353 = load i8* %buffer_addr_354, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_353"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1066">

<operation id="8301" st_id="1066" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6878" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_353 = load i8* %buffer_addr_354, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_353"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1067">

<operation id="8302" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6879" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_353_cast = zext i8 %buffer_load_353 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_353_cast"/></StgValue>
</operation>

<operation id="8303" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6880" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_353_cast = zext i8 %Input_load_356 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_353_cast"/></StgValue>
</operation>

<operation id="8304" st_id="1067" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6881" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_353 = add i9 %tmp_5_353_cast, %tmp_6_353_cast

]]></Node>
<StgValue><ssdm name="tmp_7_353"/></StgValue>
</operation>

<operation id="8305" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6882" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_354_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_353, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_354_cast"/></StgValue>
</operation>

<operation id="8306" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227015">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6883" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8307" st_id="1067" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6886" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.354:1  store i8 %Input_load_356, i8* %buffer_addr_353, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8308" st_id="1067" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6890" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.354:5  %sum_354 = add i17 %phi_mul, 355

]]></Node>
<StgValue><ssdm name="sum_354"/></StgValue>
</operation>

<operation id="8309" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6891" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.354:6  %sum_354_cast = zext i17 %sum_354 to i32

]]></Node>
<StgValue><ssdm name="sum_354_cast"/></StgValue>
</operation>

<operation id="8310" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6892" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.354:7  %Input_addr_358 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_354_cast

]]></Node>
<StgValue><ssdm name="Input_addr_358"/></StgValue>
</operation>

<operation id="8311" st_id="1067" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6893" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.354:8  %Input_load_358 = load i8* %Input_addr_358, align 1

]]></Node>
<StgValue><ssdm name="Input_load_358"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1068">

<operation id="8312" st_id="1068" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6885" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.354:0  %Average_2_353 = phi i8 [ %Average_354_cast, %357 ], [ %Input_load_356, %._crit_edge.353 ]

]]></Node>
<StgValue><ssdm name="Average_2_353"/></StgValue>
</operation>

<operation id="8313" st_id="1068" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6887" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.354:2  %Diff_353 = sub i8 %Input_load_357, %Average_2_353

]]></Node>
<StgValue><ssdm name="Diff_353"/></StgValue>
</operation>

<operation id="8314" st_id="1068" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6888" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.354:3  %Output_addr_354 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_353_cast

]]></Node>
<StgValue><ssdm name="Output_addr_354"/></StgValue>
</operation>

<operation id="8315" st_id="1068" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6889" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.354:4  store i8 %Diff_353, i8* %Output_addr_354, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8316" st_id="1068" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6893" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.354:8  %Input_load_358 = load i8* %Input_addr_358, align 1

]]></Node>
<StgValue><ssdm name="Input_load_358"/></StgValue>
</operation>

<operation id="8317" st_id="1068" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6894" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.354:9  br i1 %tmp, label %358, label %._crit_edge.355

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8318" st_id="1068" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227018">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6896" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_354 = load i8* %buffer_addr_355, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_354"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1069">

<operation id="8319" st_id="1069" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6896" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_354 = load i8* %buffer_addr_355, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_354"/></StgValue>
</operation>

<operation id="8320" st_id="1069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6897" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_354_cast = zext i8 %buffer_load_354 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_354_cast"/></StgValue>
</operation>

<operation id="8321" st_id="1069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6898" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_354_cast = zext i8 %Input_load_357 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_354_cast"/></StgValue>
</operation>

<operation id="8322" st_id="1069" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6899" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_354 = add i9 %tmp_5_354_cast, %tmp_6_354_cast

]]></Node>
<StgValue><ssdm name="tmp_7_354"/></StgValue>
</operation>

<operation id="8323" st_id="1069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6900" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_355_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_354, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_355_cast"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1070">

<operation id="8324" st_id="1070" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227020">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6901" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.355

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8325" st_id="1070" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6904" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.355:1  store i8 %Input_load_357, i8* %buffer_addr_354, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8326" st_id="1070" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6908" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.355:5  %sum_355 = add i17 %phi_mul, 356

]]></Node>
<StgValue><ssdm name="sum_355"/></StgValue>
</operation>

<operation id="8327" st_id="1070" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6909" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.355:6  %sum_355_cast = zext i17 %sum_355 to i32

]]></Node>
<StgValue><ssdm name="sum_355_cast"/></StgValue>
</operation>

<operation id="8328" st_id="1070" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6910" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.355:7  %Input_addr_359 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_355_cast

]]></Node>
<StgValue><ssdm name="Input_addr_359"/></StgValue>
</operation>

<operation id="8329" st_id="1070" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6911" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.355:8  %Input_load_359 = load i8* %Input_addr_359, align 1

]]></Node>
<StgValue><ssdm name="Input_load_359"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1071">

<operation id="8330" st_id="1071" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6903" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.355:0  %Average_2_354 = phi i8 [ %Average_355_cast, %358 ], [ %Input_load_357, %._crit_edge.354 ]

]]></Node>
<StgValue><ssdm name="Average_2_354"/></StgValue>
</operation>

<operation id="8331" st_id="1071" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.355:2  %Diff_354 = sub i8 %Input_load_358, %Average_2_354

]]></Node>
<StgValue><ssdm name="Diff_354"/></StgValue>
</operation>

<operation id="8332" st_id="1071" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6906" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.355:3  %Output_addr_355 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_354_cast

]]></Node>
<StgValue><ssdm name="Output_addr_355"/></StgValue>
</operation>

<operation id="8333" st_id="1071" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6907" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.355:4  store i8 %Diff_354, i8* %Output_addr_355, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8334" st_id="1071" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6911" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.355:8  %Input_load_359 = load i8* %Input_addr_359, align 1

]]></Node>
<StgValue><ssdm name="Input_load_359"/></StgValue>
</operation>

<operation id="8335" st_id="1071" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6912" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.355:9  br i1 %tmp, label %359, label %._crit_edge.356

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8336" st_id="1071" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227023">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6914" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_355 = load i8* %buffer_addr_356, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_355"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1072">

<operation id="8337" st_id="1072" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6914" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_355 = load i8* %buffer_addr_356, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_355"/></StgValue>
</operation>

<operation id="8338" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6915" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_355_cast = zext i8 %buffer_load_355 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_355_cast"/></StgValue>
</operation>

<operation id="8339" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6916" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_355_cast = zext i8 %Input_load_358 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_355_cast"/></StgValue>
</operation>

<operation id="8340" st_id="1072" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6917" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_355 = add i9 %tmp_5_355_cast, %tmp_6_355_cast

]]></Node>
<StgValue><ssdm name="tmp_7_355"/></StgValue>
</operation>

<operation id="8341" st_id="1072" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6918" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_356_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_355, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_356_cast"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1073">

<operation id="8342" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227025">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6919" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.356

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8343" st_id="1073" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6922" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.356:1  store i8 %Input_load_358, i8* %buffer_addr_355, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8344" st_id="1073" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6926" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.356:5  %sum_356 = add i17 %phi_mul, 357

]]></Node>
<StgValue><ssdm name="sum_356"/></StgValue>
</operation>

<operation id="8345" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6927" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.356:6  %sum_356_cast = zext i17 %sum_356 to i32

]]></Node>
<StgValue><ssdm name="sum_356_cast"/></StgValue>
</operation>

<operation id="8346" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6928" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.356:7  %Input_addr_360 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_356_cast

]]></Node>
<StgValue><ssdm name="Input_addr_360"/></StgValue>
</operation>

<operation id="8347" st_id="1073" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227026">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6929" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.356:8  %Input_load_360 = load i8* %Input_addr_360, align 1

]]></Node>
<StgValue><ssdm name="Input_load_360"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1074">

<operation id="8348" st_id="1074" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6921" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.356:0  %Average_2_355 = phi i8 [ %Average_356_cast, %359 ], [ %Input_load_358, %._crit_edge.355 ]

]]></Node>
<StgValue><ssdm name="Average_2_355"/></StgValue>
</operation>

<operation id="8349" st_id="1074" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6923" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.356:2  %Diff_355 = sub i8 %Input_load_359, %Average_2_355

]]></Node>
<StgValue><ssdm name="Diff_355"/></StgValue>
</operation>

<operation id="8350" st_id="1074" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6924" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.356:3  %Output_addr_356 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_355_cast

]]></Node>
<StgValue><ssdm name="Output_addr_356"/></StgValue>
</operation>

<operation id="8351" st_id="1074" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6925" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.356:4  store i8 %Diff_355, i8* %Output_addr_356, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8352" st_id="1074" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6929" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.356:8  %Input_load_360 = load i8* %Input_addr_360, align 1

]]></Node>
<StgValue><ssdm name="Input_load_360"/></StgValue>
</operation>

<operation id="8353" st_id="1074" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6930" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.356:9  br i1 %tmp, label %360, label %._crit_edge.357

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8354" st_id="1074" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227028">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6932" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_356 = load i8* %buffer_addr_357, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_356"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1075">

<operation id="8355" st_id="1075" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227029">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6932" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_356 = load i8* %buffer_addr_357, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_356"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1076">

<operation id="8356" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6933" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_356_cast = zext i8 %buffer_load_356 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_356_cast"/></StgValue>
</operation>

<operation id="8357" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6934" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_356_cast = zext i8 %Input_load_359 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_356_cast"/></StgValue>
</operation>

<operation id="8358" st_id="1076" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6935" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_356 = add i9 %tmp_5_356_cast, %tmp_6_356_cast

]]></Node>
<StgValue><ssdm name="tmp_7_356"/></StgValue>
</operation>

<operation id="8359" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6936" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_357_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_356, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_357_cast"/></StgValue>
</operation>

<operation id="8360" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227030">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6937" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.357

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8361" st_id="1076" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6940" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.357:1  store i8 %Input_load_359, i8* %buffer_addr_356, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8362" st_id="1076" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6944" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.357:5  %sum_357 = add i17 %phi_mul, 358

]]></Node>
<StgValue><ssdm name="sum_357"/></StgValue>
</operation>

<operation id="8363" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6945" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.357:6  %sum_357_cast = zext i17 %sum_357 to i32

]]></Node>
<StgValue><ssdm name="sum_357_cast"/></StgValue>
</operation>

<operation id="8364" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6946" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.357:7  %Input_addr_361 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_357_cast

]]></Node>
<StgValue><ssdm name="Input_addr_361"/></StgValue>
</operation>

<operation id="8365" st_id="1076" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227031">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6947" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.357:8  %Input_load_361 = load i8* %Input_addr_361, align 1

]]></Node>
<StgValue><ssdm name="Input_load_361"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1077">

<operation id="8366" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6939" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.357:0  %Average_2_356 = phi i8 [ %Average_357_cast, %360 ], [ %Input_load_359, %._crit_edge.356 ]

]]></Node>
<StgValue><ssdm name="Average_2_356"/></StgValue>
</operation>

<operation id="8367" st_id="1077" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.357:2  %Diff_356 = sub i8 %Input_load_360, %Average_2_356

]]></Node>
<StgValue><ssdm name="Diff_356"/></StgValue>
</operation>

<operation id="8368" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6942" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.357:3  %Output_addr_357 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_356_cast

]]></Node>
<StgValue><ssdm name="Output_addr_357"/></StgValue>
</operation>

<operation id="8369" st_id="1077" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6943" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.357:4  store i8 %Diff_356, i8* %Output_addr_357, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8370" st_id="1077" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6947" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.357:8  %Input_load_361 = load i8* %Input_addr_361, align 1

]]></Node>
<StgValue><ssdm name="Input_load_361"/></StgValue>
</operation>

<operation id="8371" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.357:9  br i1 %tmp, label %361, label %._crit_edge.358

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8372" st_id="1077" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227033">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6950" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_357 = load i8* %buffer_addr_358, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_357"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1078">

<operation id="8373" st_id="1078" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227034">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6950" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_357 = load i8* %buffer_addr_358, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_357"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1079">

<operation id="8374" st_id="1079" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6951" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_357_cast = zext i8 %buffer_load_357 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_357_cast"/></StgValue>
</operation>

<operation id="8375" st_id="1079" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6952" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_357_cast = zext i8 %Input_load_360 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_357_cast"/></StgValue>
</operation>

<operation id="8376" st_id="1079" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6953" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_357 = add i9 %tmp_5_357_cast, %tmp_6_357_cast

]]></Node>
<StgValue><ssdm name="tmp_7_357"/></StgValue>
</operation>

<operation id="8377" st_id="1079" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6954" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_358_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_357, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_358_cast"/></StgValue>
</operation>

<operation id="8378" st_id="1079" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227035">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6955" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.358

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8379" st_id="1079" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6958" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.358:1  store i8 %Input_load_360, i8* %buffer_addr_357, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8380" st_id="1079" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6962" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.358:5  %sum_358 = add i17 %phi_mul, 359

]]></Node>
<StgValue><ssdm name="sum_358"/></StgValue>
</operation>

<operation id="8381" st_id="1079" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6963" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.358:6  %sum_358_cast = zext i17 %sum_358 to i32

]]></Node>
<StgValue><ssdm name="sum_358_cast"/></StgValue>
</operation>

<operation id="8382" st_id="1079" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6964" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.358:7  %Input_addr_362 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_358_cast

]]></Node>
<StgValue><ssdm name="Input_addr_362"/></StgValue>
</operation>

<operation id="8383" st_id="1079" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6965" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.358:8  %Input_load_362 = load i8* %Input_addr_362, align 1

]]></Node>
<StgValue><ssdm name="Input_load_362"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1080">

<operation id="8384" st_id="1080" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6957" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.358:0  %Average_2_357 = phi i8 [ %Average_358_cast, %361 ], [ %Input_load_360, %._crit_edge.357 ]

]]></Node>
<StgValue><ssdm name="Average_2_357"/></StgValue>
</operation>

<operation id="8385" st_id="1080" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.358:2  %Diff_357 = sub i8 %Input_load_361, %Average_2_357

]]></Node>
<StgValue><ssdm name="Diff_357"/></StgValue>
</operation>

<operation id="8386" st_id="1080" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6960" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.358:3  %Output_addr_358 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_357_cast

]]></Node>
<StgValue><ssdm name="Output_addr_358"/></StgValue>
</operation>

<operation id="8387" st_id="1080" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6961" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.358:4  store i8 %Diff_357, i8* %Output_addr_358, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8388" st_id="1080" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6965" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.358:8  %Input_load_362 = load i8* %Input_addr_362, align 1

]]></Node>
<StgValue><ssdm name="Input_load_362"/></StgValue>
</operation>

<operation id="8389" st_id="1080" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6966" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.358:9  br i1 %tmp, label %362, label %._crit_edge.359

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8390" st_id="1080" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227038">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6968" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_358 = load i8* %buffer_addr_359, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_358"/></StgValue>
</operation>
</state>

<state id="1081" st_id="1081">

<operation id="8391" st_id="1081" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227039">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6968" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_358 = load i8* %buffer_addr_359, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_358"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1082">

<operation id="8392" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6969" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_358_cast = zext i8 %buffer_load_358 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_358_cast"/></StgValue>
</operation>

<operation id="8393" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6970" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_358_cast = zext i8 %Input_load_361 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_358_cast"/></StgValue>
</operation>

<operation id="8394" st_id="1082" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6971" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_358 = add i9 %tmp_5_358_cast, %tmp_6_358_cast

]]></Node>
<StgValue><ssdm name="tmp_7_358"/></StgValue>
</operation>

<operation id="8395" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6972" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_359_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_358, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_359_cast"/></StgValue>
</operation>

<operation id="8396" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227040">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6973" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.359

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8397" st_id="1082" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6976" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.359:1  store i8 %Input_load_361, i8* %buffer_addr_358, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8398" st_id="1082" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6980" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.359:5  %sum_359 = add i17 %phi_mul, 360

]]></Node>
<StgValue><ssdm name="sum_359"/></StgValue>
</operation>

<operation id="8399" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6981" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.359:6  %sum_359_cast = zext i17 %sum_359 to i32

]]></Node>
<StgValue><ssdm name="sum_359_cast"/></StgValue>
</operation>

<operation id="8400" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6982" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.359:7  %Input_addr_363 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_359_cast

]]></Node>
<StgValue><ssdm name="Input_addr_363"/></StgValue>
</operation>

<operation id="8401" st_id="1082" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227041">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6983" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.359:8  %Input_load_363 = load i8* %Input_addr_363, align 1

]]></Node>
<StgValue><ssdm name="Input_load_363"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1083">

<operation id="8402" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6975" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.359:0  %Average_2_358 = phi i8 [ %Average_359_cast, %362 ], [ %Input_load_361, %._crit_edge.358 ]

]]></Node>
<StgValue><ssdm name="Average_2_358"/></StgValue>
</operation>

<operation id="8403" st_id="1083" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.359:2  %Diff_358 = sub i8 %Input_load_362, %Average_2_358

]]></Node>
<StgValue><ssdm name="Diff_358"/></StgValue>
</operation>

<operation id="8404" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6978" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.359:3  %Output_addr_359 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_358_cast

]]></Node>
<StgValue><ssdm name="Output_addr_359"/></StgValue>
</operation>

<operation id="8405" st_id="1083" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6979" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.359:4  store i8 %Diff_358, i8* %Output_addr_359, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8406" st_id="1083" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6983" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.359:8  %Input_load_363 = load i8* %Input_addr_363, align 1

]]></Node>
<StgValue><ssdm name="Input_load_363"/></StgValue>
</operation>

<operation id="8407" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227042">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6984" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.359:9  br i1 %tmp, label %363, label %._crit_edge.360

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8408" st_id="1083" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227043">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6986" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_359 = load i8* %buffer_addr_360, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_359"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1084">

<operation id="8409" st_id="1084" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6986" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_359 = load i8* %buffer_addr_360, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_359"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1085">

<operation id="8410" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227045">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6987" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_359_cast = zext i8 %buffer_load_359 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_359_cast"/></StgValue>
</operation>

<operation id="8411" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227045">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6988" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_359_cast = zext i8 %Input_load_362 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_359_cast"/></StgValue>
</operation>

<operation id="8412" st_id="1085" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227045">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6989" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_359 = add i9 %tmp_5_359_cast, %tmp_6_359_cast

]]></Node>
<StgValue><ssdm name="tmp_7_359"/></StgValue>
</operation>

<operation id="8413" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227045">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6990" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_360_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_359, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_360_cast"/></StgValue>
</operation>

<operation id="8414" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227045">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6991" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.360

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8415" st_id="1085" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6994" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.360:1  store i8 %Input_load_362, i8* %buffer_addr_359, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8416" st_id="1085" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6998" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.360:5  %sum_360 = add i17 %phi_mul, 361

]]></Node>
<StgValue><ssdm name="sum_360"/></StgValue>
</operation>

<operation id="8417" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6999" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.360:6  %sum_360_cast = zext i17 %sum_360 to i32

]]></Node>
<StgValue><ssdm name="sum_360_cast"/></StgValue>
</operation>

<operation id="8418" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7000" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.360:7  %Input_addr_364 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_360_cast

]]></Node>
<StgValue><ssdm name="Input_addr_364"/></StgValue>
</operation>

<operation id="8419" st_id="1085" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227046">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7001" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.360:8  %Input_load_364 = load i8* %Input_addr_364, align 1

]]></Node>
<StgValue><ssdm name="Input_load_364"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1086">

<operation id="8420" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6993" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.360:0  %Average_2_359 = phi i8 [ %Average_360_cast, %363 ], [ %Input_load_362, %._crit_edge.359 ]

]]></Node>
<StgValue><ssdm name="Average_2_359"/></StgValue>
</operation>

<operation id="8421" st_id="1086" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.360:2  %Diff_359 = sub i8 %Input_load_363, %Average_2_359

]]></Node>
<StgValue><ssdm name="Diff_359"/></StgValue>
</operation>

<operation id="8422" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6996" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.360:3  %Output_addr_360 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_359_cast

]]></Node>
<StgValue><ssdm name="Output_addr_360"/></StgValue>
</operation>

<operation id="8423" st_id="1086" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6997" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.360:4  store i8 %Diff_359, i8* %Output_addr_360, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8424" st_id="1086" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7001" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.360:8  %Input_load_364 = load i8* %Input_addr_364, align 1

]]></Node>
<StgValue><ssdm name="Input_load_364"/></StgValue>
</operation>

<operation id="8425" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227047">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.360:9  br i1 %tmp, label %364, label %._crit_edge.361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8426" st_id="1086" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227048">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7004" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_360 = load i8* %buffer_addr_361, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_360"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1087">

<operation id="8427" st_id="1087" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7004" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_360 = load i8* %buffer_addr_361, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_360"/></StgValue>
</operation>

<operation id="8428" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7005" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_360_cast = zext i8 %buffer_load_360 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_360_cast"/></StgValue>
</operation>

<operation id="8429" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7006" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_360_cast = zext i8 %Input_load_363 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_360_cast"/></StgValue>
</operation>

<operation id="8430" st_id="1087" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7007" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_360 = add i9 %tmp_5_360_cast, %tmp_6_360_cast

]]></Node>
<StgValue><ssdm name="tmp_7_360"/></StgValue>
</operation>

<operation id="8431" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7008" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_361_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_360, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_361_cast"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1088">

<operation id="8432" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227050">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7009" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8433" st_id="1088" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7012" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.361:1  store i8 %Input_load_363, i8* %buffer_addr_360, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8434" st_id="1088" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7016" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.361:5  %sum_361 = add i17 %phi_mul, 362

]]></Node>
<StgValue><ssdm name="sum_361"/></StgValue>
</operation>

<operation id="8435" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7017" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.361:6  %sum_361_cast = zext i17 %sum_361 to i32

]]></Node>
<StgValue><ssdm name="sum_361_cast"/></StgValue>
</operation>

<operation id="8436" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7018" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.361:7  %Input_addr_365 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_361_cast

]]></Node>
<StgValue><ssdm name="Input_addr_365"/></StgValue>
</operation>

<operation id="8437" st_id="1088" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227051">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7019" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.361:8  %Input_load_365 = load i8* %Input_addr_365, align 1

]]></Node>
<StgValue><ssdm name="Input_load_365"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1089">

<operation id="8438" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7011" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.361:0  %Average_2_360 = phi i8 [ %Average_361_cast, %364 ], [ %Input_load_363, %._crit_edge.360 ]

]]></Node>
<StgValue><ssdm name="Average_2_360"/></StgValue>
</operation>

<operation id="8439" st_id="1089" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.361:2  %Diff_360 = sub i8 %Input_load_364, %Average_2_360

]]></Node>
<StgValue><ssdm name="Diff_360"/></StgValue>
</operation>

<operation id="8440" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7014" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.361:3  %Output_addr_361 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_360_cast

]]></Node>
<StgValue><ssdm name="Output_addr_361"/></StgValue>
</operation>

<operation id="8441" st_id="1089" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7015" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.361:4  store i8 %Diff_360, i8* %Output_addr_361, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8442" st_id="1089" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7019" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.361:8  %Input_load_365 = load i8* %Input_addr_365, align 1

]]></Node>
<StgValue><ssdm name="Input_load_365"/></StgValue>
</operation>

<operation id="8443" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227052">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7020" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.361:9  br i1 %tmp, label %365, label %._crit_edge.362

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8444" st_id="1089" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227053">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7022" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_361 = load i8* %buffer_addr_362, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_361"/></StgValue>
</operation>
</state>

<state id="1090" st_id="1090">

<operation id="8445" st_id="1090" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7022" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_361 = load i8* %buffer_addr_362, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_361"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1091">

<operation id="8446" st_id="1091" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227055">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7023" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_361_cast = zext i8 %buffer_load_361 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_361_cast"/></StgValue>
</operation>

<operation id="8447" st_id="1091" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227055">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7024" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_361_cast = zext i8 %Input_load_364 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_361_cast"/></StgValue>
</operation>

<operation id="8448" st_id="1091" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227055">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7025" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_361 = add i9 %tmp_5_361_cast, %tmp_6_361_cast

]]></Node>
<StgValue><ssdm name="tmp_7_361"/></StgValue>
</operation>

<operation id="8449" st_id="1091" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227055">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7026" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_362_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_361, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_362_cast"/></StgValue>
</operation>

<operation id="8450" st_id="1091" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227055">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7027" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.362

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8451" st_id="1091" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7030" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.362:1  store i8 %Input_load_364, i8* %buffer_addr_361, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8452" st_id="1091" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7034" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.362:5  %sum_362 = add i17 %phi_mul, 363

]]></Node>
<StgValue><ssdm name="sum_362"/></StgValue>
</operation>

<operation id="8453" st_id="1091" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7035" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.362:6  %sum_362_cast = zext i17 %sum_362 to i32

]]></Node>
<StgValue><ssdm name="sum_362_cast"/></StgValue>
</operation>

<operation id="8454" st_id="1091" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7036" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.362:7  %Input_addr_366 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_362_cast

]]></Node>
<StgValue><ssdm name="Input_addr_366"/></StgValue>
</operation>

<operation id="8455" st_id="1091" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227056">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7037" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.362:8  %Input_load_366 = load i8* %Input_addr_366, align 1

]]></Node>
<StgValue><ssdm name="Input_load_366"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1092">

<operation id="8456" st_id="1092" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7029" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.362:0  %Average_2_361 = phi i8 [ %Average_362_cast, %365 ], [ %Input_load_364, %._crit_edge.361 ]

]]></Node>
<StgValue><ssdm name="Average_2_361"/></StgValue>
</operation>

<operation id="8457" st_id="1092" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.362:2  %Diff_361 = sub i8 %Input_load_365, %Average_2_361

]]></Node>
<StgValue><ssdm name="Diff_361"/></StgValue>
</operation>

<operation id="8458" st_id="1092" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7032" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.362:3  %Output_addr_362 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_361_cast

]]></Node>
<StgValue><ssdm name="Output_addr_362"/></StgValue>
</operation>

<operation id="8459" st_id="1092" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7033" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.362:4  store i8 %Diff_361, i8* %Output_addr_362, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8460" st_id="1092" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7037" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.362:8  %Input_load_366 = load i8* %Input_addr_366, align 1

]]></Node>
<StgValue><ssdm name="Input_load_366"/></StgValue>
</operation>

<operation id="8461" st_id="1092" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7038" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.362:9  br i1 %tmp, label %366, label %._crit_edge.363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8462" st_id="1092" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227058">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7040" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_362 = load i8* %buffer_addr_363, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_362"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1093">

<operation id="8463" st_id="1093" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7040" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_362 = load i8* %buffer_addr_363, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_362"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1094">

<operation id="8464" st_id="1094" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7041" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_362_cast = zext i8 %buffer_load_362 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_362_cast"/></StgValue>
</operation>

<operation id="8465" st_id="1094" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7042" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_362_cast = zext i8 %Input_load_365 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_362_cast"/></StgValue>
</operation>

<operation id="8466" st_id="1094" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7043" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_362 = add i9 %tmp_5_362_cast, %tmp_6_362_cast

]]></Node>
<StgValue><ssdm name="tmp_7_362"/></StgValue>
</operation>

<operation id="8467" st_id="1094" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7044" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_363_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_362, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_363_cast"/></StgValue>
</operation>

<operation id="8468" st_id="1094" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227060">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7045" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8469" st_id="1094" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7048" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.363:1  store i8 %Input_load_365, i8* %buffer_addr_362, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8470" st_id="1094" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7052" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.363:5  %sum_363 = add i17 %phi_mul, 364

]]></Node>
<StgValue><ssdm name="sum_363"/></StgValue>
</operation>

<operation id="8471" st_id="1094" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7053" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.363:6  %sum_363_cast = zext i17 %sum_363 to i32

]]></Node>
<StgValue><ssdm name="sum_363_cast"/></StgValue>
</operation>

<operation id="8472" st_id="1094" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7054" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.363:7  %Input_addr_367 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_363_cast

]]></Node>
<StgValue><ssdm name="Input_addr_367"/></StgValue>
</operation>

<operation id="8473" st_id="1094" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7055" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.363:8  %Input_load_367 = load i8* %Input_addr_367, align 1

]]></Node>
<StgValue><ssdm name="Input_load_367"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1095">

<operation id="8474" st_id="1095" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7047" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.363:0  %Average_2_362 = phi i8 [ %Average_363_cast, %366 ], [ %Input_load_365, %._crit_edge.362 ]

]]></Node>
<StgValue><ssdm name="Average_2_362"/></StgValue>
</operation>

<operation id="8475" st_id="1095" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7049" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.363:2  %Diff_362 = sub i8 %Input_load_366, %Average_2_362

]]></Node>
<StgValue><ssdm name="Diff_362"/></StgValue>
</operation>

<operation id="8476" st_id="1095" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7050" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.363:3  %Output_addr_363 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_362_cast

]]></Node>
<StgValue><ssdm name="Output_addr_363"/></StgValue>
</operation>

<operation id="8477" st_id="1095" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7051" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.363:4  store i8 %Diff_362, i8* %Output_addr_363, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8478" st_id="1095" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7055" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.363:8  %Input_load_367 = load i8* %Input_addr_367, align 1

]]></Node>
<StgValue><ssdm name="Input_load_367"/></StgValue>
</operation>

<operation id="8479" st_id="1095" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7056" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.363:9  br i1 %tmp, label %367, label %._crit_edge.364

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8480" st_id="1095" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227063">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7058" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_363 = load i8* %buffer_addr_364, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_363"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1096">

<operation id="8481" st_id="1096" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7058" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_363 = load i8* %buffer_addr_364, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_363"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1097">

<operation id="8482" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227065">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7059" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_363_cast = zext i8 %buffer_load_363 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_363_cast"/></StgValue>
</operation>

<operation id="8483" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227065">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7060" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_363_cast = zext i8 %Input_load_366 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_363_cast"/></StgValue>
</operation>

<operation id="8484" st_id="1097" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227065">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7061" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_363 = add i9 %tmp_5_363_cast, %tmp_6_363_cast

]]></Node>
<StgValue><ssdm name="tmp_7_363"/></StgValue>
</operation>

<operation id="8485" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227065">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7062" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_364_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_363, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_364_cast"/></StgValue>
</operation>

<operation id="8486" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227065">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7063" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.364

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8487" st_id="1097" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7066" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.364:1  store i8 %Input_load_366, i8* %buffer_addr_363, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8488" st_id="1097" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7070" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.364:5  %sum_364 = add i17 %phi_mul, 365

]]></Node>
<StgValue><ssdm name="sum_364"/></StgValue>
</operation>

<operation id="8489" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7071" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.364:6  %sum_364_cast = zext i17 %sum_364 to i32

]]></Node>
<StgValue><ssdm name="sum_364_cast"/></StgValue>
</operation>

<operation id="8490" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7072" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.364:7  %Input_addr_368 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_364_cast

]]></Node>
<StgValue><ssdm name="Input_addr_368"/></StgValue>
</operation>

<operation id="8491" st_id="1097" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227066">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7073" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.364:8  %Input_load_368 = load i8* %Input_addr_368, align 1

]]></Node>
<StgValue><ssdm name="Input_load_368"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1098">

<operation id="8492" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7065" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.364:0  %Average_2_363 = phi i8 [ %Average_364_cast, %367 ], [ %Input_load_366, %._crit_edge.363 ]

]]></Node>
<StgValue><ssdm name="Average_2_363"/></StgValue>
</operation>

<operation id="8493" st_id="1098" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7067" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.364:2  %Diff_363 = sub i8 %Input_load_367, %Average_2_363

]]></Node>
<StgValue><ssdm name="Diff_363"/></StgValue>
</operation>

<operation id="8494" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7068" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.364:3  %Output_addr_364 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_363_cast

]]></Node>
<StgValue><ssdm name="Output_addr_364"/></StgValue>
</operation>

<operation id="8495" st_id="1098" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7069" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.364:4  store i8 %Diff_363, i8* %Output_addr_364, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8496" st_id="1098" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7073" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.364:8  %Input_load_368 = load i8* %Input_addr_368, align 1

]]></Node>
<StgValue><ssdm name="Input_load_368"/></StgValue>
</operation>

<operation id="8497" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7074" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.364:9  br i1 %tmp, label %368, label %._crit_edge.365

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8498" st_id="1098" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227068">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7076" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_364 = load i8* %buffer_addr_365, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_364"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1099">

<operation id="8499" st_id="1099" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7076" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_364 = load i8* %buffer_addr_365, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_364"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1100">

<operation id="8500" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7077" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_364_cast = zext i8 %buffer_load_364 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_364_cast"/></StgValue>
</operation>

<operation id="8501" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7078" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_364_cast = zext i8 %Input_load_367 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_364_cast"/></StgValue>
</operation>

<operation id="8502" st_id="1100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7079" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_364 = add i9 %tmp_5_364_cast, %tmp_6_364_cast

]]></Node>
<StgValue><ssdm name="tmp_7_364"/></StgValue>
</operation>

<operation id="8503" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7080" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_365_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_364, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_365_cast"/></StgValue>
</operation>

<operation id="8504" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227070">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7081" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.365

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8505" st_id="1100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7084" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.365:1  store i8 %Input_load_367, i8* %buffer_addr_364, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8506" st_id="1100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7088" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.365:5  %sum_365 = add i17 %phi_mul, 366

]]></Node>
<StgValue><ssdm name="sum_365"/></StgValue>
</operation>

<operation id="8507" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7089" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.365:6  %sum_365_cast = zext i17 %sum_365 to i32

]]></Node>
<StgValue><ssdm name="sum_365_cast"/></StgValue>
</operation>

<operation id="8508" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7090" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.365:7  %Input_addr_369 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_365_cast

]]></Node>
<StgValue><ssdm name="Input_addr_369"/></StgValue>
</operation>

<operation id="8509" st_id="1100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227071">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7091" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.365:8  %Input_load_369 = load i8* %Input_addr_369, align 1

]]></Node>
<StgValue><ssdm name="Input_load_369"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1101">

<operation id="8510" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7083" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.365:0  %Average_2_364 = phi i8 [ %Average_365_cast, %368 ], [ %Input_load_367, %._crit_edge.364 ]

]]></Node>
<StgValue><ssdm name="Average_2_364"/></StgValue>
</operation>

<operation id="8511" st_id="1101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7085" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.365:2  %Diff_364 = sub i8 %Input_load_368, %Average_2_364

]]></Node>
<StgValue><ssdm name="Diff_364"/></StgValue>
</operation>

<operation id="8512" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7086" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.365:3  %Output_addr_365 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_364_cast

]]></Node>
<StgValue><ssdm name="Output_addr_365"/></StgValue>
</operation>

<operation id="8513" st_id="1101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7087" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.365:4  store i8 %Diff_364, i8* %Output_addr_365, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8514" st_id="1101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7091" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.365:8  %Input_load_369 = load i8* %Input_addr_369, align 1

]]></Node>
<StgValue><ssdm name="Input_load_369"/></StgValue>
</operation>

<operation id="8515" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7092" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.365:9  br i1 %tmp, label %369, label %._crit_edge.366

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8516" st_id="1101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227073">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7094" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_365 = load i8* %buffer_addr_366, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_365"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1102">

<operation id="8517" st_id="1102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7094" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_365 = load i8* %buffer_addr_366, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_365"/></StgValue>
</operation>

<operation id="8518" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7095" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_365_cast = zext i8 %buffer_load_365 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_365_cast"/></StgValue>
</operation>

<operation id="8519" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7096" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_365_cast = zext i8 %Input_load_368 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_365_cast"/></StgValue>
</operation>

<operation id="8520" st_id="1102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7097" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_365 = add i9 %tmp_5_365_cast, %tmp_6_365_cast

]]></Node>
<StgValue><ssdm name="tmp_7_365"/></StgValue>
</operation>

<operation id="8521" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227074">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7098" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_366_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_365, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_366_cast"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1103">

<operation id="8522" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227075">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7099" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.366

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8523" st_id="1103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7102" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.366:1  store i8 %Input_load_368, i8* %buffer_addr_365, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8524" st_id="1103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7106" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.366:5  %sum_366 = add i17 %phi_mul, 367

]]></Node>
<StgValue><ssdm name="sum_366"/></StgValue>
</operation>

<operation id="8525" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7107" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.366:6  %sum_366_cast = zext i17 %sum_366 to i32

]]></Node>
<StgValue><ssdm name="sum_366_cast"/></StgValue>
</operation>

<operation id="8526" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7108" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.366:7  %Input_addr_370 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_366_cast

]]></Node>
<StgValue><ssdm name="Input_addr_370"/></StgValue>
</operation>

<operation id="8527" st_id="1103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7109" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.366:8  %Input_load_370 = load i8* %Input_addr_370, align 1

]]></Node>
<StgValue><ssdm name="Input_load_370"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1104">

<operation id="8528" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7101" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.366:0  %Average_2_365 = phi i8 [ %Average_366_cast, %369 ], [ %Input_load_368, %._crit_edge.365 ]

]]></Node>
<StgValue><ssdm name="Average_2_365"/></StgValue>
</operation>

<operation id="8529" st_id="1104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.366:2  %Diff_365 = sub i8 %Input_load_369, %Average_2_365

]]></Node>
<StgValue><ssdm name="Diff_365"/></StgValue>
</operation>

<operation id="8530" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7104" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.366:3  %Output_addr_366 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_365_cast

]]></Node>
<StgValue><ssdm name="Output_addr_366"/></StgValue>
</operation>

<operation id="8531" st_id="1104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7105" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.366:4  store i8 %Diff_365, i8* %Output_addr_366, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8532" st_id="1104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7109" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.366:8  %Input_load_370 = load i8* %Input_addr_370, align 1

]]></Node>
<StgValue><ssdm name="Input_load_370"/></StgValue>
</operation>

<operation id="8533" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.366:9  br i1 %tmp, label %370, label %._crit_edge.367

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8534" st_id="1104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227078">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7112" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_366 = load i8* %buffer_addr_367, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_366"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1105">

<operation id="8535" st_id="1105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7112" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_366 = load i8* %buffer_addr_367, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_366"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1106">

<operation id="8536" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7113" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_366_cast = zext i8 %buffer_load_366 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_366_cast"/></StgValue>
</operation>

<operation id="8537" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7114" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_366_cast = zext i8 %Input_load_369 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_366_cast"/></StgValue>
</operation>

<operation id="8538" st_id="1106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_366 = add i9 %tmp_5_366_cast, %tmp_6_366_cast

]]></Node>
<StgValue><ssdm name="tmp_7_366"/></StgValue>
</operation>

<operation id="8539" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7116" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_367_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_366, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_367_cast"/></StgValue>
</operation>

<operation id="8540" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227080">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7117" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.367

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8541" st_id="1106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7120" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.367:1  store i8 %Input_load_369, i8* %buffer_addr_366, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8542" st_id="1106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7124" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.367:5  %sum_367 = add i17 %phi_mul, 368

]]></Node>
<StgValue><ssdm name="sum_367"/></StgValue>
</operation>

<operation id="8543" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7125" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.367:6  %sum_367_cast = zext i17 %sum_367 to i32

]]></Node>
<StgValue><ssdm name="sum_367_cast"/></StgValue>
</operation>

<operation id="8544" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7126" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.367:7  %Input_addr_371 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_367_cast

]]></Node>
<StgValue><ssdm name="Input_addr_371"/></StgValue>
</operation>

<operation id="8545" st_id="1106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7127" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.367:8  %Input_load_371 = load i8* %Input_addr_371, align 1

]]></Node>
<StgValue><ssdm name="Input_load_371"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1107">

<operation id="8546" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7119" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.367:0  %Average_2_366 = phi i8 [ %Average_367_cast, %370 ], [ %Input_load_369, %._crit_edge.366 ]

]]></Node>
<StgValue><ssdm name="Average_2_366"/></StgValue>
</operation>

<operation id="8547" st_id="1107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.367:2  %Diff_366 = sub i8 %Input_load_370, %Average_2_366

]]></Node>
<StgValue><ssdm name="Diff_366"/></StgValue>
</operation>

<operation id="8548" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7122" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.367:3  %Output_addr_367 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_366_cast

]]></Node>
<StgValue><ssdm name="Output_addr_367"/></StgValue>
</operation>

<operation id="8549" st_id="1107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7123" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.367:4  store i8 %Diff_366, i8* %Output_addr_367, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8550" st_id="1107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7127" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.367:8  %Input_load_371 = load i8* %Input_addr_371, align 1

]]></Node>
<StgValue><ssdm name="Input_load_371"/></StgValue>
</operation>

<operation id="8551" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.367:9  br i1 %tmp, label %371, label %._crit_edge.368

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8552" st_id="1107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227083">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7130" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_367 = load i8* %buffer_addr_368, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_367"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1108">

<operation id="8553" st_id="1108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227084">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7130" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_367 = load i8* %buffer_addr_368, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_367"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1109">

<operation id="8554" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227085">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7131" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_367_cast = zext i8 %buffer_load_367 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_367_cast"/></StgValue>
</operation>

<operation id="8555" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227085">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7132" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_367_cast = zext i8 %Input_load_370 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_367_cast"/></StgValue>
</operation>

<operation id="8556" st_id="1109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227085">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_367 = add i9 %tmp_5_367_cast, %tmp_6_367_cast

]]></Node>
<StgValue><ssdm name="tmp_7_367"/></StgValue>
</operation>

<operation id="8557" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227085">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7134" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_368_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_367, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_368_cast"/></StgValue>
</operation>

<operation id="8558" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227085">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7135" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.368

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8559" st_id="1109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7138" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.368:1  store i8 %Input_load_370, i8* %buffer_addr_367, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8560" st_id="1109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7142" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.368:5  %sum_368 = add i17 %phi_mul, 369

]]></Node>
<StgValue><ssdm name="sum_368"/></StgValue>
</operation>

<operation id="8561" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7143" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.368:6  %sum_368_cast = zext i17 %sum_368 to i32

]]></Node>
<StgValue><ssdm name="sum_368_cast"/></StgValue>
</operation>

<operation id="8562" st_id="1109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7144" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.368:7  %Input_addr_372 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_368_cast

]]></Node>
<StgValue><ssdm name="Input_addr_372"/></StgValue>
</operation>

<operation id="8563" st_id="1109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227086">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7145" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.368:8  %Input_load_372 = load i8* %Input_addr_372, align 1

]]></Node>
<StgValue><ssdm name="Input_load_372"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1110">

<operation id="8564" st_id="1110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7137" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.368:0  %Average_2_367 = phi i8 [ %Average_368_cast, %371 ], [ %Input_load_370, %._crit_edge.367 ]

]]></Node>
<StgValue><ssdm name="Average_2_367"/></StgValue>
</operation>

<operation id="8565" st_id="1110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.368:2  %Diff_367 = sub i8 %Input_load_371, %Average_2_367

]]></Node>
<StgValue><ssdm name="Diff_367"/></StgValue>
</operation>

<operation id="8566" st_id="1110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7140" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.368:3  %Output_addr_368 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_367_cast

]]></Node>
<StgValue><ssdm name="Output_addr_368"/></StgValue>
</operation>

<operation id="8567" st_id="1110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7141" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.368:4  store i8 %Diff_367, i8* %Output_addr_368, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8568" st_id="1110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7145" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.368:8  %Input_load_372 = load i8* %Input_addr_372, align 1

]]></Node>
<StgValue><ssdm name="Input_load_372"/></StgValue>
</operation>

<operation id="8569" st_id="1110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.368:9  br i1 %tmp, label %372, label %._crit_edge.369

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8570" st_id="1110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227088">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7148" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_368 = load i8* %buffer_addr_369, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_368"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1111">

<operation id="8571" st_id="1111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7148" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_368 = load i8* %buffer_addr_369, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_368"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1112">

<operation id="8572" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7149" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_368_cast = zext i8 %buffer_load_368 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_368_cast"/></StgValue>
</operation>

<operation id="8573" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7150" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_368_cast = zext i8 %Input_load_371 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_368_cast"/></StgValue>
</operation>

<operation id="8574" st_id="1112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_368 = add i9 %tmp_5_368_cast, %tmp_6_368_cast

]]></Node>
<StgValue><ssdm name="tmp_7_368"/></StgValue>
</operation>

<operation id="8575" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7152" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_369_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_368, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_369_cast"/></StgValue>
</operation>

<operation id="8576" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227090">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7153" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.369

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8577" st_id="1112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7156" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.369:1  store i8 %Input_load_371, i8* %buffer_addr_368, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8578" st_id="1112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7160" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.369:5  %sum_369 = add i17 %phi_mul, 370

]]></Node>
<StgValue><ssdm name="sum_369"/></StgValue>
</operation>

<operation id="8579" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7161" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.369:6  %sum_369_cast = zext i17 %sum_369 to i32

]]></Node>
<StgValue><ssdm name="sum_369_cast"/></StgValue>
</operation>

<operation id="8580" st_id="1112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7162" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.369:7  %Input_addr_373 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_369_cast

]]></Node>
<StgValue><ssdm name="Input_addr_373"/></StgValue>
</operation>

<operation id="8581" st_id="1112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7163" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.369:8  %Input_load_373 = load i8* %Input_addr_373, align 1

]]></Node>
<StgValue><ssdm name="Input_load_373"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1113">

<operation id="8582" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7155" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.369:0  %Average_2_368 = phi i8 [ %Average_369_cast, %372 ], [ %Input_load_371, %._crit_edge.368 ]

]]></Node>
<StgValue><ssdm name="Average_2_368"/></StgValue>
</operation>

<operation id="8583" st_id="1113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.369:2  %Diff_368 = sub i8 %Input_load_372, %Average_2_368

]]></Node>
<StgValue><ssdm name="Diff_368"/></StgValue>
</operation>

<operation id="8584" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7158" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.369:3  %Output_addr_369 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_368_cast

]]></Node>
<StgValue><ssdm name="Output_addr_369"/></StgValue>
</operation>

<operation id="8585" st_id="1113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7159" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.369:4  store i8 %Diff_368, i8* %Output_addr_369, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8586" st_id="1113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7163" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.369:8  %Input_load_373 = load i8* %Input_addr_373, align 1

]]></Node>
<StgValue><ssdm name="Input_load_373"/></StgValue>
</operation>

<operation id="8587" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.369:9  br i1 %tmp, label %373, label %._crit_edge.370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8588" st_id="1113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227093">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7166" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_369 = load i8* %buffer_addr_370, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_369"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1114">

<operation id="8589" st_id="1114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7166" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_369 = load i8* %buffer_addr_370, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_369"/></StgValue>
</operation>

<operation id="8590" st_id="1114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7167" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_369_cast = zext i8 %buffer_load_369 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_369_cast"/></StgValue>
</operation>

<operation id="8591" st_id="1114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7168" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_369_cast = zext i8 %Input_load_372 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_369_cast"/></StgValue>
</operation>

<operation id="8592" st_id="1114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_369 = add i9 %tmp_5_369_cast, %tmp_6_369_cast

]]></Node>
<StgValue><ssdm name="tmp_7_369"/></StgValue>
</operation>

<operation id="8593" st_id="1114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7170" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_370_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_369, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_370_cast"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1115">

<operation id="8594" st_id="1115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227095">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7171" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8595" st_id="1115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7174" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.370:1  store i8 %Input_load_372, i8* %buffer_addr_369, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8596" st_id="1115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.370:5  %sum_370 = add i17 %phi_mul, 371

]]></Node>
<StgValue><ssdm name="sum_370"/></StgValue>
</operation>

<operation id="8597" st_id="1115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7179" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.370:6  %sum_370_cast = zext i17 %sum_370 to i32

]]></Node>
<StgValue><ssdm name="sum_370_cast"/></StgValue>
</operation>

<operation id="8598" st_id="1115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7180" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.370:7  %Input_addr_374 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_370_cast

]]></Node>
<StgValue><ssdm name="Input_addr_374"/></StgValue>
</operation>

<operation id="8599" st_id="1115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7181" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.370:8  %Input_load_374 = load i8* %Input_addr_374, align 1

]]></Node>
<StgValue><ssdm name="Input_load_374"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1116">

<operation id="8600" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7173" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.370:0  %Average_2_369 = phi i8 [ %Average_370_cast, %373 ], [ %Input_load_372, %._crit_edge.369 ]

]]></Node>
<StgValue><ssdm name="Average_2_369"/></StgValue>
</operation>

<operation id="8601" st_id="1116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.370:2  %Diff_369 = sub i8 %Input_load_373, %Average_2_369

]]></Node>
<StgValue><ssdm name="Diff_369"/></StgValue>
</operation>

<operation id="8602" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7176" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.370:3  %Output_addr_370 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_369_cast

]]></Node>
<StgValue><ssdm name="Output_addr_370"/></StgValue>
</operation>

<operation id="8603" st_id="1116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7177" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.370:4  store i8 %Diff_369, i8* %Output_addr_370, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8604" st_id="1116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7181" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.370:8  %Input_load_374 = load i8* %Input_addr_374, align 1

]]></Node>
<StgValue><ssdm name="Input_load_374"/></StgValue>
</operation>

<operation id="8605" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.370:9  br i1 %tmp, label %374, label %._crit_edge.371

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8606" st_id="1116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227098">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7184" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_370 = load i8* %buffer_addr_371, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_370"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1117">

<operation id="8607" st_id="1117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7184" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_370 = load i8* %buffer_addr_371, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_370"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1118">

<operation id="8608" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227100">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7185" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_370_cast = zext i8 %buffer_load_370 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_370_cast"/></StgValue>
</operation>

<operation id="8609" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227100">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7186" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_370_cast = zext i8 %Input_load_373 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_370_cast"/></StgValue>
</operation>

<operation id="8610" st_id="1118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227100">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_370 = add i9 %tmp_5_370_cast, %tmp_6_370_cast

]]></Node>
<StgValue><ssdm name="tmp_7_370"/></StgValue>
</operation>

<operation id="8611" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227100">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7188" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_371_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_370, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_371_cast"/></StgValue>
</operation>

<operation id="8612" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227100">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7189" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.371

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8613" st_id="1118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7192" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.371:1  store i8 %Input_load_373, i8* %buffer_addr_370, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8614" st_id="1118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7196" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.371:5  %sum_371 = add i17 %phi_mul, 372

]]></Node>
<StgValue><ssdm name="sum_371"/></StgValue>
</operation>

<operation id="8615" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7197" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.371:6  %sum_371_cast = zext i17 %sum_371 to i32

]]></Node>
<StgValue><ssdm name="sum_371_cast"/></StgValue>
</operation>

<operation id="8616" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7198" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.371:7  %Input_addr_375 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_371_cast

]]></Node>
<StgValue><ssdm name="Input_addr_375"/></StgValue>
</operation>

<operation id="8617" st_id="1118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7199" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.371:8  %Input_load_375 = load i8* %Input_addr_375, align 1

]]></Node>
<StgValue><ssdm name="Input_load_375"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1119">

<operation id="8618" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7191" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.371:0  %Average_2_370 = phi i8 [ %Average_371_cast, %374 ], [ %Input_load_373, %._crit_edge.370 ]

]]></Node>
<StgValue><ssdm name="Average_2_370"/></StgValue>
</operation>

<operation id="8619" st_id="1119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.371:2  %Diff_370 = sub i8 %Input_load_374, %Average_2_370

]]></Node>
<StgValue><ssdm name="Diff_370"/></StgValue>
</operation>

<operation id="8620" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7194" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.371:3  %Output_addr_371 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_370_cast

]]></Node>
<StgValue><ssdm name="Output_addr_371"/></StgValue>
</operation>

<operation id="8621" st_id="1119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7195" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.371:4  store i8 %Diff_370, i8* %Output_addr_371, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8622" st_id="1119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7199" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.371:8  %Input_load_375 = load i8* %Input_addr_375, align 1

]]></Node>
<StgValue><ssdm name="Input_load_375"/></StgValue>
</operation>

<operation id="8623" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.371:9  br i1 %tmp, label %375, label %._crit_edge.372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8624" st_id="1119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227103">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7202" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_371 = load i8* %buffer_addr_372, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_371"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1120">

<operation id="8625" st_id="1120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7202" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_371 = load i8* %buffer_addr_372, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_371"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1121">

<operation id="8626" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7203" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_371_cast = zext i8 %buffer_load_371 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_371_cast"/></StgValue>
</operation>

<operation id="8627" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7204" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_371_cast = zext i8 %Input_load_374 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_371_cast"/></StgValue>
</operation>

<operation id="8628" st_id="1121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_371 = add i9 %tmp_5_371_cast, %tmp_6_371_cast

]]></Node>
<StgValue><ssdm name="tmp_7_371"/></StgValue>
</operation>

<operation id="8629" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7206" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_372_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_371, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_372_cast"/></StgValue>
</operation>

<operation id="8630" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227105">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7207" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8631" st_id="1121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7210" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.372:1  store i8 %Input_load_374, i8* %buffer_addr_371, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8632" st_id="1121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7214" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.372:5  %sum_372 = add i17 %phi_mul, 373

]]></Node>
<StgValue><ssdm name="sum_372"/></StgValue>
</operation>

<operation id="8633" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7215" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.372:6  %sum_372_cast = zext i17 %sum_372 to i32

]]></Node>
<StgValue><ssdm name="sum_372_cast"/></StgValue>
</operation>

<operation id="8634" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7216" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.372:7  %Input_addr_376 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_372_cast

]]></Node>
<StgValue><ssdm name="Input_addr_376"/></StgValue>
</operation>

<operation id="8635" st_id="1121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7217" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.372:8  %Input_load_376 = load i8* %Input_addr_376, align 1

]]></Node>
<StgValue><ssdm name="Input_load_376"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1122">

<operation id="8636" st_id="1122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7209" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.372:0  %Average_2_371 = phi i8 [ %Average_372_cast, %375 ], [ %Input_load_374, %._crit_edge.371 ]

]]></Node>
<StgValue><ssdm name="Average_2_371"/></StgValue>
</operation>

<operation id="8637" st_id="1122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.372:2  %Diff_371 = sub i8 %Input_load_375, %Average_2_371

]]></Node>
<StgValue><ssdm name="Diff_371"/></StgValue>
</operation>

<operation id="8638" st_id="1122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7212" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.372:3  %Output_addr_372 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_371_cast

]]></Node>
<StgValue><ssdm name="Output_addr_372"/></StgValue>
</operation>

<operation id="8639" st_id="1122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7213" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.372:4  store i8 %Diff_371, i8* %Output_addr_372, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8640" st_id="1122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7217" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.372:8  %Input_load_376 = load i8* %Input_addr_376, align 1

]]></Node>
<StgValue><ssdm name="Input_load_376"/></StgValue>
</operation>

<operation id="8641" st_id="1122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.372:9  br i1 %tmp, label %376, label %._crit_edge.373

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8642" st_id="1122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227108">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7220" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_372 = load i8* %buffer_addr_373, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_372"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1123">

<operation id="8643" st_id="1123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7220" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_372 = load i8* %buffer_addr_373, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_372"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1124">

<operation id="8644" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227110">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7221" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_372_cast = zext i8 %buffer_load_372 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_372_cast"/></StgValue>
</operation>

<operation id="8645" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227110">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7222" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_372_cast = zext i8 %Input_load_375 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_372_cast"/></StgValue>
</operation>

<operation id="8646" st_id="1124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227110">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_372 = add i9 %tmp_5_372_cast, %tmp_6_372_cast

]]></Node>
<StgValue><ssdm name="tmp_7_372"/></StgValue>
</operation>

<operation id="8647" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227110">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7224" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_373_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_372, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_373_cast"/></StgValue>
</operation>

<operation id="8648" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227110">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7225" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.373

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8649" st_id="1124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7228" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.373:1  store i8 %Input_load_375, i8* %buffer_addr_372, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8650" st_id="1124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7232" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.373:5  %sum_373 = add i17 %phi_mul, 374

]]></Node>
<StgValue><ssdm name="sum_373"/></StgValue>
</operation>

<operation id="8651" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7233" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.373:6  %sum_373_cast = zext i17 %sum_373 to i32

]]></Node>
<StgValue><ssdm name="sum_373_cast"/></StgValue>
</operation>

<operation id="8652" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7234" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.373:7  %Input_addr_377 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_373_cast

]]></Node>
<StgValue><ssdm name="Input_addr_377"/></StgValue>
</operation>

<operation id="8653" st_id="1124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7235" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.373:8  %Input_load_377 = load i8* %Input_addr_377, align 1

]]></Node>
<StgValue><ssdm name="Input_load_377"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1125">

<operation id="8654" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7227" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.373:0  %Average_2_372 = phi i8 [ %Average_373_cast, %376 ], [ %Input_load_375, %._crit_edge.372 ]

]]></Node>
<StgValue><ssdm name="Average_2_372"/></StgValue>
</operation>

<operation id="8655" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.373:2  %Diff_372 = sub i8 %Input_load_376, %Average_2_372

]]></Node>
<StgValue><ssdm name="Diff_372"/></StgValue>
</operation>

<operation id="8656" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7230" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.373:3  %Output_addr_373 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_372_cast

]]></Node>
<StgValue><ssdm name="Output_addr_373"/></StgValue>
</operation>

<operation id="8657" st_id="1125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7231" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.373:4  store i8 %Diff_372, i8* %Output_addr_373, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8658" st_id="1125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7235" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.373:8  %Input_load_377 = load i8* %Input_addr_377, align 1

]]></Node>
<StgValue><ssdm name="Input_load_377"/></StgValue>
</operation>

<operation id="8659" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.373:9  br i1 %tmp, label %377, label %._crit_edge.374

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8660" st_id="1125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227113">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7238" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_373 = load i8* %buffer_addr_374, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_373"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1126">

<operation id="8661" st_id="1126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7238" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_373 = load i8* %buffer_addr_374, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_373"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1127">

<operation id="8662" st_id="1127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7239" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_373_cast = zext i8 %buffer_load_373 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_373_cast"/></StgValue>
</operation>

<operation id="8663" st_id="1127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7240" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_373_cast = zext i8 %Input_load_376 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_373_cast"/></StgValue>
</operation>

<operation id="8664" st_id="1127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_373 = add i9 %tmp_5_373_cast, %tmp_6_373_cast

]]></Node>
<StgValue><ssdm name="tmp_7_373"/></StgValue>
</operation>

<operation id="8665" st_id="1127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7242" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_374_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_373, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_374_cast"/></StgValue>
</operation>

<operation id="8666" st_id="1127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227115">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7243" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.374

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8667" st_id="1127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7246" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.374:1  store i8 %Input_load_376, i8* %buffer_addr_373, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8668" st_id="1127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7250" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.374:5  %sum_374 = add i17 %phi_mul, 375

]]></Node>
<StgValue><ssdm name="sum_374"/></StgValue>
</operation>

<operation id="8669" st_id="1127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7251" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.374:6  %sum_374_cast = zext i17 %sum_374 to i32

]]></Node>
<StgValue><ssdm name="sum_374_cast"/></StgValue>
</operation>

<operation id="8670" st_id="1127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7252" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.374:7  %Input_addr_378 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_374_cast

]]></Node>
<StgValue><ssdm name="Input_addr_378"/></StgValue>
</operation>

<operation id="8671" st_id="1127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7253" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.374:8  %Input_load_378 = load i8* %Input_addr_378, align 1

]]></Node>
<StgValue><ssdm name="Input_load_378"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1128">

<operation id="8672" st_id="1128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7245" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.374:0  %Average_2_373 = phi i8 [ %Average_374_cast, %377 ], [ %Input_load_376, %._crit_edge.373 ]

]]></Node>
<StgValue><ssdm name="Average_2_373"/></StgValue>
</operation>

<operation id="8673" st_id="1128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.374:2  %Diff_373 = sub i8 %Input_load_377, %Average_2_373

]]></Node>
<StgValue><ssdm name="Diff_373"/></StgValue>
</operation>

<operation id="8674" st_id="1128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7248" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.374:3  %Output_addr_374 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_373_cast

]]></Node>
<StgValue><ssdm name="Output_addr_374"/></StgValue>
</operation>

<operation id="8675" st_id="1128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7249" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.374:4  store i8 %Diff_373, i8* %Output_addr_374, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8676" st_id="1128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7253" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.374:8  %Input_load_378 = load i8* %Input_addr_378, align 1

]]></Node>
<StgValue><ssdm name="Input_load_378"/></StgValue>
</operation>

<operation id="8677" st_id="1128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.374:9  br i1 %tmp, label %378, label %._crit_edge.375

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8678" st_id="1128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227118">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7256" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_374 = load i8* %buffer_addr_375, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_374"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1129">

<operation id="8679" st_id="1129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7256" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_374 = load i8* %buffer_addr_375, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_374"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1130">

<operation id="8680" st_id="1130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7257" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_374_cast = zext i8 %buffer_load_374 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_374_cast"/></StgValue>
</operation>

<operation id="8681" st_id="1130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7258" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_374_cast = zext i8 %Input_load_377 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_374_cast"/></StgValue>
</operation>

<operation id="8682" st_id="1130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_374 = add i9 %tmp_5_374_cast, %tmp_6_374_cast

]]></Node>
<StgValue><ssdm name="tmp_7_374"/></StgValue>
</operation>

<operation id="8683" st_id="1130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7260" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_375_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_374, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_375_cast"/></StgValue>
</operation>

<operation id="8684" st_id="1130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227120">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7261" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.375

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8685" st_id="1130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7264" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.375:1  store i8 %Input_load_377, i8* %buffer_addr_374, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8686" st_id="1130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7268" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.375:5  %sum_375 = add i17 %phi_mul, 376

]]></Node>
<StgValue><ssdm name="sum_375"/></StgValue>
</operation>

<operation id="8687" st_id="1130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7269" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.375:6  %sum_375_cast = zext i17 %sum_375 to i32

]]></Node>
<StgValue><ssdm name="sum_375_cast"/></StgValue>
</operation>

<operation id="8688" st_id="1130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7270" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.375:7  %Input_addr_379 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_375_cast

]]></Node>
<StgValue><ssdm name="Input_addr_379"/></StgValue>
</operation>

<operation id="8689" st_id="1130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7271" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.375:8  %Input_load_379 = load i8* %Input_addr_379, align 1

]]></Node>
<StgValue><ssdm name="Input_load_379"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1131">

<operation id="8690" st_id="1131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7263" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.375:0  %Average_2_374 = phi i8 [ %Average_375_cast, %378 ], [ %Input_load_377, %._crit_edge.374 ]

]]></Node>
<StgValue><ssdm name="Average_2_374"/></StgValue>
</operation>

<operation id="8691" st_id="1131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.375:2  %Diff_374 = sub i8 %Input_load_378, %Average_2_374

]]></Node>
<StgValue><ssdm name="Diff_374"/></StgValue>
</operation>

<operation id="8692" st_id="1131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7266" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.375:3  %Output_addr_375 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_374_cast

]]></Node>
<StgValue><ssdm name="Output_addr_375"/></StgValue>
</operation>

<operation id="8693" st_id="1131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7267" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.375:4  store i8 %Diff_374, i8* %Output_addr_375, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8694" st_id="1131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7271" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.375:8  %Input_load_379 = load i8* %Input_addr_379, align 1

]]></Node>
<StgValue><ssdm name="Input_load_379"/></StgValue>
</operation>

<operation id="8695" st_id="1131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.375:9  br i1 %tmp, label %379, label %._crit_edge.376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8696" st_id="1131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227123">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7274" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_375 = load i8* %buffer_addr_376, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_375"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1132">

<operation id="8697" st_id="1132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7274" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_375 = load i8* %buffer_addr_376, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_375"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1133">

<operation id="8698" st_id="1133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227125">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7275" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_375_cast = zext i8 %buffer_load_375 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_375_cast"/></StgValue>
</operation>

<operation id="8699" st_id="1133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227125">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7276" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_375_cast = zext i8 %Input_load_378 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_375_cast"/></StgValue>
</operation>

<operation id="8700" st_id="1133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227125">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_375 = add i9 %tmp_5_375_cast, %tmp_6_375_cast

]]></Node>
<StgValue><ssdm name="tmp_7_375"/></StgValue>
</operation>

<operation id="8701" st_id="1133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227125">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7278" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_376_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_375, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_376_cast"/></StgValue>
</operation>

<operation id="8702" st_id="1133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227125">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7279" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8703" st_id="1133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7282" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.376:1  store i8 %Input_load_378, i8* %buffer_addr_375, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8704" st_id="1133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.376:5  %sum_376 = add i17 %phi_mul, 377

]]></Node>
<StgValue><ssdm name="sum_376"/></StgValue>
</operation>

<operation id="8705" st_id="1133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7287" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.376:6  %sum_376_cast = zext i17 %sum_376 to i32

]]></Node>
<StgValue><ssdm name="sum_376_cast"/></StgValue>
</operation>

<operation id="8706" st_id="1133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7288" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.376:7  %Input_addr_380 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_376_cast

]]></Node>
<StgValue><ssdm name="Input_addr_380"/></StgValue>
</operation>

<operation id="8707" st_id="1133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7289" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.376:8  %Input_load_380 = load i8* %Input_addr_380, align 1

]]></Node>
<StgValue><ssdm name="Input_load_380"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1134">

<operation id="8708" st_id="1134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7281" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.376:0  %Average_2_375 = phi i8 [ %Average_376_cast, %379 ], [ %Input_load_378, %._crit_edge.375 ]

]]></Node>
<StgValue><ssdm name="Average_2_375"/></StgValue>
</operation>

<operation id="8709" st_id="1134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.376:2  %Diff_375 = sub i8 %Input_load_379, %Average_2_375

]]></Node>
<StgValue><ssdm name="Diff_375"/></StgValue>
</operation>

<operation id="8710" st_id="1134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7284" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.376:3  %Output_addr_376 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_375_cast

]]></Node>
<StgValue><ssdm name="Output_addr_376"/></StgValue>
</operation>

<operation id="8711" st_id="1134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7285" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.376:4  store i8 %Diff_375, i8* %Output_addr_376, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8712" st_id="1134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7289" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.376:8  %Input_load_380 = load i8* %Input_addr_380, align 1

]]></Node>
<StgValue><ssdm name="Input_load_380"/></StgValue>
</operation>

<operation id="8713" st_id="1134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.376:9  br i1 %tmp, label %380, label %._crit_edge.377

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8714" st_id="1134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227128">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7292" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_376 = load i8* %buffer_addr_377, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_376"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1135">

<operation id="8715" st_id="1135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7292" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_376 = load i8* %buffer_addr_377, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_376"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1136">

<operation id="8716" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7293" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_376_cast = zext i8 %buffer_load_376 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_376_cast"/></StgValue>
</operation>

<operation id="8717" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7294" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_376_cast = zext i8 %Input_load_379 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_376_cast"/></StgValue>
</operation>

<operation id="8718" st_id="1136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_376 = add i9 %tmp_5_376_cast, %tmp_6_376_cast

]]></Node>
<StgValue><ssdm name="tmp_7_376"/></StgValue>
</operation>

<operation id="8719" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7296" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_377_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_376, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_377_cast"/></StgValue>
</operation>

<operation id="8720" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227130">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7297" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.377

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8721" st_id="1136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7300" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.377:1  store i8 %Input_load_379, i8* %buffer_addr_376, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8722" st_id="1136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7304" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.377:5  %sum_377 = add i17 %phi_mul, 378

]]></Node>
<StgValue><ssdm name="sum_377"/></StgValue>
</operation>

<operation id="8723" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7305" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.377:6  %sum_377_cast = zext i17 %sum_377 to i32

]]></Node>
<StgValue><ssdm name="sum_377_cast"/></StgValue>
</operation>

<operation id="8724" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7306" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.377:7  %Input_addr_381 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_377_cast

]]></Node>
<StgValue><ssdm name="Input_addr_381"/></StgValue>
</operation>

<operation id="8725" st_id="1136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7307" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.377:8  %Input_load_381 = load i8* %Input_addr_381, align 1

]]></Node>
<StgValue><ssdm name="Input_load_381"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1137">

<operation id="8726" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7299" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.377:0  %Average_2_376 = phi i8 [ %Average_377_cast, %380 ], [ %Input_load_379, %._crit_edge.376 ]

]]></Node>
<StgValue><ssdm name="Average_2_376"/></StgValue>
</operation>

<operation id="8727" st_id="1137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.377:2  %Diff_376 = sub i8 %Input_load_380, %Average_2_376

]]></Node>
<StgValue><ssdm name="Diff_376"/></StgValue>
</operation>

<operation id="8728" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7302" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.377:3  %Output_addr_377 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_376_cast

]]></Node>
<StgValue><ssdm name="Output_addr_377"/></StgValue>
</operation>

<operation id="8729" st_id="1137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7303" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.377:4  store i8 %Diff_376, i8* %Output_addr_377, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8730" st_id="1137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7307" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.377:8  %Input_load_381 = load i8* %Input_addr_381, align 1

]]></Node>
<StgValue><ssdm name="Input_load_381"/></StgValue>
</operation>

<operation id="8731" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.377:9  br i1 %tmp, label %381, label %._crit_edge.378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8732" st_id="1137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227133">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7310" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_377 = load i8* %buffer_addr_378, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_377"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1138">

<operation id="8733" st_id="1138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7310" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_377 = load i8* %buffer_addr_378, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_377"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1139">

<operation id="8734" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7311" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_377_cast = zext i8 %buffer_load_377 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_377_cast"/></StgValue>
</operation>

<operation id="8735" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7312" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_377_cast = zext i8 %Input_load_380 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_377_cast"/></StgValue>
</operation>

<operation id="8736" st_id="1139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_377 = add i9 %tmp_5_377_cast, %tmp_6_377_cast

]]></Node>
<StgValue><ssdm name="tmp_7_377"/></StgValue>
</operation>

<operation id="8737" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7314" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_378_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_377, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_378_cast"/></StgValue>
</operation>

<operation id="8738" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227135">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7315" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8739" st_id="1139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7318" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.378:1  store i8 %Input_load_380, i8* %buffer_addr_377, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8740" st_id="1139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.378:5  %sum_378 = add i17 %phi_mul, 379

]]></Node>
<StgValue><ssdm name="sum_378"/></StgValue>
</operation>

<operation id="8741" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7323" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.378:6  %sum_378_cast = zext i17 %sum_378 to i32

]]></Node>
<StgValue><ssdm name="sum_378_cast"/></StgValue>
</operation>

<operation id="8742" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7324" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.378:7  %Input_addr_382 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_378_cast

]]></Node>
<StgValue><ssdm name="Input_addr_382"/></StgValue>
</operation>

<operation id="8743" st_id="1139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7325" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.378:8  %Input_load_382 = load i8* %Input_addr_382, align 1

]]></Node>
<StgValue><ssdm name="Input_load_382"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1140">

<operation id="8744" st_id="1140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7317" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.378:0  %Average_2_377 = phi i8 [ %Average_378_cast, %381 ], [ %Input_load_380, %._crit_edge.377 ]

]]></Node>
<StgValue><ssdm name="Average_2_377"/></StgValue>
</operation>

<operation id="8745" st_id="1140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.378:2  %Diff_377 = sub i8 %Input_load_381, %Average_2_377

]]></Node>
<StgValue><ssdm name="Diff_377"/></StgValue>
</operation>

<operation id="8746" st_id="1140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7320" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.378:3  %Output_addr_378 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_377_cast

]]></Node>
<StgValue><ssdm name="Output_addr_378"/></StgValue>
</operation>

<operation id="8747" st_id="1140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7321" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.378:4  store i8 %Diff_377, i8* %Output_addr_378, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8748" st_id="1140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7325" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.378:8  %Input_load_382 = load i8* %Input_addr_382, align 1

]]></Node>
<StgValue><ssdm name="Input_load_382"/></StgValue>
</operation>

<operation id="8749" st_id="1140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.378:9  br i1 %tmp, label %382, label %._crit_edge.379

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8750" st_id="1140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227138">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7328" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_378 = load i8* %buffer_addr_379, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_378"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1141">

<operation id="8751" st_id="1141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7328" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_378 = load i8* %buffer_addr_379, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_378"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1142">

<operation id="8752" st_id="1142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227140">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7329" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_378_cast = zext i8 %buffer_load_378 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_378_cast"/></StgValue>
</operation>

<operation id="8753" st_id="1142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227140">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7330" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_378_cast = zext i8 %Input_load_381 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_378_cast"/></StgValue>
</operation>

<operation id="8754" st_id="1142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227140">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_378 = add i9 %tmp_5_378_cast, %tmp_6_378_cast

]]></Node>
<StgValue><ssdm name="tmp_7_378"/></StgValue>
</operation>

<operation id="8755" st_id="1142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227140">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7332" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_379_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_378, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_379_cast"/></StgValue>
</operation>

<operation id="8756" st_id="1142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227140">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7333" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.379

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8757" st_id="1142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7336" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.379:1  store i8 %Input_load_381, i8* %buffer_addr_378, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8758" st_id="1142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7340" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.379:5  %sum_379 = add i17 %phi_mul, 380

]]></Node>
<StgValue><ssdm name="sum_379"/></StgValue>
</operation>

<operation id="8759" st_id="1142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7341" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.379:6  %sum_379_cast = zext i17 %sum_379 to i32

]]></Node>
<StgValue><ssdm name="sum_379_cast"/></StgValue>
</operation>

<operation id="8760" st_id="1142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7342" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.379:7  %Input_addr_383 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_379_cast

]]></Node>
<StgValue><ssdm name="Input_addr_383"/></StgValue>
</operation>

<operation id="8761" st_id="1142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7343" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.379:8  %Input_load_383 = load i8* %Input_addr_383, align 1

]]></Node>
<StgValue><ssdm name="Input_load_383"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1143">

<operation id="8762" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7335" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.379:0  %Average_2_378 = phi i8 [ %Average_379_cast, %382 ], [ %Input_load_381, %._crit_edge.378 ]

]]></Node>
<StgValue><ssdm name="Average_2_378"/></StgValue>
</operation>

<operation id="8763" st_id="1143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.379:2  %Diff_378 = sub i8 %Input_load_382, %Average_2_378

]]></Node>
<StgValue><ssdm name="Diff_378"/></StgValue>
</operation>

<operation id="8764" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7338" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.379:3  %Output_addr_379 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_378_cast

]]></Node>
<StgValue><ssdm name="Output_addr_379"/></StgValue>
</operation>

<operation id="8765" st_id="1143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7339" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.379:4  store i8 %Diff_378, i8* %Output_addr_379, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8766" st_id="1143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7343" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.379:8  %Input_load_383 = load i8* %Input_addr_383, align 1

]]></Node>
<StgValue><ssdm name="Input_load_383"/></StgValue>
</operation>

<operation id="8767" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.379:9  br i1 %tmp, label %383, label %._crit_edge.380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8768" st_id="1143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227143">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7346" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_379 = load i8* %buffer_addr_380, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_379"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1144">

<operation id="8769" st_id="1144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7346" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_379 = load i8* %buffer_addr_380, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_379"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1145">

<operation id="8770" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7347" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_379_cast = zext i8 %buffer_load_379 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_379_cast"/></StgValue>
</operation>

<operation id="8771" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7348" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_379_cast = zext i8 %Input_load_382 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_379_cast"/></StgValue>
</operation>

<operation id="8772" st_id="1145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7349" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_379 = add i9 %tmp_5_379_cast, %tmp_6_379_cast

]]></Node>
<StgValue><ssdm name="tmp_7_379"/></StgValue>
</operation>

<operation id="8773" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7350" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_380_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_379, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_380_cast"/></StgValue>
</operation>

<operation id="8774" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7351" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8775" st_id="1145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7354" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.380:1  store i8 %Input_load_382, i8* %buffer_addr_379, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8776" st_id="1145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.380:5  %sum_380 = add i17 %phi_mul, 381

]]></Node>
<StgValue><ssdm name="sum_380"/></StgValue>
</operation>

<operation id="8777" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7359" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.380:6  %sum_380_cast = zext i17 %sum_380 to i32

]]></Node>
<StgValue><ssdm name="sum_380_cast"/></StgValue>
</operation>

<operation id="8778" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7360" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.380:7  %Input_addr_384 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_380_cast

]]></Node>
<StgValue><ssdm name="Input_addr_384"/></StgValue>
</operation>

<operation id="8779" st_id="1145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7361" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.380:8  %Input_load_384 = load i8* %Input_addr_384, align 1

]]></Node>
<StgValue><ssdm name="Input_load_384"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1146">

<operation id="8780" st_id="1146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7353" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.380:0  %Average_2_379 = phi i8 [ %Average_380_cast, %383 ], [ %Input_load_382, %._crit_edge.379 ]

]]></Node>
<StgValue><ssdm name="Average_2_379"/></StgValue>
</operation>

<operation id="8781" st_id="1146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.380:2  %Diff_379 = sub i8 %Input_load_383, %Average_2_379

]]></Node>
<StgValue><ssdm name="Diff_379"/></StgValue>
</operation>

<operation id="8782" st_id="1146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7356" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.380:3  %Output_addr_380 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_379_cast

]]></Node>
<StgValue><ssdm name="Output_addr_380"/></StgValue>
</operation>

<operation id="8783" st_id="1146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7357" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.380:4  store i8 %Diff_379, i8* %Output_addr_380, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8784" st_id="1146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7361" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.380:8  %Input_load_384 = load i8* %Input_addr_384, align 1

]]></Node>
<StgValue><ssdm name="Input_load_384"/></StgValue>
</operation>

<operation id="8785" st_id="1146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.380:9  br i1 %tmp, label %384, label %._crit_edge.381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8786" st_id="1146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227148">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7364" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_380 = load i8* %buffer_addr_381, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_380"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1147">

<operation id="8787" st_id="1147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7364" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_380 = load i8* %buffer_addr_381, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_380"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1148">

<operation id="8788" st_id="1148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7365" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_380_cast = zext i8 %buffer_load_380 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_380_cast"/></StgValue>
</operation>

<operation id="8789" st_id="1148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7366" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_380_cast = zext i8 %Input_load_383 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_380_cast"/></StgValue>
</operation>

<operation id="8790" st_id="1148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_380 = add i9 %tmp_5_380_cast, %tmp_6_380_cast

]]></Node>
<StgValue><ssdm name="tmp_7_380"/></StgValue>
</operation>

<operation id="8791" st_id="1148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7368" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_381_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_380, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_381_cast"/></StgValue>
</operation>

<operation id="8792" st_id="1148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7369" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8793" st_id="1148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7372" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.381:1  store i8 %Input_load_383, i8* %buffer_addr_380, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8794" st_id="1148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7376" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.381:5  %sum_381 = add i17 %phi_mul, 382

]]></Node>
<StgValue><ssdm name="sum_381"/></StgValue>
</operation>

<operation id="8795" st_id="1148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7377" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.381:6  %sum_381_cast = zext i17 %sum_381 to i32

]]></Node>
<StgValue><ssdm name="sum_381_cast"/></StgValue>
</operation>

<operation id="8796" st_id="1148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7378" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.381:7  %Input_addr_385 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_381_cast

]]></Node>
<StgValue><ssdm name="Input_addr_385"/></StgValue>
</operation>

<operation id="8797" st_id="1148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7379" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.381:8  %Input_load_385 = load i8* %Input_addr_385, align 1

]]></Node>
<StgValue><ssdm name="Input_load_385"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1149">

<operation id="8798" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7371" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.381:0  %Average_2_380 = phi i8 [ %Average_381_cast, %384 ], [ %Input_load_383, %._crit_edge.380 ]

]]></Node>
<StgValue><ssdm name="Average_2_380"/></StgValue>
</operation>

<operation id="8799" st_id="1149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.381:2  %Diff_380 = sub i8 %Input_load_384, %Average_2_380

]]></Node>
<StgValue><ssdm name="Diff_380"/></StgValue>
</operation>

<operation id="8800" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7374" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.381:3  %Output_addr_381 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_380_cast

]]></Node>
<StgValue><ssdm name="Output_addr_381"/></StgValue>
</operation>

<operation id="8801" st_id="1149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7375" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.381:4  store i8 %Diff_380, i8* %Output_addr_381, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8802" st_id="1149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7379" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.381:8  %Input_load_385 = load i8* %Input_addr_385, align 1

]]></Node>
<StgValue><ssdm name="Input_load_385"/></StgValue>
</operation>

<operation id="8803" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.381:9  br i1 %tmp, label %385, label %._crit_edge.382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8804" st_id="1149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227153">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7382" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_381 = load i8* %buffer_addr_382, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_381"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1150">

<operation id="8805" st_id="1150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7382" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_381 = load i8* %buffer_addr_382, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_381"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1151">

<operation id="8806" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227155">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7383" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_381_cast = zext i8 %buffer_load_381 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_381_cast"/></StgValue>
</operation>

<operation id="8807" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227155">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7384" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_381_cast = zext i8 %Input_load_384 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_381_cast"/></StgValue>
</operation>

<operation id="8808" st_id="1151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227155">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_381 = add i9 %tmp_5_381_cast, %tmp_6_381_cast

]]></Node>
<StgValue><ssdm name="tmp_7_381"/></StgValue>
</operation>

<operation id="8809" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227155">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7386" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_382_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_381, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_382_cast"/></StgValue>
</operation>

<operation id="8810" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227155">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7387" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.382

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8811" st_id="1151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7390" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.382:1  store i8 %Input_load_384, i8* %buffer_addr_381, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8812" st_id="1151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7394" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.382:5  %sum_382 = add i17 %phi_mul, 383

]]></Node>
<StgValue><ssdm name="sum_382"/></StgValue>
</operation>

<operation id="8813" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7395" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.382:6  %sum_382_cast = zext i17 %sum_382 to i32

]]></Node>
<StgValue><ssdm name="sum_382_cast"/></StgValue>
</operation>

<operation id="8814" st_id="1151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7396" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.382:7  %Input_addr_386 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_382_cast

]]></Node>
<StgValue><ssdm name="Input_addr_386"/></StgValue>
</operation>

<operation id="8815" st_id="1151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7397" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.382:8  %Input_load_386 = load i8* %Input_addr_386, align 1

]]></Node>
<StgValue><ssdm name="Input_load_386"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1152">

<operation id="8816" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7389" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.382:0  %Average_2_381 = phi i8 [ %Average_382_cast, %385 ], [ %Input_load_384, %._crit_edge.381 ]

]]></Node>
<StgValue><ssdm name="Average_2_381"/></StgValue>
</operation>

<operation id="8817" st_id="1152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.382:2  %Diff_381 = sub i8 %Input_load_385, %Average_2_381

]]></Node>
<StgValue><ssdm name="Diff_381"/></StgValue>
</operation>

<operation id="8818" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7392" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.382:3  %Output_addr_382 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_381_cast

]]></Node>
<StgValue><ssdm name="Output_addr_382"/></StgValue>
</operation>

<operation id="8819" st_id="1152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7393" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.382:4  store i8 %Diff_381, i8* %Output_addr_382, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8820" st_id="1152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7397" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.382:8  %Input_load_386 = load i8* %Input_addr_386, align 1

]]></Node>
<StgValue><ssdm name="Input_load_386"/></StgValue>
</operation>

<operation id="8821" st_id="1152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.382:9  br i1 %tmp, label %386, label %._crit_edge.383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8822" st_id="1152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227158">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7400" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_382 = load i8* %buffer_addr_383, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_382"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1153">

<operation id="8823" st_id="1153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7400" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_382 = load i8* %buffer_addr_383, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_382"/></StgValue>
</operation>

<operation id="8824" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7401" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_382_cast = zext i8 %buffer_load_382 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_382_cast"/></StgValue>
</operation>

<operation id="8825" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7402" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_382_cast = zext i8 %Input_load_385 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_382_cast"/></StgValue>
</operation>

<operation id="8826" st_id="1153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7403" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_382 = add i9 %tmp_5_382_cast, %tmp_6_382_cast

]]></Node>
<StgValue><ssdm name="tmp_7_382"/></StgValue>
</operation>

<operation id="8827" st_id="1153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7404" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_383_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_382, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_383_cast"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1154">

<operation id="8828" st_id="1154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227160">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7405" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8829" st_id="1154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7408" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.383:1  store i8 %Input_load_385, i8* %buffer_addr_382, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8830" st_id="1154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.383:5  %sum_383 = add i17 %phi_mul, 384

]]></Node>
<StgValue><ssdm name="sum_383"/></StgValue>
</operation>

<operation id="8831" st_id="1154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7413" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.383:6  %sum_383_cast = zext i17 %sum_383 to i32

]]></Node>
<StgValue><ssdm name="sum_383_cast"/></StgValue>
</operation>

<operation id="8832" st_id="1154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7414" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.383:7  %Input_addr_387 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_383_cast

]]></Node>
<StgValue><ssdm name="Input_addr_387"/></StgValue>
</operation>

<operation id="8833" st_id="1154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7415" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.383:8  %Input_load_387 = load i8* %Input_addr_387, align 1

]]></Node>
<StgValue><ssdm name="Input_load_387"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1155">

<operation id="8834" st_id="1155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7407" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.383:0  %Average_2_382 = phi i8 [ %Average_383_cast, %386 ], [ %Input_load_385, %._crit_edge.382 ]

]]></Node>
<StgValue><ssdm name="Average_2_382"/></StgValue>
</operation>

<operation id="8835" st_id="1155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.383:2  %Diff_382 = sub i8 %Input_load_386, %Average_2_382

]]></Node>
<StgValue><ssdm name="Diff_382"/></StgValue>
</operation>

<operation id="8836" st_id="1155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7410" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.383:3  %Output_addr_383 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_382_cast

]]></Node>
<StgValue><ssdm name="Output_addr_383"/></StgValue>
</operation>

<operation id="8837" st_id="1155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7411" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.383:4  store i8 %Diff_382, i8* %Output_addr_383, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8838" st_id="1155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7415" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.383:8  %Input_load_387 = load i8* %Input_addr_387, align 1

]]></Node>
<StgValue><ssdm name="Input_load_387"/></StgValue>
</operation>

<operation id="8839" st_id="1155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.383:9  br i1 %tmp, label %387, label %._crit_edge.384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8840" st_id="1155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227163">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7418" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_383 = load i8* %buffer_addr_384, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_383"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1156">

<operation id="8841" st_id="1156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7418" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_383 = load i8* %buffer_addr_384, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_383"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1157">

<operation id="8842" st_id="1157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7419" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_383_cast = zext i8 %buffer_load_383 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_383_cast"/></StgValue>
</operation>

<operation id="8843" st_id="1157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7420" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_383_cast = zext i8 %Input_load_386 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_383_cast"/></StgValue>
</operation>

<operation id="8844" st_id="1157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_383 = add i9 %tmp_5_383_cast, %tmp_6_383_cast

]]></Node>
<StgValue><ssdm name="tmp_7_383"/></StgValue>
</operation>

<operation id="8845" st_id="1157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7422" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_384_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_383, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_384_cast"/></StgValue>
</operation>

<operation id="8846" st_id="1157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227165">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7423" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8847" st_id="1157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7426" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.384:1  store i8 %Input_load_386, i8* %buffer_addr_383, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8848" st_id="1157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7430" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.384:5  %sum_384 = add i17 %phi_mul, 385

]]></Node>
<StgValue><ssdm name="sum_384"/></StgValue>
</operation>

<operation id="8849" st_id="1157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7431" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.384:6  %sum_384_cast = zext i17 %sum_384 to i32

]]></Node>
<StgValue><ssdm name="sum_384_cast"/></StgValue>
</operation>

<operation id="8850" st_id="1157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7432" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.384:7  %Input_addr_388 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_384_cast

]]></Node>
<StgValue><ssdm name="Input_addr_388"/></StgValue>
</operation>

<operation id="8851" st_id="1157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7433" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.384:8  %Input_load_388 = load i8* %Input_addr_388, align 1

]]></Node>
<StgValue><ssdm name="Input_load_388"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1158">

<operation id="8852" st_id="1158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7425" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.384:0  %Average_2_383 = phi i8 [ %Average_384_cast, %387 ], [ %Input_load_386, %._crit_edge.383 ]

]]></Node>
<StgValue><ssdm name="Average_2_383"/></StgValue>
</operation>

<operation id="8853" st_id="1158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.384:2  %Diff_383 = sub i8 %Input_load_387, %Average_2_383

]]></Node>
<StgValue><ssdm name="Diff_383"/></StgValue>
</operation>

<operation id="8854" st_id="1158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7428" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.384:3  %Output_addr_384 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_383_cast

]]></Node>
<StgValue><ssdm name="Output_addr_384"/></StgValue>
</operation>

<operation id="8855" st_id="1158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7429" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.384:4  store i8 %Diff_383, i8* %Output_addr_384, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8856" st_id="1158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7433" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.384:8  %Input_load_388 = load i8* %Input_addr_388, align 1

]]></Node>
<StgValue><ssdm name="Input_load_388"/></StgValue>
</operation>

<operation id="8857" st_id="1158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.384:9  br i1 %tmp, label %388, label %._crit_edge.385

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8858" st_id="1158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227168">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7436" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_384 = load i8* %buffer_addr_385, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_384"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1159">

<operation id="8859" st_id="1159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7436" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_384 = load i8* %buffer_addr_385, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_384"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1160">

<operation id="8860" st_id="1160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227170">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7437" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_384_cast = zext i8 %buffer_load_384 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_384_cast"/></StgValue>
</operation>

<operation id="8861" st_id="1160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227170">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7438" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_384_cast = zext i8 %Input_load_387 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_384_cast"/></StgValue>
</operation>

<operation id="8862" st_id="1160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227170">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7439" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_384 = add i9 %tmp_5_384_cast, %tmp_6_384_cast

]]></Node>
<StgValue><ssdm name="tmp_7_384"/></StgValue>
</operation>

<operation id="8863" st_id="1160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227170">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7440" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_385_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_384, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_385_cast"/></StgValue>
</operation>

<operation id="8864" st_id="1160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227170">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7441" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.385

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8865" st_id="1160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7444" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.385:1  store i8 %Input_load_387, i8* %buffer_addr_384, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8866" st_id="1160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7448" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.385:5  %sum_385 = add i17 %phi_mul, 386

]]></Node>
<StgValue><ssdm name="sum_385"/></StgValue>
</operation>

<operation id="8867" st_id="1160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7449" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.385:6  %sum_385_cast = zext i17 %sum_385 to i32

]]></Node>
<StgValue><ssdm name="sum_385_cast"/></StgValue>
</operation>

<operation id="8868" st_id="1160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7450" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.385:7  %Input_addr_389 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_385_cast

]]></Node>
<StgValue><ssdm name="Input_addr_389"/></StgValue>
</operation>

<operation id="8869" st_id="1160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7451" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.385:8  %Input_load_389 = load i8* %Input_addr_389, align 1

]]></Node>
<StgValue><ssdm name="Input_load_389"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1161">

<operation id="8870" st_id="1161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7443" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.385:0  %Average_2_384 = phi i8 [ %Average_385_cast, %388 ], [ %Input_load_387, %._crit_edge.384 ]

]]></Node>
<StgValue><ssdm name="Average_2_384"/></StgValue>
</operation>

<operation id="8871" st_id="1161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.385:2  %Diff_384 = sub i8 %Input_load_388, %Average_2_384

]]></Node>
<StgValue><ssdm name="Diff_384"/></StgValue>
</operation>

<operation id="8872" st_id="1161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7446" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.385:3  %Output_addr_385 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_384_cast

]]></Node>
<StgValue><ssdm name="Output_addr_385"/></StgValue>
</operation>

<operation id="8873" st_id="1161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7447" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.385:4  store i8 %Diff_384, i8* %Output_addr_385, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8874" st_id="1161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7451" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.385:8  %Input_load_389 = load i8* %Input_addr_389, align 1

]]></Node>
<StgValue><ssdm name="Input_load_389"/></StgValue>
</operation>

<operation id="8875" st_id="1161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.385:9  br i1 %tmp, label %389, label %._crit_edge.386

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8876" st_id="1161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7454" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_385 = load i8* %buffer_addr_386, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_385"/></StgValue>
</operation>
</state>

<state id="1162" st_id="1162">

<operation id="8877" st_id="1162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7454" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_385 = load i8* %buffer_addr_386, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_385"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1163">

<operation id="8878" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7455" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_385_cast = zext i8 %buffer_load_385 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_385_cast"/></StgValue>
</operation>

<operation id="8879" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7456" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_385_cast = zext i8 %Input_load_388 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_385_cast"/></StgValue>
</operation>

<operation id="8880" st_id="1163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7457" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_385 = add i9 %tmp_5_385_cast, %tmp_6_385_cast

]]></Node>
<StgValue><ssdm name="tmp_7_385"/></StgValue>
</operation>

<operation id="8881" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7458" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_386_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_385, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_386_cast"/></StgValue>
</operation>

<operation id="8882" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227175">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7459" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.386

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8883" st_id="1163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7462" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.386:1  store i8 %Input_load_388, i8* %buffer_addr_385, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8884" st_id="1163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7466" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.386:5  %sum_386 = add i17 %phi_mul, 387

]]></Node>
<StgValue><ssdm name="sum_386"/></StgValue>
</operation>

<operation id="8885" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7467" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.386:6  %sum_386_cast = zext i17 %sum_386 to i32

]]></Node>
<StgValue><ssdm name="sum_386_cast"/></StgValue>
</operation>

<operation id="8886" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7468" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.386:7  %Input_addr_390 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_386_cast

]]></Node>
<StgValue><ssdm name="Input_addr_390"/></StgValue>
</operation>

<operation id="8887" st_id="1163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7469" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.386:8  %Input_load_390 = load i8* %Input_addr_390, align 1

]]></Node>
<StgValue><ssdm name="Input_load_390"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1164">

<operation id="8888" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7461" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.386:0  %Average_2_385 = phi i8 [ %Average_386_cast, %389 ], [ %Input_load_388, %._crit_edge.385 ]

]]></Node>
<StgValue><ssdm name="Average_2_385"/></StgValue>
</operation>

<operation id="8889" st_id="1164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.386:2  %Diff_385 = sub i8 %Input_load_389, %Average_2_385

]]></Node>
<StgValue><ssdm name="Diff_385"/></StgValue>
</operation>

<operation id="8890" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7464" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.386:3  %Output_addr_386 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_385_cast

]]></Node>
<StgValue><ssdm name="Output_addr_386"/></StgValue>
</operation>

<operation id="8891" st_id="1164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7465" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.386:4  store i8 %Diff_385, i8* %Output_addr_386, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8892" st_id="1164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7469" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.386:8  %Input_load_390 = load i8* %Input_addr_390, align 1

]]></Node>
<StgValue><ssdm name="Input_load_390"/></StgValue>
</operation>

<operation id="8893" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.386:9  br i1 %tmp, label %390, label %._crit_edge.387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8894" st_id="1164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227178">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7472" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_386 = load i8* %buffer_addr_387, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_386"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1165">

<operation id="8895" st_id="1165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7472" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_386 = load i8* %buffer_addr_387, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_386"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1166">

<operation id="8896" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7473" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_386_cast = zext i8 %buffer_load_386 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_386_cast"/></StgValue>
</operation>

<operation id="8897" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7474" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_386_cast = zext i8 %Input_load_389 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_386_cast"/></StgValue>
</operation>

<operation id="8898" st_id="1166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7475" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_386 = add i9 %tmp_5_386_cast, %tmp_6_386_cast

]]></Node>
<StgValue><ssdm name="tmp_7_386"/></StgValue>
</operation>

<operation id="8899" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7476" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_387_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_386, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_387_cast"/></StgValue>
</operation>

<operation id="8900" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227180">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7477" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8901" st_id="1166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7480" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.387:1  store i8 %Input_load_389, i8* %buffer_addr_386, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8902" st_id="1166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7484" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.387:5  %sum_387 = add i17 %phi_mul, 388

]]></Node>
<StgValue><ssdm name="sum_387"/></StgValue>
</operation>

<operation id="8903" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7485" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.387:6  %sum_387_cast = zext i17 %sum_387 to i32

]]></Node>
<StgValue><ssdm name="sum_387_cast"/></StgValue>
</operation>

<operation id="8904" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7486" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.387:7  %Input_addr_391 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_387_cast

]]></Node>
<StgValue><ssdm name="Input_addr_391"/></StgValue>
</operation>

<operation id="8905" st_id="1166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7487" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.387:8  %Input_load_391 = load i8* %Input_addr_391, align 1

]]></Node>
<StgValue><ssdm name="Input_load_391"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1167">

<operation id="8906" st_id="1167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7479" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.387:0  %Average_2_386 = phi i8 [ %Average_387_cast, %390 ], [ %Input_load_389, %._crit_edge.386 ]

]]></Node>
<StgValue><ssdm name="Average_2_386"/></StgValue>
</operation>

<operation id="8907" st_id="1167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.387:2  %Diff_386 = sub i8 %Input_load_390, %Average_2_386

]]></Node>
<StgValue><ssdm name="Diff_386"/></StgValue>
</operation>

<operation id="8908" st_id="1167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7482" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.387:3  %Output_addr_387 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_386_cast

]]></Node>
<StgValue><ssdm name="Output_addr_387"/></StgValue>
</operation>

<operation id="8909" st_id="1167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7483" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.387:4  store i8 %Diff_386, i8* %Output_addr_387, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8910" st_id="1167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7487" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.387:8  %Input_load_391 = load i8* %Input_addr_391, align 1

]]></Node>
<StgValue><ssdm name="Input_load_391"/></StgValue>
</operation>

<operation id="8911" st_id="1167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.387:9  br i1 %tmp, label %391, label %._crit_edge.388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8912" st_id="1167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227183">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7490" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_387 = load i8* %buffer_addr_388, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_387"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1168">

<operation id="8913" st_id="1168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7490" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_387 = load i8* %buffer_addr_388, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_387"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1169">

<operation id="8914" st_id="1169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7491" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_387_cast = zext i8 %buffer_load_387 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_387_cast"/></StgValue>
</operation>

<operation id="8915" st_id="1169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7492" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_387_cast = zext i8 %Input_load_390 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_387_cast"/></StgValue>
</operation>

<operation id="8916" st_id="1169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_387 = add i9 %tmp_5_387_cast, %tmp_6_387_cast

]]></Node>
<StgValue><ssdm name="tmp_7_387"/></StgValue>
</operation>

<operation id="8917" st_id="1169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7494" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_388_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_387, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_388_cast"/></StgValue>
</operation>

<operation id="8918" st_id="1169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227185">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7495" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8919" st_id="1169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7498" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.388:1  store i8 %Input_load_390, i8* %buffer_addr_387, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8920" st_id="1169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7502" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.388:5  %sum_388 = add i17 %phi_mul, 389

]]></Node>
<StgValue><ssdm name="sum_388"/></StgValue>
</operation>

<operation id="8921" st_id="1169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7503" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.388:6  %sum_388_cast = zext i17 %sum_388 to i32

]]></Node>
<StgValue><ssdm name="sum_388_cast"/></StgValue>
</operation>

<operation id="8922" st_id="1169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7504" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.388:7  %Input_addr_392 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_388_cast

]]></Node>
<StgValue><ssdm name="Input_addr_392"/></StgValue>
</operation>

<operation id="8923" st_id="1169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7505" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.388:8  %Input_load_392 = load i8* %Input_addr_392, align 1

]]></Node>
<StgValue><ssdm name="Input_load_392"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1170">

<operation id="8924" st_id="1170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7497" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.388:0  %Average_2_387 = phi i8 [ %Average_388_cast, %391 ], [ %Input_load_390, %._crit_edge.387 ]

]]></Node>
<StgValue><ssdm name="Average_2_387"/></StgValue>
</operation>

<operation id="8925" st_id="1170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.388:2  %Diff_387 = sub i8 %Input_load_391, %Average_2_387

]]></Node>
<StgValue><ssdm name="Diff_387"/></StgValue>
</operation>

<operation id="8926" st_id="1170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7500" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.388:3  %Output_addr_388 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_387_cast

]]></Node>
<StgValue><ssdm name="Output_addr_388"/></StgValue>
</operation>

<operation id="8927" st_id="1170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7501" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.388:4  store i8 %Diff_387, i8* %Output_addr_388, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8928" st_id="1170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7505" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.388:8  %Input_load_392 = load i8* %Input_addr_392, align 1

]]></Node>
<StgValue><ssdm name="Input_load_392"/></StgValue>
</operation>

<operation id="8929" st_id="1170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.388:9  br i1 %tmp, label %392, label %._crit_edge.389

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8930" st_id="1170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227188">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7508" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_388 = load i8* %buffer_addr_389, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_388"/></StgValue>
</operation>
</state>

<state id="1171" st_id="1171">

<operation id="8931" st_id="1171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7508" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_388 = load i8* %buffer_addr_389, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_388"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1172">

<operation id="8932" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7509" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_388_cast = zext i8 %buffer_load_388 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_388_cast"/></StgValue>
</operation>

<operation id="8933" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7510" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_388_cast = zext i8 %Input_load_391 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_388_cast"/></StgValue>
</operation>

<operation id="8934" st_id="1172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7511" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_388 = add i9 %tmp_5_388_cast, %tmp_6_388_cast

]]></Node>
<StgValue><ssdm name="tmp_7_388"/></StgValue>
</operation>

<operation id="8935" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7512" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_389_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_388, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_389_cast"/></StgValue>
</operation>

<operation id="8936" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227190">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7513" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.389

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8937" st_id="1172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7516" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.389:1  store i8 %Input_load_391, i8* %buffer_addr_388, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8938" st_id="1172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7520" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.389:5  %sum_389 = add i17 %phi_mul, 390

]]></Node>
<StgValue><ssdm name="sum_389"/></StgValue>
</operation>

<operation id="8939" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7521" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.389:6  %sum_389_cast = zext i17 %sum_389 to i32

]]></Node>
<StgValue><ssdm name="sum_389_cast"/></StgValue>
</operation>

<operation id="8940" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7522" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.389:7  %Input_addr_393 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_389_cast

]]></Node>
<StgValue><ssdm name="Input_addr_393"/></StgValue>
</operation>

<operation id="8941" st_id="1172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7523" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.389:8  %Input_load_393 = load i8* %Input_addr_393, align 1

]]></Node>
<StgValue><ssdm name="Input_load_393"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1173">

<operation id="8942" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7515" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.389:0  %Average_2_388 = phi i8 [ %Average_389_cast, %392 ], [ %Input_load_391, %._crit_edge.388 ]

]]></Node>
<StgValue><ssdm name="Average_2_388"/></StgValue>
</operation>

<operation id="8943" st_id="1173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.389:2  %Diff_388 = sub i8 %Input_load_392, %Average_2_388

]]></Node>
<StgValue><ssdm name="Diff_388"/></StgValue>
</operation>

<operation id="8944" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7518" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.389:3  %Output_addr_389 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_388_cast

]]></Node>
<StgValue><ssdm name="Output_addr_389"/></StgValue>
</operation>

<operation id="8945" st_id="1173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7519" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.389:4  store i8 %Diff_388, i8* %Output_addr_389, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8946" st_id="1173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7523" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.389:8  %Input_load_393 = load i8* %Input_addr_393, align 1

]]></Node>
<StgValue><ssdm name="Input_load_393"/></StgValue>
</operation>

<operation id="8947" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.389:9  br i1 %tmp, label %393, label %._crit_edge.390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8948" st_id="1173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227193">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7526" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_389 = load i8* %buffer_addr_390, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_389"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1174">

<operation id="8949" st_id="1174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7526" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_389 = load i8* %buffer_addr_390, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_389"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1175">

<operation id="8950" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7527" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_389_cast = zext i8 %buffer_load_389 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_389_cast"/></StgValue>
</operation>

<operation id="8951" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7528" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_389_cast = zext i8 %Input_load_392 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_389_cast"/></StgValue>
</operation>

<operation id="8952" st_id="1175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7529" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_389 = add i9 %tmp_5_389_cast, %tmp_6_389_cast

]]></Node>
<StgValue><ssdm name="tmp_7_389"/></StgValue>
</operation>

<operation id="8953" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7530" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_390_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_389, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_390_cast"/></StgValue>
</operation>

<operation id="8954" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227195">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7531" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8955" st_id="1175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7534" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.390:1  store i8 %Input_load_392, i8* %buffer_addr_389, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8956" st_id="1175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7538" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.390:5  %sum_390 = add i17 %phi_mul, 391

]]></Node>
<StgValue><ssdm name="sum_390"/></StgValue>
</operation>

<operation id="8957" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7539" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.390:6  %sum_390_cast = zext i17 %sum_390 to i32

]]></Node>
<StgValue><ssdm name="sum_390_cast"/></StgValue>
</operation>

<operation id="8958" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7540" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.390:7  %Input_addr_394 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_390_cast

]]></Node>
<StgValue><ssdm name="Input_addr_394"/></StgValue>
</operation>

<operation id="8959" st_id="1175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7541" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.390:8  %Input_load_394 = load i8* %Input_addr_394, align 1

]]></Node>
<StgValue><ssdm name="Input_load_394"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1176">

<operation id="8960" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7533" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.390:0  %Average_2_389 = phi i8 [ %Average_390_cast, %393 ], [ %Input_load_392, %._crit_edge.389 ]

]]></Node>
<StgValue><ssdm name="Average_2_389"/></StgValue>
</operation>

<operation id="8961" st_id="1176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.390:2  %Diff_389 = sub i8 %Input_load_393, %Average_2_389

]]></Node>
<StgValue><ssdm name="Diff_389"/></StgValue>
</operation>

<operation id="8962" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7536" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.390:3  %Output_addr_390 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_389_cast

]]></Node>
<StgValue><ssdm name="Output_addr_390"/></StgValue>
</operation>

<operation id="8963" st_id="1176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7537" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.390:4  store i8 %Diff_389, i8* %Output_addr_390, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8964" st_id="1176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7541" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.390:8  %Input_load_394 = load i8* %Input_addr_394, align 1

]]></Node>
<StgValue><ssdm name="Input_load_394"/></StgValue>
</operation>

<operation id="8965" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.390:9  br i1 %tmp, label %394, label %._crit_edge.391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8966" st_id="1176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227198">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7544" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_390 = load i8* %buffer_addr_391, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_390"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1177">

<operation id="8967" st_id="1177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7544" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_390 = load i8* %buffer_addr_391, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_390"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1178">

<operation id="8968" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7545" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_390_cast = zext i8 %buffer_load_390 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_390_cast"/></StgValue>
</operation>

<operation id="8969" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7546" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_390_cast = zext i8 %Input_load_393 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_390_cast"/></StgValue>
</operation>

<operation id="8970" st_id="1178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7547" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_390 = add i9 %tmp_5_390_cast, %tmp_6_390_cast

]]></Node>
<StgValue><ssdm name="tmp_7_390"/></StgValue>
</operation>

<operation id="8971" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7548" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_391_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_390, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_391_cast"/></StgValue>
</operation>

<operation id="8972" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227200">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7549" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8973" st_id="1178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7552" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.391:1  store i8 %Input_load_393, i8* %buffer_addr_390, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8974" st_id="1178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7556" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.391:5  %sum_391 = add i17 %phi_mul, 392

]]></Node>
<StgValue><ssdm name="sum_391"/></StgValue>
</operation>

<operation id="8975" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7557" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.391:6  %sum_391_cast = zext i17 %sum_391 to i32

]]></Node>
<StgValue><ssdm name="sum_391_cast"/></StgValue>
</operation>

<operation id="8976" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7558" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.391:7  %Input_addr_395 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_391_cast

]]></Node>
<StgValue><ssdm name="Input_addr_395"/></StgValue>
</operation>

<operation id="8977" st_id="1178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7559" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.391:8  %Input_load_395 = load i8* %Input_addr_395, align 1

]]></Node>
<StgValue><ssdm name="Input_load_395"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1179">

<operation id="8978" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7551" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.391:0  %Average_2_390 = phi i8 [ %Average_391_cast, %394 ], [ %Input_load_393, %._crit_edge.390 ]

]]></Node>
<StgValue><ssdm name="Average_2_390"/></StgValue>
</operation>

<operation id="8979" st_id="1179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.391:2  %Diff_390 = sub i8 %Input_load_394, %Average_2_390

]]></Node>
<StgValue><ssdm name="Diff_390"/></StgValue>
</operation>

<operation id="8980" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7554" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.391:3  %Output_addr_391 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_390_cast

]]></Node>
<StgValue><ssdm name="Output_addr_391"/></StgValue>
</operation>

<operation id="8981" st_id="1179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7555" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.391:4  store i8 %Diff_390, i8* %Output_addr_391, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8982" st_id="1179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7559" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.391:8  %Input_load_395 = load i8* %Input_addr_395, align 1

]]></Node>
<StgValue><ssdm name="Input_load_395"/></StgValue>
</operation>

<operation id="8983" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.391:9  br i1 %tmp, label %395, label %._crit_edge.392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8984" st_id="1179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227203">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7562" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_391 = load i8* %buffer_addr_392, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_391"/></StgValue>
</operation>
</state>

<state id="1180" st_id="1180">

<operation id="8985" st_id="1180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7562" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_391 = load i8* %buffer_addr_392, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_391"/></StgValue>
</operation>
</state>

<state id="1181" st_id="1181">

<operation id="8986" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7563" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_391_cast = zext i8 %buffer_load_391 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_391_cast"/></StgValue>
</operation>

<operation id="8987" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7564" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_391_cast = zext i8 %Input_load_394 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_391_cast"/></StgValue>
</operation>

<operation id="8988" st_id="1181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_391 = add i9 %tmp_5_391_cast, %tmp_6_391_cast

]]></Node>
<StgValue><ssdm name="tmp_7_391"/></StgValue>
</operation>

<operation id="8989" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7566" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_392_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_391, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_392_cast"/></StgValue>
</operation>

<operation id="8990" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227205">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7567" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8991" st_id="1181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7570" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.392:1  store i8 %Input_load_394, i8* %buffer_addr_391, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8992" st_id="1181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7574" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.392:5  %sum_392 = add i17 %phi_mul, 393

]]></Node>
<StgValue><ssdm name="sum_392"/></StgValue>
</operation>

<operation id="8993" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7575" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.392:6  %sum_392_cast = zext i17 %sum_392 to i32

]]></Node>
<StgValue><ssdm name="sum_392_cast"/></StgValue>
</operation>

<operation id="8994" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7576" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.392:7  %Input_addr_396 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_392_cast

]]></Node>
<StgValue><ssdm name="Input_addr_396"/></StgValue>
</operation>

<operation id="8995" st_id="1181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7577" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.392:8  %Input_load_396 = load i8* %Input_addr_396, align 1

]]></Node>
<StgValue><ssdm name="Input_load_396"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1182">

<operation id="8996" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7569" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.392:0  %Average_2_391 = phi i8 [ %Average_392_cast, %395 ], [ %Input_load_394, %._crit_edge.391 ]

]]></Node>
<StgValue><ssdm name="Average_2_391"/></StgValue>
</operation>

<operation id="8997" st_id="1182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.392:2  %Diff_391 = sub i8 %Input_load_395, %Average_2_391

]]></Node>
<StgValue><ssdm name="Diff_391"/></StgValue>
</operation>

<operation id="8998" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7572" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.392:3  %Output_addr_392 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_391_cast

]]></Node>
<StgValue><ssdm name="Output_addr_392"/></StgValue>
</operation>

<operation id="8999" st_id="1182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7573" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.392:4  store i8 %Diff_391, i8* %Output_addr_392, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9000" st_id="1182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7577" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.392:8  %Input_load_396 = load i8* %Input_addr_396, align 1

]]></Node>
<StgValue><ssdm name="Input_load_396"/></StgValue>
</operation>

<operation id="9001" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.392:9  br i1 %tmp, label %396, label %._crit_edge.393

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9002" st_id="1182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227208">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7580" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_392 = load i8* %buffer_addr_393, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_392"/></StgValue>
</operation>
</state>

<state id="1183" st_id="1183">

<operation id="9003" st_id="1183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7580" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_392 = load i8* %buffer_addr_393, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_392"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1184">

<operation id="9004" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7581" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_392_cast = zext i8 %buffer_load_392 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_392_cast"/></StgValue>
</operation>

<operation id="9005" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7582" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_392_cast = zext i8 %Input_load_395 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_392_cast"/></StgValue>
</operation>

<operation id="9006" st_id="1184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7583" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_392 = add i9 %tmp_5_392_cast, %tmp_6_392_cast

]]></Node>
<StgValue><ssdm name="tmp_7_392"/></StgValue>
</operation>

<operation id="9007" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7584" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_393_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_392, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_393_cast"/></StgValue>
</operation>

<operation id="9008" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7585" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.393

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9009" st_id="1184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7588" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.393:1  store i8 %Input_load_395, i8* %buffer_addr_392, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9010" st_id="1184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7592" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.393:5  %sum_393 = add i17 %phi_mul, 394

]]></Node>
<StgValue><ssdm name="sum_393"/></StgValue>
</operation>

<operation id="9011" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7593" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.393:6  %sum_393_cast = zext i17 %sum_393 to i32

]]></Node>
<StgValue><ssdm name="sum_393_cast"/></StgValue>
</operation>

<operation id="9012" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7594" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.393:7  %Input_addr_397 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_393_cast

]]></Node>
<StgValue><ssdm name="Input_addr_397"/></StgValue>
</operation>

<operation id="9013" st_id="1184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7595" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.393:8  %Input_load_397 = load i8* %Input_addr_397, align 1

]]></Node>
<StgValue><ssdm name="Input_load_397"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1185">

<operation id="9014" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7587" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.393:0  %Average_2_392 = phi i8 [ %Average_393_cast, %396 ], [ %Input_load_395, %._crit_edge.392 ]

]]></Node>
<StgValue><ssdm name="Average_2_392"/></StgValue>
</operation>

<operation id="9015" st_id="1185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.393:2  %Diff_392 = sub i8 %Input_load_396, %Average_2_392

]]></Node>
<StgValue><ssdm name="Diff_392"/></StgValue>
</operation>

<operation id="9016" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7590" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.393:3  %Output_addr_393 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_392_cast

]]></Node>
<StgValue><ssdm name="Output_addr_393"/></StgValue>
</operation>

<operation id="9017" st_id="1185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7591" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.393:4  store i8 %Diff_392, i8* %Output_addr_393, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9018" st_id="1185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7595" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.393:8  %Input_load_397 = load i8* %Input_addr_397, align 1

]]></Node>
<StgValue><ssdm name="Input_load_397"/></StgValue>
</operation>

<operation id="9019" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.393:9  br i1 %tmp, label %397, label %._crit_edge.394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9020" st_id="1185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227213">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7598" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_393 = load i8* %buffer_addr_394, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_393"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1186">

<operation id="9021" st_id="1186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7598" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_393 = load i8* %buffer_addr_394, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_393"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1187">

<operation id="9022" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7599" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_393_cast = zext i8 %buffer_load_393 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_393_cast"/></StgValue>
</operation>

<operation id="9023" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7600" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_393_cast = zext i8 %Input_load_396 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_393_cast"/></StgValue>
</operation>

<operation id="9024" st_id="1187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7601" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_393 = add i9 %tmp_5_393_cast, %tmp_6_393_cast

]]></Node>
<StgValue><ssdm name="tmp_7_393"/></StgValue>
</operation>

<operation id="9025" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7602" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_394_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_393, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_394_cast"/></StgValue>
</operation>

<operation id="9026" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227215">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7603" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9027" st_id="1187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7606" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.394:1  store i8 %Input_load_396, i8* %buffer_addr_393, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9028" st_id="1187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7610" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.394:5  %sum_394 = add i17 %phi_mul, 395

]]></Node>
<StgValue><ssdm name="sum_394"/></StgValue>
</operation>

<operation id="9029" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7611" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.394:6  %sum_394_cast = zext i17 %sum_394 to i32

]]></Node>
<StgValue><ssdm name="sum_394_cast"/></StgValue>
</operation>

<operation id="9030" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7612" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.394:7  %Input_addr_398 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_394_cast

]]></Node>
<StgValue><ssdm name="Input_addr_398"/></StgValue>
</operation>

<operation id="9031" st_id="1187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7613" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.394:8  %Input_load_398 = load i8* %Input_addr_398, align 1

]]></Node>
<StgValue><ssdm name="Input_load_398"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1188">

<operation id="9032" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7605" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.394:0  %Average_2_393 = phi i8 [ %Average_394_cast, %397 ], [ %Input_load_396, %._crit_edge.393 ]

]]></Node>
<StgValue><ssdm name="Average_2_393"/></StgValue>
</operation>

<operation id="9033" st_id="1188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.394:2  %Diff_393 = sub i8 %Input_load_397, %Average_2_393

]]></Node>
<StgValue><ssdm name="Diff_393"/></StgValue>
</operation>

<operation id="9034" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7608" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.394:3  %Output_addr_394 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_393_cast

]]></Node>
<StgValue><ssdm name="Output_addr_394"/></StgValue>
</operation>

<operation id="9035" st_id="1188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7609" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.394:4  store i8 %Diff_393, i8* %Output_addr_394, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9036" st_id="1188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7613" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.394:8  %Input_load_398 = load i8* %Input_addr_398, align 1

]]></Node>
<StgValue><ssdm name="Input_load_398"/></StgValue>
</operation>

<operation id="9037" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.394:9  br i1 %tmp, label %398, label %._crit_edge.395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9038" st_id="1188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227218">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7616" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_394 = load i8* %buffer_addr_395, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_394"/></StgValue>
</operation>
</state>

<state id="1189" st_id="1189">

<operation id="9039" st_id="1189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7616" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_394 = load i8* %buffer_addr_395, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_394"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1190">

<operation id="9040" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7617" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_394_cast = zext i8 %buffer_load_394 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_394_cast"/></StgValue>
</operation>

<operation id="9041" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7618" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_394_cast = zext i8 %Input_load_397 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_394_cast"/></StgValue>
</operation>

<operation id="9042" st_id="1190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7619" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_394 = add i9 %tmp_5_394_cast, %tmp_6_394_cast

]]></Node>
<StgValue><ssdm name="tmp_7_394"/></StgValue>
</operation>

<operation id="9043" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7620" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_395_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_394, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_395_cast"/></StgValue>
</operation>

<operation id="9044" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227220">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7621" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9045" st_id="1190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7624" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.395:1  store i8 %Input_load_397, i8* %buffer_addr_394, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9046" st_id="1190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7628" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.395:5  %sum_395 = add i17 %phi_mul, 396

]]></Node>
<StgValue><ssdm name="sum_395"/></StgValue>
</operation>

<operation id="9047" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7629" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.395:6  %sum_395_cast = zext i17 %sum_395 to i32

]]></Node>
<StgValue><ssdm name="sum_395_cast"/></StgValue>
</operation>

<operation id="9048" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7630" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.395:7  %Input_addr_399 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_395_cast

]]></Node>
<StgValue><ssdm name="Input_addr_399"/></StgValue>
</operation>

<operation id="9049" st_id="1190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7631" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.395:8  %Input_load_399 = load i8* %Input_addr_399, align 1

]]></Node>
<StgValue><ssdm name="Input_load_399"/></StgValue>
</operation>
</state>

<state id="1191" st_id="1191">

<operation id="9050" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7623" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.395:0  %Average_2_394 = phi i8 [ %Average_395_cast, %398 ], [ %Input_load_397, %._crit_edge.394 ]

]]></Node>
<StgValue><ssdm name="Average_2_394"/></StgValue>
</operation>

<operation id="9051" st_id="1191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7625" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.395:2  %Diff_394 = sub i8 %Input_load_398, %Average_2_394

]]></Node>
<StgValue><ssdm name="Diff_394"/></StgValue>
</operation>

<operation id="9052" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7626" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.395:3  %Output_addr_395 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_394_cast

]]></Node>
<StgValue><ssdm name="Output_addr_395"/></StgValue>
</operation>

<operation id="9053" st_id="1191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7627" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.395:4  store i8 %Diff_394, i8* %Output_addr_395, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9054" st_id="1191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7631" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.395:8  %Input_load_399 = load i8* %Input_addr_399, align 1

]]></Node>
<StgValue><ssdm name="Input_load_399"/></StgValue>
</operation>

<operation id="9055" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.395:9  br i1 %tmp, label %399, label %._crit_edge.396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9056" st_id="1191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227223">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7634" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_395 = load i8* %buffer_addr_396, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_395"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1192">

<operation id="9057" st_id="1192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7634" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_395 = load i8* %buffer_addr_396, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_395"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1193">

<operation id="9058" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7635" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_395_cast = zext i8 %buffer_load_395 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_395_cast"/></StgValue>
</operation>

<operation id="9059" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7636" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_395_cast = zext i8 %Input_load_398 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_395_cast"/></StgValue>
</operation>

<operation id="9060" st_id="1193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7637" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_395 = add i9 %tmp_5_395_cast, %tmp_6_395_cast

]]></Node>
<StgValue><ssdm name="tmp_7_395"/></StgValue>
</operation>

<operation id="9061" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7638" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_396_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_395, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_396_cast"/></StgValue>
</operation>

<operation id="9062" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7639" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9063" st_id="1193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7642" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.396:1  store i8 %Input_load_398, i8* %buffer_addr_395, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9064" st_id="1193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7646" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.396:5  %sum_396 = add i17 %phi_mul, 397

]]></Node>
<StgValue><ssdm name="sum_396"/></StgValue>
</operation>

<operation id="9065" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7647" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.396:6  %sum_396_cast = zext i17 %sum_396 to i32

]]></Node>
<StgValue><ssdm name="sum_396_cast"/></StgValue>
</operation>

<operation id="9066" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7648" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.396:7  %Input_addr_400 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_396_cast

]]></Node>
<StgValue><ssdm name="Input_addr_400"/></StgValue>
</operation>

<operation id="9067" st_id="1193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7649" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.396:8  %Input_load_400 = load i8* %Input_addr_400, align 1

]]></Node>
<StgValue><ssdm name="Input_load_400"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1194">

<operation id="9068" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7641" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.396:0  %Average_2_395 = phi i8 [ %Average_396_cast, %399 ], [ %Input_load_398, %._crit_edge.395 ]

]]></Node>
<StgValue><ssdm name="Average_2_395"/></StgValue>
</operation>

<operation id="9069" st_id="1194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.396:2  %Diff_395 = sub i8 %Input_load_399, %Average_2_395

]]></Node>
<StgValue><ssdm name="Diff_395"/></StgValue>
</operation>

<operation id="9070" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7644" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.396:3  %Output_addr_396 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_395_cast

]]></Node>
<StgValue><ssdm name="Output_addr_396"/></StgValue>
</operation>

<operation id="9071" st_id="1194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7645" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.396:4  store i8 %Diff_395, i8* %Output_addr_396, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9072" st_id="1194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7649" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.396:8  %Input_load_400 = load i8* %Input_addr_400, align 1

]]></Node>
<StgValue><ssdm name="Input_load_400"/></StgValue>
</operation>

<operation id="9073" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.396:9  br i1 %tmp, label %400, label %._crit_edge.397

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9074" st_id="1194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227228">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7652" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_396 = load i8* %buffer_addr_397, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_396"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1195">

<operation id="9075" st_id="1195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7652" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_396 = load i8* %buffer_addr_397, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_396"/></StgValue>
</operation>

<operation id="9076" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7653" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_396_cast = zext i8 %buffer_load_396 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_396_cast"/></StgValue>
</operation>

<operation id="9077" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7654" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_396_cast = zext i8 %Input_load_399 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_396_cast"/></StgValue>
</operation>

<operation id="9078" st_id="1195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7655" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_396 = add i9 %tmp_5_396_cast, %tmp_6_396_cast

]]></Node>
<StgValue><ssdm name="tmp_7_396"/></StgValue>
</operation>

<operation id="9079" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7656" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_397_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_396, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_397_cast"/></StgValue>
</operation>
</state>

<state id="1196" st_id="1196">

<operation id="9080" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227230">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7657" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.397

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9081" st_id="1196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7660" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.397:1  store i8 %Input_load_399, i8* %buffer_addr_396, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9082" st_id="1196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7664" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.397:5  %sum_397 = add i17 %phi_mul, 398

]]></Node>
<StgValue><ssdm name="sum_397"/></StgValue>
</operation>

<operation id="9083" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7665" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.397:6  %sum_397_cast = zext i17 %sum_397 to i32

]]></Node>
<StgValue><ssdm name="sum_397_cast"/></StgValue>
</operation>

<operation id="9084" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7666" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.397:7  %Input_addr_401 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_397_cast

]]></Node>
<StgValue><ssdm name="Input_addr_401"/></StgValue>
</operation>

<operation id="9085" st_id="1196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7667" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.397:8  %Input_load_401 = load i8* %Input_addr_401, align 1

]]></Node>
<StgValue><ssdm name="Input_load_401"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1197">

<operation id="9086" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7659" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.397:0  %Average_2_396 = phi i8 [ %Average_397_cast, %400 ], [ %Input_load_399, %._crit_edge.396 ]

]]></Node>
<StgValue><ssdm name="Average_2_396"/></StgValue>
</operation>

<operation id="9087" st_id="1197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.397:2  %Diff_396 = sub i8 %Input_load_400, %Average_2_396

]]></Node>
<StgValue><ssdm name="Diff_396"/></StgValue>
</operation>

<operation id="9088" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7662" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.397:3  %Output_addr_397 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_396_cast

]]></Node>
<StgValue><ssdm name="Output_addr_397"/></StgValue>
</operation>

<operation id="9089" st_id="1197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7663" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.397:4  store i8 %Diff_396, i8* %Output_addr_397, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9090" st_id="1197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7667" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.397:8  %Input_load_401 = load i8* %Input_addr_401, align 1

]]></Node>
<StgValue><ssdm name="Input_load_401"/></StgValue>
</operation>

<operation id="9091" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.397:9  br i1 %tmp, label %401, label %._crit_edge.398

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9092" st_id="1197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227233">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7670" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_397 = load i8* %buffer_addr_398, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_397"/></StgValue>
</operation>
</state>

<state id="1198" st_id="1198">

<operation id="9093" st_id="1198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7670" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_397 = load i8* %buffer_addr_398, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_397"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1199">

<operation id="9094" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227235">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7671" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_397_cast = zext i8 %buffer_load_397 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_397_cast"/></StgValue>
</operation>

<operation id="9095" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227235">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7672" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_397_cast = zext i8 %Input_load_400 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_397_cast"/></StgValue>
</operation>

<operation id="9096" st_id="1199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227235">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7673" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_397 = add i9 %tmp_5_397_cast, %tmp_6_397_cast

]]></Node>
<StgValue><ssdm name="tmp_7_397"/></StgValue>
</operation>

<operation id="9097" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227235">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7674" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_398_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_397, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_398_cast"/></StgValue>
</operation>

<operation id="9098" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227235">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7675" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.398

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9099" st_id="1199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7678" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.398:1  store i8 %Input_load_400, i8* %buffer_addr_397, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9100" st_id="1199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7682" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.398:5  %sum_398 = add i17 %phi_mul, 399

]]></Node>
<StgValue><ssdm name="sum_398"/></StgValue>
</operation>

<operation id="9101" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7683" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.398:6  %sum_398_cast = zext i17 %sum_398 to i32

]]></Node>
<StgValue><ssdm name="sum_398_cast"/></StgValue>
</operation>

<operation id="9102" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7684" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.398:7  %Input_addr_402 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_398_cast

]]></Node>
<StgValue><ssdm name="Input_addr_402"/></StgValue>
</operation>

<operation id="9103" st_id="1199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7685" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.398:8  %Input_load_402 = load i8* %Input_addr_402, align 1

]]></Node>
<StgValue><ssdm name="Input_load_402"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1200">

<operation id="9104" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7677" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.398:0  %Average_2_397 = phi i8 [ %Average_398_cast, %401 ], [ %Input_load_400, %._crit_edge.397 ]

]]></Node>
<StgValue><ssdm name="Average_2_397"/></StgValue>
</operation>

<operation id="9105" st_id="1200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7679" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.398:2  %Diff_397 = sub i8 %Input_load_401, %Average_2_397

]]></Node>
<StgValue><ssdm name="Diff_397"/></StgValue>
</operation>

<operation id="9106" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7680" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.398:3  %Output_addr_398 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_397_cast

]]></Node>
<StgValue><ssdm name="Output_addr_398"/></StgValue>
</operation>

<operation id="9107" st_id="1200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7681" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.398:4  store i8 %Diff_397, i8* %Output_addr_398, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9108" st_id="1200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7685" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.398:8  %Input_load_402 = load i8* %Input_addr_402, align 1

]]></Node>
<StgValue><ssdm name="Input_load_402"/></StgValue>
</operation>

<operation id="9109" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.398:9  br i1 %tmp, label %402, label %._crit_edge.399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9110" st_id="1200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227238">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7688" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_398 = load i8* %buffer_addr_399, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_398"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1201">

<operation id="9111" st_id="1201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7688" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_398 = load i8* %buffer_addr_399, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_398"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1202">

<operation id="9112" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7689" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_398_cast = zext i8 %buffer_load_398 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_398_cast"/></StgValue>
</operation>

<operation id="9113" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7690" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_398_cast = zext i8 %Input_load_401 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_398_cast"/></StgValue>
</operation>

<operation id="9114" st_id="1202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_398 = add i9 %tmp_5_398_cast, %tmp_6_398_cast

]]></Node>
<StgValue><ssdm name="tmp_7_398"/></StgValue>
</operation>

<operation id="9115" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7692" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_399_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_398, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_399_cast"/></StgValue>
</operation>

<operation id="9116" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227240">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7693" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9117" st_id="1202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7696" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.399:1  store i8 %Input_load_401, i8* %buffer_addr_398, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9118" st_id="1202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7700" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.399:5  %sum_399 = add i17 %phi_mul, 400

]]></Node>
<StgValue><ssdm name="sum_399"/></StgValue>
</operation>

<operation id="9119" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7701" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.399:6  %sum_399_cast = zext i17 %sum_399 to i32

]]></Node>
<StgValue><ssdm name="sum_399_cast"/></StgValue>
</operation>

<operation id="9120" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7702" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.399:7  %Input_addr_403 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_399_cast

]]></Node>
<StgValue><ssdm name="Input_addr_403"/></StgValue>
</operation>

<operation id="9121" st_id="1202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7703" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.399:8  %Input_load_403 = load i8* %Input_addr_403, align 1

]]></Node>
<StgValue><ssdm name="Input_load_403"/></StgValue>
</operation>
</state>

<state id="1203" st_id="1203">

<operation id="9122" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7695" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.399:0  %Average_2_398 = phi i8 [ %Average_399_cast, %402 ], [ %Input_load_401, %._crit_edge.398 ]

]]></Node>
<StgValue><ssdm name="Average_2_398"/></StgValue>
</operation>

<operation id="9123" st_id="1203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.399:2  %Diff_398 = sub i8 %Input_load_402, %Average_2_398

]]></Node>
<StgValue><ssdm name="Diff_398"/></StgValue>
</operation>

<operation id="9124" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7698" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.399:3  %Output_addr_399 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_398_cast

]]></Node>
<StgValue><ssdm name="Output_addr_399"/></StgValue>
</operation>

<operation id="9125" st_id="1203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7699" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.399:4  store i8 %Diff_398, i8* %Output_addr_399, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9126" st_id="1203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7703" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.399:8  %Input_load_403 = load i8* %Input_addr_403, align 1

]]></Node>
<StgValue><ssdm name="Input_load_403"/></StgValue>
</operation>

<operation id="9127" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.399:9  br i1 %tmp, label %403, label %._crit_edge.400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9128" st_id="1203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227243">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7706" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_399 = load i8* %buffer_addr_400, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_399"/></StgValue>
</operation>
</state>

<state id="1204" st_id="1204">

<operation id="9129" st_id="1204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7706" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_399 = load i8* %buffer_addr_400, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_399"/></StgValue>
</operation>
</state>

<state id="1205" st_id="1205">

<operation id="9130" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7707" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_399_cast = zext i8 %buffer_load_399 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_399_cast"/></StgValue>
</operation>

<operation id="9131" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7708" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_399_cast = zext i8 %Input_load_402 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_399_cast"/></StgValue>
</operation>

<operation id="9132" st_id="1205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_399 = add i9 %tmp_5_399_cast, %tmp_6_399_cast

]]></Node>
<StgValue><ssdm name="tmp_7_399"/></StgValue>
</operation>

<operation id="9133" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7710" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_400_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_399, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_400_cast"/></StgValue>
</operation>

<operation id="9134" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227245">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7711" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9135" st_id="1205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7714" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.400:1  store i8 %Input_load_402, i8* %buffer_addr_399, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9136" st_id="1205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7718" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.400:5  %sum_400 = add i17 %phi_mul, 401

]]></Node>
<StgValue><ssdm name="sum_400"/></StgValue>
</operation>

<operation id="9137" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7719" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.400:6  %sum_400_cast = zext i17 %sum_400 to i32

]]></Node>
<StgValue><ssdm name="sum_400_cast"/></StgValue>
</operation>

<operation id="9138" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7720" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.400:7  %Input_addr_404 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_400_cast

]]></Node>
<StgValue><ssdm name="Input_addr_404"/></StgValue>
</operation>

<operation id="9139" st_id="1205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7721" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.400:8  %Input_load_404 = load i8* %Input_addr_404, align 1

]]></Node>
<StgValue><ssdm name="Input_load_404"/></StgValue>
</operation>
</state>

<state id="1206" st_id="1206">

<operation id="9140" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7713" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.400:0  %Average_2_399 = phi i8 [ %Average_400_cast, %403 ], [ %Input_load_402, %._crit_edge.399 ]

]]></Node>
<StgValue><ssdm name="Average_2_399"/></StgValue>
</operation>

<operation id="9141" st_id="1206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.400:2  %Diff_399 = sub i8 %Input_load_403, %Average_2_399

]]></Node>
<StgValue><ssdm name="Diff_399"/></StgValue>
</operation>

<operation id="9142" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7716" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.400:3  %Output_addr_400 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_399_cast

]]></Node>
<StgValue><ssdm name="Output_addr_400"/></StgValue>
</operation>

<operation id="9143" st_id="1206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7717" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.400:4  store i8 %Diff_399, i8* %Output_addr_400, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9144" st_id="1206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7721" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.400:8  %Input_load_404 = load i8* %Input_addr_404, align 1

]]></Node>
<StgValue><ssdm name="Input_load_404"/></StgValue>
</operation>

<operation id="9145" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.400:9  br i1 %tmp, label %404, label %._crit_edge.401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9146" st_id="1206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227248">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7724" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_400 = load i8* %buffer_addr_401, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_400"/></StgValue>
</operation>
</state>

<state id="1207" st_id="1207">

<operation id="9147" st_id="1207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7724" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_400 = load i8* %buffer_addr_401, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_400"/></StgValue>
</operation>

<operation id="9148" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7725" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_400_cast = zext i8 %buffer_load_400 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_400_cast"/></StgValue>
</operation>

<operation id="9149" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7726" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_400_cast = zext i8 %Input_load_403 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_400_cast"/></StgValue>
</operation>

<operation id="9150" st_id="1207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7727" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_400 = add i9 %tmp_5_400_cast, %tmp_6_400_cast

]]></Node>
<StgValue><ssdm name="tmp_7_400"/></StgValue>
</operation>

<operation id="9151" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7728" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_401_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_400, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_401_cast"/></StgValue>
</operation>
</state>

<state id="1208" st_id="1208">

<operation id="9152" st_id="1208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227250">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7729" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.401

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9153" st_id="1208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7732" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.401:1  store i8 %Input_load_403, i8* %buffer_addr_400, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9154" st_id="1208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7736" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.401:5  %sum_401 = add i17 %phi_mul, 402

]]></Node>
<StgValue><ssdm name="sum_401"/></StgValue>
</operation>

<operation id="9155" st_id="1208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7737" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.401:6  %sum_401_cast = zext i17 %sum_401 to i32

]]></Node>
<StgValue><ssdm name="sum_401_cast"/></StgValue>
</operation>

<operation id="9156" st_id="1208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7738" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.401:7  %Input_addr_405 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_401_cast

]]></Node>
<StgValue><ssdm name="Input_addr_405"/></StgValue>
</operation>

<operation id="9157" st_id="1208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7739" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.401:8  %Input_load_405 = load i8* %Input_addr_405, align 1

]]></Node>
<StgValue><ssdm name="Input_load_405"/></StgValue>
</operation>
</state>

<state id="1209" st_id="1209">

<operation id="9158" st_id="1209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7731" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.401:0  %Average_2_400 = phi i8 [ %Average_401_cast, %404 ], [ %Input_load_403, %._crit_edge.400 ]

]]></Node>
<StgValue><ssdm name="Average_2_400"/></StgValue>
</operation>

<operation id="9159" st_id="1209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.401:2  %Diff_400 = sub i8 %Input_load_404, %Average_2_400

]]></Node>
<StgValue><ssdm name="Diff_400"/></StgValue>
</operation>

<operation id="9160" st_id="1209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7734" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.401:3  %Output_addr_401 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_400_cast

]]></Node>
<StgValue><ssdm name="Output_addr_401"/></StgValue>
</operation>

<operation id="9161" st_id="1209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7735" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.401:4  store i8 %Diff_400, i8* %Output_addr_401, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9162" st_id="1209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7739" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.401:8  %Input_load_405 = load i8* %Input_addr_405, align 1

]]></Node>
<StgValue><ssdm name="Input_load_405"/></StgValue>
</operation>

<operation id="9163" st_id="1209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.401:9  br i1 %tmp, label %405, label %._crit_edge.402

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9164" st_id="1209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227253">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7742" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_401 = load i8* %buffer_addr_402, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_401"/></StgValue>
</operation>
</state>

<state id="1210" st_id="1210">

<operation id="9165" st_id="1210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7742" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_401 = load i8* %buffer_addr_402, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_401"/></StgValue>
</operation>
</state>

<state id="1211" st_id="1211">

<operation id="9166" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227255">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7743" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_401_cast = zext i8 %buffer_load_401 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_401_cast"/></StgValue>
</operation>

<operation id="9167" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227255">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7744" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_401_cast = zext i8 %Input_load_404 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_401_cast"/></StgValue>
</operation>

<operation id="9168" st_id="1211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227255">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_401 = add i9 %tmp_5_401_cast, %tmp_6_401_cast

]]></Node>
<StgValue><ssdm name="tmp_7_401"/></StgValue>
</operation>

<operation id="9169" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227255">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7746" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_402_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_401, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_402_cast"/></StgValue>
</operation>

<operation id="9170" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227255">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7747" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.402

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9171" st_id="1211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7750" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.402:1  store i8 %Input_load_404, i8* %buffer_addr_401, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9172" st_id="1211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7754" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.402:5  %sum_402 = add i17 %phi_mul, 403

]]></Node>
<StgValue><ssdm name="sum_402"/></StgValue>
</operation>

<operation id="9173" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7755" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.402:6  %sum_402_cast = zext i17 %sum_402 to i32

]]></Node>
<StgValue><ssdm name="sum_402_cast"/></StgValue>
</operation>

<operation id="9174" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7756" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.402:7  %Input_addr_406 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_402_cast

]]></Node>
<StgValue><ssdm name="Input_addr_406"/></StgValue>
</operation>

<operation id="9175" st_id="1211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7757" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.402:8  %Input_load_406 = load i8* %Input_addr_406, align 1

]]></Node>
<StgValue><ssdm name="Input_load_406"/></StgValue>
</operation>
</state>

<state id="1212" st_id="1212">

<operation id="9176" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7749" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.402:0  %Average_2_401 = phi i8 [ %Average_402_cast, %405 ], [ %Input_load_404, %._crit_edge.401 ]

]]></Node>
<StgValue><ssdm name="Average_2_401"/></StgValue>
</operation>

<operation id="9177" st_id="1212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.402:2  %Diff_401 = sub i8 %Input_load_405, %Average_2_401

]]></Node>
<StgValue><ssdm name="Diff_401"/></StgValue>
</operation>

<operation id="9178" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7752" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.402:3  %Output_addr_402 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_401_cast

]]></Node>
<StgValue><ssdm name="Output_addr_402"/></StgValue>
</operation>

<operation id="9179" st_id="1212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7753" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.402:4  store i8 %Diff_401, i8* %Output_addr_402, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9180" st_id="1212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7757" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.402:8  %Input_load_406 = load i8* %Input_addr_406, align 1

]]></Node>
<StgValue><ssdm name="Input_load_406"/></StgValue>
</operation>

<operation id="9181" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.402:9  br i1 %tmp, label %406, label %._crit_edge.403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9182" st_id="1212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227258">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7760" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_402 = load i8* %buffer_addr_403, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_402"/></StgValue>
</operation>
</state>

<state id="1213" st_id="1213">

<operation id="9183" st_id="1213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7760" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_402 = load i8* %buffer_addr_403, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_402"/></StgValue>
</operation>
</state>

<state id="1214" st_id="1214">

<operation id="9184" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7761" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_402_cast = zext i8 %buffer_load_402 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_402_cast"/></StgValue>
</operation>

<operation id="9185" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7762" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_402_cast = zext i8 %Input_load_405 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_402_cast"/></StgValue>
</operation>

<operation id="9186" st_id="1214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_402 = add i9 %tmp_5_402_cast, %tmp_6_402_cast

]]></Node>
<StgValue><ssdm name="tmp_7_402"/></StgValue>
</operation>

<operation id="9187" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7764" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_403_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_402, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_403_cast"/></StgValue>
</operation>

<operation id="9188" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227260">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7765" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9189" st_id="1214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7768" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.403:1  store i8 %Input_load_405, i8* %buffer_addr_402, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9190" st_id="1214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7772" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.403:5  %sum_403 = add i17 %phi_mul, 404

]]></Node>
<StgValue><ssdm name="sum_403"/></StgValue>
</operation>

<operation id="9191" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7773" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.403:6  %sum_403_cast = zext i17 %sum_403 to i32

]]></Node>
<StgValue><ssdm name="sum_403_cast"/></StgValue>
</operation>

<operation id="9192" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7774" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.403:7  %Input_addr_407 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_403_cast

]]></Node>
<StgValue><ssdm name="Input_addr_407"/></StgValue>
</operation>

<operation id="9193" st_id="1214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7775" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.403:8  %Input_load_407 = load i8* %Input_addr_407, align 1

]]></Node>
<StgValue><ssdm name="Input_load_407"/></StgValue>
</operation>
</state>

<state id="1215" st_id="1215">

<operation id="9194" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7767" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.403:0  %Average_2_402 = phi i8 [ %Average_403_cast, %406 ], [ %Input_load_405, %._crit_edge.402 ]

]]></Node>
<StgValue><ssdm name="Average_2_402"/></StgValue>
</operation>

<operation id="9195" st_id="1215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7769" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.403:2  %Diff_402 = sub i8 %Input_load_406, %Average_2_402

]]></Node>
<StgValue><ssdm name="Diff_402"/></StgValue>
</operation>

<operation id="9196" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7770" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.403:3  %Output_addr_403 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_402_cast

]]></Node>
<StgValue><ssdm name="Output_addr_403"/></StgValue>
</operation>

<operation id="9197" st_id="1215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7771" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.403:4  store i8 %Diff_402, i8* %Output_addr_403, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9198" st_id="1215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7775" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.403:8  %Input_load_407 = load i8* %Input_addr_407, align 1

]]></Node>
<StgValue><ssdm name="Input_load_407"/></StgValue>
</operation>

<operation id="9199" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.403:9  br i1 %tmp, label %407, label %._crit_edge.404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9200" st_id="1215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227263">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7778" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_403 = load i8* %buffer_addr_404, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_403"/></StgValue>
</operation>
</state>

<state id="1216" st_id="1216">

<operation id="9201" st_id="1216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7778" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_403 = load i8* %buffer_addr_404, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_403"/></StgValue>
</operation>

<operation id="9202" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7779" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_403_cast = zext i8 %buffer_load_403 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_403_cast"/></StgValue>
</operation>

<operation id="9203" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7780" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_403_cast = zext i8 %Input_load_406 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_403_cast"/></StgValue>
</operation>

<operation id="9204" st_id="1216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7781" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_403 = add i9 %tmp_5_403_cast, %tmp_6_403_cast

]]></Node>
<StgValue><ssdm name="tmp_7_403"/></StgValue>
</operation>

<operation id="9205" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7782" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_404_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_403, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_404_cast"/></StgValue>
</operation>
</state>

<state id="1217" st_id="1217">

<operation id="9206" st_id="1217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227265">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7783" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9207" st_id="1217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7786" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.404:1  store i8 %Input_load_406, i8* %buffer_addr_403, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9208" st_id="1217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7790" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.404:5  %sum_404 = add i17 %phi_mul, 405

]]></Node>
<StgValue><ssdm name="sum_404"/></StgValue>
</operation>

<operation id="9209" st_id="1217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7791" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.404:6  %sum_404_cast = zext i17 %sum_404 to i32

]]></Node>
<StgValue><ssdm name="sum_404_cast"/></StgValue>
</operation>

<operation id="9210" st_id="1217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7792" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.404:7  %Input_addr_408 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_404_cast

]]></Node>
<StgValue><ssdm name="Input_addr_408"/></StgValue>
</operation>

<operation id="9211" st_id="1217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7793" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.404:8  %Input_load_408 = load i8* %Input_addr_408, align 1

]]></Node>
<StgValue><ssdm name="Input_load_408"/></StgValue>
</operation>
</state>

<state id="1218" st_id="1218">

<operation id="9212" st_id="1218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7785" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.404:0  %Average_2_403 = phi i8 [ %Average_404_cast, %407 ], [ %Input_load_406, %._crit_edge.403 ]

]]></Node>
<StgValue><ssdm name="Average_2_403"/></StgValue>
</operation>

<operation id="9213" st_id="1218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7787" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.404:2  %Diff_403 = sub i8 %Input_load_407, %Average_2_403

]]></Node>
<StgValue><ssdm name="Diff_403"/></StgValue>
</operation>

<operation id="9214" st_id="1218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7788" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.404:3  %Output_addr_404 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_403_cast

]]></Node>
<StgValue><ssdm name="Output_addr_404"/></StgValue>
</operation>

<operation id="9215" st_id="1218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7789" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.404:4  store i8 %Diff_403, i8* %Output_addr_404, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9216" st_id="1218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7793" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.404:8  %Input_load_408 = load i8* %Input_addr_408, align 1

]]></Node>
<StgValue><ssdm name="Input_load_408"/></StgValue>
</operation>

<operation id="9217" st_id="1218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.404:9  br i1 %tmp, label %408, label %._crit_edge.405

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9218" st_id="1218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227268">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7796" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_404 = load i8* %buffer_addr_405, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_404"/></StgValue>
</operation>
</state>

<state id="1219" st_id="1219">

<operation id="9219" st_id="1219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7796" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_404 = load i8* %buffer_addr_405, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_404"/></StgValue>
</operation>

<operation id="9220" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7797" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_404_cast = zext i8 %buffer_load_404 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_404_cast"/></StgValue>
</operation>

<operation id="9221" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7798" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_404_cast = zext i8 %Input_load_407 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_404_cast"/></StgValue>
</operation>

<operation id="9222" st_id="1219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_404 = add i9 %tmp_5_404_cast, %tmp_6_404_cast

]]></Node>
<StgValue><ssdm name="tmp_7_404"/></StgValue>
</operation>

<operation id="9223" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7800" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_405_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_404, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_405_cast"/></StgValue>
</operation>
</state>

<state id="1220" st_id="1220">

<operation id="9224" st_id="1220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227270">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7801" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.405

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9225" st_id="1220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7804" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.405:1  store i8 %Input_load_407, i8* %buffer_addr_404, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9226" st_id="1220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7808" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.405:5  %sum_405 = add i17 %phi_mul, 406

]]></Node>
<StgValue><ssdm name="sum_405"/></StgValue>
</operation>

<operation id="9227" st_id="1220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7809" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.405:6  %sum_405_cast = zext i17 %sum_405 to i32

]]></Node>
<StgValue><ssdm name="sum_405_cast"/></StgValue>
</operation>

<operation id="9228" st_id="1220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7810" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.405:7  %Input_addr_409 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_405_cast

]]></Node>
<StgValue><ssdm name="Input_addr_409"/></StgValue>
</operation>

<operation id="9229" st_id="1220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7811" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.405:8  %Input_load_409 = load i8* %Input_addr_409, align 1

]]></Node>
<StgValue><ssdm name="Input_load_409"/></StgValue>
</operation>
</state>

<state id="1221" st_id="1221">

<operation id="9230" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7803" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.405:0  %Average_2_404 = phi i8 [ %Average_405_cast, %408 ], [ %Input_load_407, %._crit_edge.404 ]

]]></Node>
<StgValue><ssdm name="Average_2_404"/></StgValue>
</operation>

<operation id="9231" st_id="1221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7805" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.405:2  %Diff_404 = sub i8 %Input_load_408, %Average_2_404

]]></Node>
<StgValue><ssdm name="Diff_404"/></StgValue>
</operation>

<operation id="9232" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7806" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.405:3  %Output_addr_405 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_404_cast

]]></Node>
<StgValue><ssdm name="Output_addr_405"/></StgValue>
</operation>

<operation id="9233" st_id="1221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7807" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.405:4  store i8 %Diff_404, i8* %Output_addr_405, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9234" st_id="1221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7811" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.405:8  %Input_load_409 = load i8* %Input_addr_409, align 1

]]></Node>
<StgValue><ssdm name="Input_load_409"/></StgValue>
</operation>

<operation id="9235" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.405:9  br i1 %tmp, label %409, label %._crit_edge.406

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9236" st_id="1221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227273">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7814" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_405 = load i8* %buffer_addr_406, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_405"/></StgValue>
</operation>
</state>

<state id="1222" st_id="1222">

<operation id="9237" st_id="1222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7814" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_405 = load i8* %buffer_addr_406, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_405"/></StgValue>
</operation>
</state>

<state id="1223" st_id="1223">

<operation id="9238" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7815" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_405_cast = zext i8 %buffer_load_405 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_405_cast"/></StgValue>
</operation>

<operation id="9239" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7816" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_405_cast = zext i8 %Input_load_408 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_405_cast"/></StgValue>
</operation>

<operation id="9240" st_id="1223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7817" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_405 = add i9 %tmp_5_405_cast, %tmp_6_405_cast

]]></Node>
<StgValue><ssdm name="tmp_7_405"/></StgValue>
</operation>

<operation id="9241" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7818" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_406_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_405, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_406_cast"/></StgValue>
</operation>

<operation id="9242" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227275">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7819" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.406

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9243" st_id="1223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7822" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.406:1  store i8 %Input_load_408, i8* %buffer_addr_405, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9244" st_id="1223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7826" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.406:5  %sum_406 = add i17 %phi_mul, 407

]]></Node>
<StgValue><ssdm name="sum_406"/></StgValue>
</operation>

<operation id="9245" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7827" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.406:6  %sum_406_cast = zext i17 %sum_406 to i32

]]></Node>
<StgValue><ssdm name="sum_406_cast"/></StgValue>
</operation>

<operation id="9246" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7828" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.406:7  %Input_addr_410 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_406_cast

]]></Node>
<StgValue><ssdm name="Input_addr_410"/></StgValue>
</operation>

<operation id="9247" st_id="1223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7829" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.406:8  %Input_load_410 = load i8* %Input_addr_410, align 1

]]></Node>
<StgValue><ssdm name="Input_load_410"/></StgValue>
</operation>
</state>

<state id="1224" st_id="1224">

<operation id="9248" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7821" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.406:0  %Average_2_405 = phi i8 [ %Average_406_cast, %409 ], [ %Input_load_408, %._crit_edge.405 ]

]]></Node>
<StgValue><ssdm name="Average_2_405"/></StgValue>
</operation>

<operation id="9249" st_id="1224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.406:2  %Diff_405 = sub i8 %Input_load_409, %Average_2_405

]]></Node>
<StgValue><ssdm name="Diff_405"/></StgValue>
</operation>

<operation id="9250" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7824" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.406:3  %Output_addr_406 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_405_cast

]]></Node>
<StgValue><ssdm name="Output_addr_406"/></StgValue>
</operation>

<operation id="9251" st_id="1224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7825" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.406:4  store i8 %Diff_405, i8* %Output_addr_406, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9252" st_id="1224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7829" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.406:8  %Input_load_410 = load i8* %Input_addr_410, align 1

]]></Node>
<StgValue><ssdm name="Input_load_410"/></StgValue>
</operation>

<operation id="9253" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.406:9  br i1 %tmp, label %410, label %._crit_edge.407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9254" st_id="1224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227278">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7832" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_406 = load i8* %buffer_addr_407, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_406"/></StgValue>
</operation>
</state>

<state id="1225" st_id="1225">

<operation id="9255" st_id="1225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7832" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_406 = load i8* %buffer_addr_407, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_406"/></StgValue>
</operation>
</state>

<state id="1226" st_id="1226">

<operation id="9256" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7833" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_406_cast = zext i8 %buffer_load_406 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_406_cast"/></StgValue>
</operation>

<operation id="9257" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7834" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_406_cast = zext i8 %Input_load_409 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_406_cast"/></StgValue>
</operation>

<operation id="9258" st_id="1226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7835" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_406 = add i9 %tmp_5_406_cast, %tmp_6_406_cast

]]></Node>
<StgValue><ssdm name="tmp_7_406"/></StgValue>
</operation>

<operation id="9259" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7836" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_407_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_406, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_407_cast"/></StgValue>
</operation>

<operation id="9260" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227280">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7837" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9261" st_id="1226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7840" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.407:1  store i8 %Input_load_409, i8* %buffer_addr_406, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9262" st_id="1226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7844" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.407:5  %sum_407 = add i17 %phi_mul, 408

]]></Node>
<StgValue><ssdm name="sum_407"/></StgValue>
</operation>

<operation id="9263" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7845" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.407:6  %sum_407_cast = zext i17 %sum_407 to i32

]]></Node>
<StgValue><ssdm name="sum_407_cast"/></StgValue>
</operation>

<operation id="9264" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7846" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.407:7  %Input_addr_411 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_407_cast

]]></Node>
<StgValue><ssdm name="Input_addr_411"/></StgValue>
</operation>

<operation id="9265" st_id="1226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7847" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.407:8  %Input_load_411 = load i8* %Input_addr_411, align 1

]]></Node>
<StgValue><ssdm name="Input_load_411"/></StgValue>
</operation>
</state>

<state id="1227" st_id="1227">

<operation id="9266" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7839" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.407:0  %Average_2_406 = phi i8 [ %Average_407_cast, %410 ], [ %Input_load_409, %._crit_edge.406 ]

]]></Node>
<StgValue><ssdm name="Average_2_406"/></StgValue>
</operation>

<operation id="9267" st_id="1227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7841" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.407:2  %Diff_406 = sub i8 %Input_load_410, %Average_2_406

]]></Node>
<StgValue><ssdm name="Diff_406"/></StgValue>
</operation>

<operation id="9268" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7842" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.407:3  %Output_addr_407 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_406_cast

]]></Node>
<StgValue><ssdm name="Output_addr_407"/></StgValue>
</operation>

<operation id="9269" st_id="1227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7843" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.407:4  store i8 %Diff_406, i8* %Output_addr_407, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9270" st_id="1227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7847" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.407:8  %Input_load_411 = load i8* %Input_addr_411, align 1

]]></Node>
<StgValue><ssdm name="Input_load_411"/></StgValue>
</operation>

<operation id="9271" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7848" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.407:9  br i1 %tmp, label %411, label %._crit_edge.408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9272" st_id="1227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227283">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7850" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_407 = load i8* %buffer_addr_408, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_407"/></StgValue>
</operation>
</state>

<state id="1228" st_id="1228">

<operation id="9273" st_id="1228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7850" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_407 = load i8* %buffer_addr_408, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_407"/></StgValue>
</operation>
</state>

<state id="1229" st_id="1229">

<operation id="9274" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7851" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_407_cast = zext i8 %buffer_load_407 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_407_cast"/></StgValue>
</operation>

<operation id="9275" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7852" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_407_cast = zext i8 %Input_load_410 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_407_cast"/></StgValue>
</operation>

<operation id="9276" st_id="1229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7853" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_407 = add i9 %tmp_5_407_cast, %tmp_6_407_cast

]]></Node>
<StgValue><ssdm name="tmp_7_407"/></StgValue>
</operation>

<operation id="9277" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7854" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_408_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_407, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_408_cast"/></StgValue>
</operation>

<operation id="9278" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227285">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7855" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9279" st_id="1229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7858" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.408:1  store i8 %Input_load_410, i8* %buffer_addr_407, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9280" st_id="1229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7862" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.408:5  %sum_408 = add i17 %phi_mul, 409

]]></Node>
<StgValue><ssdm name="sum_408"/></StgValue>
</operation>

<operation id="9281" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7863" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.408:6  %sum_408_cast = zext i17 %sum_408 to i32

]]></Node>
<StgValue><ssdm name="sum_408_cast"/></StgValue>
</operation>

<operation id="9282" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7864" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.408:7  %Input_addr_412 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_408_cast

]]></Node>
<StgValue><ssdm name="Input_addr_412"/></StgValue>
</operation>

<operation id="9283" st_id="1229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7865" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.408:8  %Input_load_412 = load i8* %Input_addr_412, align 1

]]></Node>
<StgValue><ssdm name="Input_load_412"/></StgValue>
</operation>
</state>

<state id="1230" st_id="1230">

<operation id="9284" st_id="1230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7857" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.408:0  %Average_2_407 = phi i8 [ %Average_408_cast, %411 ], [ %Input_load_410, %._crit_edge.407 ]

]]></Node>
<StgValue><ssdm name="Average_2_407"/></StgValue>
</operation>

<operation id="9285" st_id="1230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.408:2  %Diff_407 = sub i8 %Input_load_411, %Average_2_407

]]></Node>
<StgValue><ssdm name="Diff_407"/></StgValue>
</operation>

<operation id="9286" st_id="1230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7860" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.408:3  %Output_addr_408 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_407_cast

]]></Node>
<StgValue><ssdm name="Output_addr_408"/></StgValue>
</operation>

<operation id="9287" st_id="1230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7861" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.408:4  store i8 %Diff_407, i8* %Output_addr_408, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9288" st_id="1230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7865" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.408:8  %Input_load_412 = load i8* %Input_addr_412, align 1

]]></Node>
<StgValue><ssdm name="Input_load_412"/></StgValue>
</operation>

<operation id="9289" st_id="1230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.408:9  br i1 %tmp, label %412, label %._crit_edge.409

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9290" st_id="1230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227288">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7868" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_408 = load i8* %buffer_addr_409, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_408"/></StgValue>
</operation>
</state>

<state id="1231" st_id="1231">

<operation id="9291" st_id="1231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7868" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_408 = load i8* %buffer_addr_409, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_408"/></StgValue>
</operation>
</state>

<state id="1232" st_id="1232">

<operation id="9292" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7869" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_408_cast = zext i8 %buffer_load_408 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_408_cast"/></StgValue>
</operation>

<operation id="9293" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7870" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_408_cast = zext i8 %Input_load_411 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_408_cast"/></StgValue>
</operation>

<operation id="9294" st_id="1232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7871" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_408 = add i9 %tmp_5_408_cast, %tmp_6_408_cast

]]></Node>
<StgValue><ssdm name="tmp_7_408"/></StgValue>
</operation>

<operation id="9295" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7872" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_409_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_408, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_409_cast"/></StgValue>
</operation>

<operation id="9296" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227290">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7873" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.409

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9297" st_id="1232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7876" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.409:1  store i8 %Input_load_411, i8* %buffer_addr_408, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9298" st_id="1232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7880" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.409:5  %sum_409 = add i17 %phi_mul, 410

]]></Node>
<StgValue><ssdm name="sum_409"/></StgValue>
</operation>

<operation id="9299" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7881" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.409:6  %sum_409_cast = zext i17 %sum_409 to i32

]]></Node>
<StgValue><ssdm name="sum_409_cast"/></StgValue>
</operation>

<operation id="9300" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7882" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.409:7  %Input_addr_413 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_409_cast

]]></Node>
<StgValue><ssdm name="Input_addr_413"/></StgValue>
</operation>

<operation id="9301" st_id="1232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7883" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.409:8  %Input_load_413 = load i8* %Input_addr_413, align 1

]]></Node>
<StgValue><ssdm name="Input_load_413"/></StgValue>
</operation>
</state>

<state id="1233" st_id="1233">

<operation id="9302" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7875" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.409:0  %Average_2_408 = phi i8 [ %Average_409_cast, %412 ], [ %Input_load_411, %._crit_edge.408 ]

]]></Node>
<StgValue><ssdm name="Average_2_408"/></StgValue>
</operation>

<operation id="9303" st_id="1233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.409:2  %Diff_408 = sub i8 %Input_load_412, %Average_2_408

]]></Node>
<StgValue><ssdm name="Diff_408"/></StgValue>
</operation>

<operation id="9304" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7878" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.409:3  %Output_addr_409 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_408_cast

]]></Node>
<StgValue><ssdm name="Output_addr_409"/></StgValue>
</operation>

<operation id="9305" st_id="1233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7879" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.409:4  store i8 %Diff_408, i8* %Output_addr_409, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9306" st_id="1233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7883" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.409:8  %Input_load_413 = load i8* %Input_addr_413, align 1

]]></Node>
<StgValue><ssdm name="Input_load_413"/></StgValue>
</operation>

<operation id="9307" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.409:9  br i1 %tmp, label %413, label %._crit_edge.410

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9308" st_id="1233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227293">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7886" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_409 = load i8* %buffer_addr_410, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_409"/></StgValue>
</operation>
</state>

<state id="1234" st_id="1234">

<operation id="9309" st_id="1234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7886" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_409 = load i8* %buffer_addr_410, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_409"/></StgValue>
</operation>
</state>

<state id="1235" st_id="1235">

<operation id="9310" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7887" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_409_cast = zext i8 %buffer_load_409 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_409_cast"/></StgValue>
</operation>

<operation id="9311" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7888" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_409_cast = zext i8 %Input_load_412 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_409_cast"/></StgValue>
</operation>

<operation id="9312" st_id="1235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7889" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_409 = add i9 %tmp_5_409_cast, %tmp_6_409_cast

]]></Node>
<StgValue><ssdm name="tmp_7_409"/></StgValue>
</operation>

<operation id="9313" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7890" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_410_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_409, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_410_cast"/></StgValue>
</operation>

<operation id="9314" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227295">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7891" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.410

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9315" st_id="1235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7894" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.410:1  store i8 %Input_load_412, i8* %buffer_addr_409, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9316" st_id="1235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7898" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.410:5  %sum_410 = add i17 %phi_mul, 411

]]></Node>
<StgValue><ssdm name="sum_410"/></StgValue>
</operation>

<operation id="9317" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7899" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.410:6  %sum_410_cast = zext i17 %sum_410 to i32

]]></Node>
<StgValue><ssdm name="sum_410_cast"/></StgValue>
</operation>

<operation id="9318" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7900" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.410:7  %Input_addr_414 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_410_cast

]]></Node>
<StgValue><ssdm name="Input_addr_414"/></StgValue>
</operation>

<operation id="9319" st_id="1235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7901" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.410:8  %Input_load_414 = load i8* %Input_addr_414, align 1

]]></Node>
<StgValue><ssdm name="Input_load_414"/></StgValue>
</operation>
</state>

<state id="1236" st_id="1236">

<operation id="9320" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7893" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.410:0  %Average_2_409 = phi i8 [ %Average_410_cast, %413 ], [ %Input_load_412, %._crit_edge.409 ]

]]></Node>
<StgValue><ssdm name="Average_2_409"/></StgValue>
</operation>

<operation id="9321" st_id="1236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.410:2  %Diff_409 = sub i8 %Input_load_413, %Average_2_409

]]></Node>
<StgValue><ssdm name="Diff_409"/></StgValue>
</operation>

<operation id="9322" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7896" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.410:3  %Output_addr_410 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_409_cast

]]></Node>
<StgValue><ssdm name="Output_addr_410"/></StgValue>
</operation>

<operation id="9323" st_id="1236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7897" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.410:4  store i8 %Diff_409, i8* %Output_addr_410, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9324" st_id="1236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7901" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.410:8  %Input_load_414 = load i8* %Input_addr_414, align 1

]]></Node>
<StgValue><ssdm name="Input_load_414"/></StgValue>
</operation>

<operation id="9325" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.410:9  br i1 %tmp, label %414, label %._crit_edge.411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9326" st_id="1236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227298">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7904" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_410 = load i8* %buffer_addr_411, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_410"/></StgValue>
</operation>
</state>

<state id="1237" st_id="1237">

<operation id="9327" st_id="1237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7904" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_410 = load i8* %buffer_addr_411, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_410"/></StgValue>
</operation>
</state>

<state id="1238" st_id="1238">

<operation id="9328" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7905" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_410_cast = zext i8 %buffer_load_410 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_410_cast"/></StgValue>
</operation>

<operation id="9329" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7906" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_410_cast = zext i8 %Input_load_413 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_410_cast"/></StgValue>
</operation>

<operation id="9330" st_id="1238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7907" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_410 = add i9 %tmp_5_410_cast, %tmp_6_410_cast

]]></Node>
<StgValue><ssdm name="tmp_7_410"/></StgValue>
</operation>

<operation id="9331" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7908" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_411_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_410, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_411_cast"/></StgValue>
</operation>

<operation id="9332" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227300">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7909" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9333" st_id="1238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7912" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.411:1  store i8 %Input_load_413, i8* %buffer_addr_410, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9334" st_id="1238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7916" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.411:5  %sum_411 = add i17 %phi_mul, 412

]]></Node>
<StgValue><ssdm name="sum_411"/></StgValue>
</operation>

<operation id="9335" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7917" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.411:6  %sum_411_cast = zext i17 %sum_411 to i32

]]></Node>
<StgValue><ssdm name="sum_411_cast"/></StgValue>
</operation>

<operation id="9336" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7918" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.411:7  %Input_addr_415 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_411_cast

]]></Node>
<StgValue><ssdm name="Input_addr_415"/></StgValue>
</operation>

<operation id="9337" st_id="1238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7919" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.411:8  %Input_load_415 = load i8* %Input_addr_415, align 1

]]></Node>
<StgValue><ssdm name="Input_load_415"/></StgValue>
</operation>
</state>

<state id="1239" st_id="1239">

<operation id="9338" st_id="1239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7911" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.411:0  %Average_2_410 = phi i8 [ %Average_411_cast, %414 ], [ %Input_load_413, %._crit_edge.410 ]

]]></Node>
<StgValue><ssdm name="Average_2_410"/></StgValue>
</operation>

<operation id="9339" st_id="1239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7913" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.411:2  %Diff_410 = sub i8 %Input_load_414, %Average_2_410

]]></Node>
<StgValue><ssdm name="Diff_410"/></StgValue>
</operation>

<operation id="9340" st_id="1239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7914" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.411:3  %Output_addr_411 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_410_cast

]]></Node>
<StgValue><ssdm name="Output_addr_411"/></StgValue>
</operation>

<operation id="9341" st_id="1239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7915" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.411:4  store i8 %Diff_410, i8* %Output_addr_411, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9342" st_id="1239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7919" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.411:8  %Input_load_415 = load i8* %Input_addr_415, align 1

]]></Node>
<StgValue><ssdm name="Input_load_415"/></StgValue>
</operation>

<operation id="9343" st_id="1239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7920" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.411:9  br i1 %tmp, label %415, label %._crit_edge.412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9344" st_id="1239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227303">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7922" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_411 = load i8* %buffer_addr_412, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_411"/></StgValue>
</operation>
</state>

<state id="1240" st_id="1240">

<operation id="9345" st_id="1240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7922" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_411 = load i8* %buffer_addr_412, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_411"/></StgValue>
</operation>
</state>

<state id="1241" st_id="1241">

<operation id="9346" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7923" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_411_cast = zext i8 %buffer_load_411 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_411_cast"/></StgValue>
</operation>

<operation id="9347" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7924" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_411_cast = zext i8 %Input_load_414 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_411_cast"/></StgValue>
</operation>

<operation id="9348" st_id="1241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7925" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_411 = add i9 %tmp_5_411_cast, %tmp_6_411_cast

]]></Node>
<StgValue><ssdm name="tmp_7_411"/></StgValue>
</operation>

<operation id="9349" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7926" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_412_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_411, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_412_cast"/></StgValue>
</operation>

<operation id="9350" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227305">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7927" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9351" st_id="1241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7930" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.412:1  store i8 %Input_load_414, i8* %buffer_addr_411, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9352" st_id="1241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7934" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.412:5  %sum_412 = add i17 %phi_mul, 413

]]></Node>
<StgValue><ssdm name="sum_412"/></StgValue>
</operation>

<operation id="9353" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7935" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.412:6  %sum_412_cast = zext i17 %sum_412 to i32

]]></Node>
<StgValue><ssdm name="sum_412_cast"/></StgValue>
</operation>

<operation id="9354" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7936" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.412:7  %Input_addr_416 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_412_cast

]]></Node>
<StgValue><ssdm name="Input_addr_416"/></StgValue>
</operation>

<operation id="9355" st_id="1241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7937" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.412:8  %Input_load_416 = load i8* %Input_addr_416, align 1

]]></Node>
<StgValue><ssdm name="Input_load_416"/></StgValue>
</operation>
</state>

<state id="1242" st_id="1242">

<operation id="9356" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7929" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.412:0  %Average_2_411 = phi i8 [ %Average_412_cast, %415 ], [ %Input_load_414, %._crit_edge.411 ]

]]></Node>
<StgValue><ssdm name="Average_2_411"/></StgValue>
</operation>

<operation id="9357" st_id="1242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7931" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.412:2  %Diff_411 = sub i8 %Input_load_415, %Average_2_411

]]></Node>
<StgValue><ssdm name="Diff_411"/></StgValue>
</operation>

<operation id="9358" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7932" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.412:3  %Output_addr_412 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_411_cast

]]></Node>
<StgValue><ssdm name="Output_addr_412"/></StgValue>
</operation>

<operation id="9359" st_id="1242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7933" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.412:4  store i8 %Diff_411, i8* %Output_addr_412, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9360" st_id="1242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7937" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.412:8  %Input_load_416 = load i8* %Input_addr_416, align 1

]]></Node>
<StgValue><ssdm name="Input_load_416"/></StgValue>
</operation>

<operation id="9361" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7938" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.412:9  br i1 %tmp, label %416, label %._crit_edge.413

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9362" st_id="1242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227308">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7940" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_412 = load i8* %buffer_addr_413, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_412"/></StgValue>
</operation>
</state>

<state id="1243" st_id="1243">

<operation id="9363" st_id="1243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7940" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_412 = load i8* %buffer_addr_413, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_412"/></StgValue>
</operation>
</state>

<state id="1244" st_id="1244">

<operation id="9364" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7941" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_412_cast = zext i8 %buffer_load_412 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_412_cast"/></StgValue>
</operation>

<operation id="9365" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7942" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_412_cast = zext i8 %Input_load_415 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_412_cast"/></StgValue>
</operation>

<operation id="9366" st_id="1244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7943" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_412 = add i9 %tmp_5_412_cast, %tmp_6_412_cast

]]></Node>
<StgValue><ssdm name="tmp_7_412"/></StgValue>
</operation>

<operation id="9367" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7944" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_413_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_412, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_413_cast"/></StgValue>
</operation>

<operation id="9368" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227310">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7945" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.413

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9369" st_id="1244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7948" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.413:1  store i8 %Input_load_415, i8* %buffer_addr_412, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9370" st_id="1244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7952" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.413:5  %sum_413 = add i17 %phi_mul, 414

]]></Node>
<StgValue><ssdm name="sum_413"/></StgValue>
</operation>

<operation id="9371" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7953" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.413:6  %sum_413_cast = zext i17 %sum_413 to i32

]]></Node>
<StgValue><ssdm name="sum_413_cast"/></StgValue>
</operation>

<operation id="9372" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7954" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.413:7  %Input_addr_417 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_413_cast

]]></Node>
<StgValue><ssdm name="Input_addr_417"/></StgValue>
</operation>

<operation id="9373" st_id="1244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7955" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.413:8  %Input_load_417 = load i8* %Input_addr_417, align 1

]]></Node>
<StgValue><ssdm name="Input_load_417"/></StgValue>
</operation>
</state>

<state id="1245" st_id="1245">

<operation id="9374" st_id="1245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7947" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.413:0  %Average_2_412 = phi i8 [ %Average_413_cast, %416 ], [ %Input_load_415, %._crit_edge.412 ]

]]></Node>
<StgValue><ssdm name="Average_2_412"/></StgValue>
</operation>

<operation id="9375" st_id="1245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7949" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.413:2  %Diff_412 = sub i8 %Input_load_416, %Average_2_412

]]></Node>
<StgValue><ssdm name="Diff_412"/></StgValue>
</operation>

<operation id="9376" st_id="1245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7950" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.413:3  %Output_addr_413 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_412_cast

]]></Node>
<StgValue><ssdm name="Output_addr_413"/></StgValue>
</operation>

<operation id="9377" st_id="1245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7951" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.413:4  store i8 %Diff_412, i8* %Output_addr_413, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9378" st_id="1245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7955" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.413:8  %Input_load_417 = load i8* %Input_addr_417, align 1

]]></Node>
<StgValue><ssdm name="Input_load_417"/></StgValue>
</operation>

<operation id="9379" st_id="1245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7956" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.413:9  br i1 %tmp, label %417, label %._crit_edge.414

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9380" st_id="1245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227313">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7958" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_413 = load i8* %buffer_addr_414, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_413"/></StgValue>
</operation>
</state>

<state id="1246" st_id="1246">

<operation id="9381" st_id="1246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7958" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_413 = load i8* %buffer_addr_414, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_413"/></StgValue>
</operation>
</state>

<state id="1247" st_id="1247">

<operation id="9382" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227315">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7959" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_413_cast = zext i8 %buffer_load_413 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_413_cast"/></StgValue>
</operation>

<operation id="9383" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227315">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7960" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_413_cast = zext i8 %Input_load_416 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_413_cast"/></StgValue>
</operation>

<operation id="9384" st_id="1247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227315">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7961" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_413 = add i9 %tmp_5_413_cast, %tmp_6_413_cast

]]></Node>
<StgValue><ssdm name="tmp_7_413"/></StgValue>
</operation>

<operation id="9385" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227315">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7962" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_414_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_413, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_414_cast"/></StgValue>
</operation>

<operation id="9386" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227315">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7963" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.414

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9387" st_id="1247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7966" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.414:1  store i8 %Input_load_416, i8* %buffer_addr_413, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9388" st_id="1247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7970" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.414:5  %sum_414 = add i17 %phi_mul, 415

]]></Node>
<StgValue><ssdm name="sum_414"/></StgValue>
</operation>

<operation id="9389" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7971" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.414:6  %sum_414_cast = zext i17 %sum_414 to i32

]]></Node>
<StgValue><ssdm name="sum_414_cast"/></StgValue>
</operation>

<operation id="9390" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7972" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.414:7  %Input_addr_418 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_414_cast

]]></Node>
<StgValue><ssdm name="Input_addr_418"/></StgValue>
</operation>

<operation id="9391" st_id="1247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7973" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.414:8  %Input_load_418 = load i8* %Input_addr_418, align 1

]]></Node>
<StgValue><ssdm name="Input_load_418"/></StgValue>
</operation>
</state>

<state id="1248" st_id="1248">

<operation id="9392" st_id="1248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7965" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.414:0  %Average_2_413 = phi i8 [ %Average_414_cast, %417 ], [ %Input_load_416, %._crit_edge.413 ]

]]></Node>
<StgValue><ssdm name="Average_2_413"/></StgValue>
</operation>

<operation id="9393" st_id="1248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7967" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.414:2  %Diff_413 = sub i8 %Input_load_417, %Average_2_413

]]></Node>
<StgValue><ssdm name="Diff_413"/></StgValue>
</operation>

<operation id="9394" st_id="1248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7968" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.414:3  %Output_addr_414 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_413_cast

]]></Node>
<StgValue><ssdm name="Output_addr_414"/></StgValue>
</operation>

<operation id="9395" st_id="1248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7969" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.414:4  store i8 %Diff_413, i8* %Output_addr_414, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9396" st_id="1248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7973" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.414:8  %Input_load_418 = load i8* %Input_addr_418, align 1

]]></Node>
<StgValue><ssdm name="Input_load_418"/></StgValue>
</operation>

<operation id="9397" st_id="1248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7974" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.414:9  br i1 %tmp, label %418, label %._crit_edge.415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9398" st_id="1248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227318">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7976" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_414 = load i8* %buffer_addr_415, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_414"/></StgValue>
</operation>
</state>

<state id="1249" st_id="1249">

<operation id="9399" st_id="1249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7976" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_414 = load i8* %buffer_addr_415, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_414"/></StgValue>
</operation>
</state>

<state id="1250" st_id="1250">

<operation id="9400" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7977" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_414_cast = zext i8 %buffer_load_414 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_414_cast"/></StgValue>
</operation>

<operation id="9401" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7978" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_414_cast = zext i8 %Input_load_417 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_414_cast"/></StgValue>
</operation>

<operation id="9402" st_id="1250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7979" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_414 = add i9 %tmp_5_414_cast, %tmp_6_414_cast

]]></Node>
<StgValue><ssdm name="tmp_7_414"/></StgValue>
</operation>

<operation id="9403" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7980" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_415_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_414, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_415_cast"/></StgValue>
</operation>

<operation id="9404" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227320">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7981" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9405" st_id="1250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7984" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.415:1  store i8 %Input_load_417, i8* %buffer_addr_414, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9406" st_id="1250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7988" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.415:5  %sum_415 = add i17 %phi_mul, 416

]]></Node>
<StgValue><ssdm name="sum_415"/></StgValue>
</operation>

<operation id="9407" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7989" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.415:6  %sum_415_cast = zext i17 %sum_415 to i32

]]></Node>
<StgValue><ssdm name="sum_415_cast"/></StgValue>
</operation>

<operation id="9408" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7990" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.415:7  %Input_addr_419 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_415_cast

]]></Node>
<StgValue><ssdm name="Input_addr_419"/></StgValue>
</operation>

<operation id="9409" st_id="1250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7991" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.415:8  %Input_load_419 = load i8* %Input_addr_419, align 1

]]></Node>
<StgValue><ssdm name="Input_load_419"/></StgValue>
</operation>
</state>

<state id="1251" st_id="1251">

<operation id="9410" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7983" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.415:0  %Average_2_414 = phi i8 [ %Average_415_cast, %418 ], [ %Input_load_417, %._crit_edge.414 ]

]]></Node>
<StgValue><ssdm name="Average_2_414"/></StgValue>
</operation>

<operation id="9411" st_id="1251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7985" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.415:2  %Diff_414 = sub i8 %Input_load_418, %Average_2_414

]]></Node>
<StgValue><ssdm name="Diff_414"/></StgValue>
</operation>

<operation id="9412" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7986" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.415:3  %Output_addr_415 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_414_cast

]]></Node>
<StgValue><ssdm name="Output_addr_415"/></StgValue>
</operation>

<operation id="9413" st_id="1251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7987" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.415:4  store i8 %Diff_414, i8* %Output_addr_415, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9414" st_id="1251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7991" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.415:8  %Input_load_419 = load i8* %Input_addr_419, align 1

]]></Node>
<StgValue><ssdm name="Input_load_419"/></StgValue>
</operation>

<operation id="9415" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7992" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.415:9  br i1 %tmp, label %419, label %._crit_edge.416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9416" st_id="1251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227323">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7994" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_415 = load i8* %buffer_addr_416, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_415"/></StgValue>
</operation>
</state>

<state id="1252" st_id="1252">

<operation id="9417" st_id="1252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7994" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_415 = load i8* %buffer_addr_416, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_415"/></StgValue>
</operation>
</state>

<state id="1253" st_id="1253">

<operation id="9418" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7995" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_415_cast = zext i8 %buffer_load_415 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_415_cast"/></StgValue>
</operation>

<operation id="9419" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7996" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_415_cast = zext i8 %Input_load_418 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_415_cast"/></StgValue>
</operation>

<operation id="9420" st_id="1253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7997" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_415 = add i9 %tmp_5_415_cast, %tmp_6_415_cast

]]></Node>
<StgValue><ssdm name="tmp_7_415"/></StgValue>
</operation>

<operation id="9421" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7998" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_416_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_415, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_416_cast"/></StgValue>
</operation>

<operation id="9422" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227325">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7999" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9423" st_id="1253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8002" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.416:1  store i8 %Input_load_418, i8* %buffer_addr_415, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9424" st_id="1253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8006" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.416:5  %sum_416 = add i17 %phi_mul, 417

]]></Node>
<StgValue><ssdm name="sum_416"/></StgValue>
</operation>

<operation id="9425" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8007" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.416:6  %sum_416_cast = zext i17 %sum_416 to i32

]]></Node>
<StgValue><ssdm name="sum_416_cast"/></StgValue>
</operation>

<operation id="9426" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8008" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.416:7  %Input_addr_420 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_416_cast

]]></Node>
<StgValue><ssdm name="Input_addr_420"/></StgValue>
</operation>

<operation id="9427" st_id="1253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8009" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.416:8  %Input_load_420 = load i8* %Input_addr_420, align 1

]]></Node>
<StgValue><ssdm name="Input_load_420"/></StgValue>
</operation>
</state>

<state id="1254" st_id="1254">

<operation id="9428" st_id="1254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8001" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.416:0  %Average_2_415 = phi i8 [ %Average_416_cast, %419 ], [ %Input_load_418, %._crit_edge.415 ]

]]></Node>
<StgValue><ssdm name="Average_2_415"/></StgValue>
</operation>

<operation id="9429" st_id="1254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.416:2  %Diff_415 = sub i8 %Input_load_419, %Average_2_415

]]></Node>
<StgValue><ssdm name="Diff_415"/></StgValue>
</operation>

<operation id="9430" st_id="1254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8004" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.416:3  %Output_addr_416 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_415_cast

]]></Node>
<StgValue><ssdm name="Output_addr_416"/></StgValue>
</operation>

<operation id="9431" st_id="1254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8005" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.416:4  store i8 %Diff_415, i8* %Output_addr_416, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9432" st_id="1254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8009" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.416:8  %Input_load_420 = load i8* %Input_addr_420, align 1

]]></Node>
<StgValue><ssdm name="Input_load_420"/></StgValue>
</operation>

<operation id="9433" st_id="1254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.416:9  br i1 %tmp, label %420, label %._crit_edge.417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9434" st_id="1254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227328">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8012" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_416 = load i8* %buffer_addr_417, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_416"/></StgValue>
</operation>
</state>

<state id="1255" st_id="1255">

<operation id="9435" st_id="1255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8012" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_416 = load i8* %buffer_addr_417, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_416"/></StgValue>
</operation>

<operation id="9436" st_id="1255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8013" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_416_cast = zext i8 %buffer_load_416 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_416_cast"/></StgValue>
</operation>

<operation id="9437" st_id="1255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8014" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_416_cast = zext i8 %Input_load_419 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_416_cast"/></StgValue>
</operation>

<operation id="9438" st_id="1255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8015" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_416 = add i9 %tmp_5_416_cast, %tmp_6_416_cast

]]></Node>
<StgValue><ssdm name="tmp_7_416"/></StgValue>
</operation>

<operation id="9439" st_id="1255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8016" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_417_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_416, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_417_cast"/></StgValue>
</operation>
</state>

<state id="1256" st_id="1256">

<operation id="9440" st_id="1256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227330">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8017" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9441" st_id="1256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8020" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.417:1  store i8 %Input_load_419, i8* %buffer_addr_416, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9442" st_id="1256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8024" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.417:5  %sum_417 = add i17 %phi_mul, 418

]]></Node>
<StgValue><ssdm name="sum_417"/></StgValue>
</operation>

<operation id="9443" st_id="1256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8025" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.417:6  %sum_417_cast = zext i17 %sum_417 to i32

]]></Node>
<StgValue><ssdm name="sum_417_cast"/></StgValue>
</operation>

<operation id="9444" st_id="1256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8026" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.417:7  %Input_addr_421 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_417_cast

]]></Node>
<StgValue><ssdm name="Input_addr_421"/></StgValue>
</operation>

<operation id="9445" st_id="1256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8027" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.417:8  %Input_load_421 = load i8* %Input_addr_421, align 1

]]></Node>
<StgValue><ssdm name="Input_load_421"/></StgValue>
</operation>
</state>

<state id="1257" st_id="1257">

<operation id="9446" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8019" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.417:0  %Average_2_416 = phi i8 [ %Average_417_cast, %420 ], [ %Input_load_419, %._crit_edge.416 ]

]]></Node>
<StgValue><ssdm name="Average_2_416"/></StgValue>
</operation>

<operation id="9447" st_id="1257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8021" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.417:2  %Diff_416 = sub i8 %Input_load_420, %Average_2_416

]]></Node>
<StgValue><ssdm name="Diff_416"/></StgValue>
</operation>

<operation id="9448" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8022" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.417:3  %Output_addr_417 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_416_cast

]]></Node>
<StgValue><ssdm name="Output_addr_417"/></StgValue>
</operation>

<operation id="9449" st_id="1257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8023" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.417:4  store i8 %Diff_416, i8* %Output_addr_417, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9450" st_id="1257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8027" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.417:8  %Input_load_421 = load i8* %Input_addr_421, align 1

]]></Node>
<StgValue><ssdm name="Input_load_421"/></StgValue>
</operation>

<operation id="9451" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8028" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.417:9  br i1 %tmp, label %421, label %._crit_edge.418

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9452" st_id="1257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227333">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8030" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_417 = load i8* %buffer_addr_418, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_417"/></StgValue>
</operation>
</state>

<state id="1258" st_id="1258">

<operation id="9453" st_id="1258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8030" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_417 = load i8* %buffer_addr_418, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_417"/></StgValue>
</operation>
</state>

<state id="1259" st_id="1259">

<operation id="9454" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8031" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_417_cast = zext i8 %buffer_load_417 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_417_cast"/></StgValue>
</operation>

<operation id="9455" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8032" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_417_cast = zext i8 %Input_load_420 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_417_cast"/></StgValue>
</operation>

<operation id="9456" st_id="1259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8033" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_417 = add i9 %tmp_5_417_cast, %tmp_6_417_cast

]]></Node>
<StgValue><ssdm name="tmp_7_417"/></StgValue>
</operation>

<operation id="9457" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8034" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_418_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_417, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_418_cast"/></StgValue>
</operation>

<operation id="9458" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227335">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8035" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.418

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9459" st_id="1259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8038" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.418:1  store i8 %Input_load_420, i8* %buffer_addr_417, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9460" st_id="1259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8042" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.418:5  %sum_418 = add i17 %phi_mul, 419

]]></Node>
<StgValue><ssdm name="sum_418"/></StgValue>
</operation>

<operation id="9461" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8043" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.418:6  %sum_418_cast = zext i17 %sum_418 to i32

]]></Node>
<StgValue><ssdm name="sum_418_cast"/></StgValue>
</operation>

<operation id="9462" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8044" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.418:7  %Input_addr_422 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_418_cast

]]></Node>
<StgValue><ssdm name="Input_addr_422"/></StgValue>
</operation>

<operation id="9463" st_id="1259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8045" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.418:8  %Input_load_422 = load i8* %Input_addr_422, align 1

]]></Node>
<StgValue><ssdm name="Input_load_422"/></StgValue>
</operation>
</state>

<state id="1260" st_id="1260">

<operation id="9464" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8037" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.418:0  %Average_2_417 = phi i8 [ %Average_418_cast, %421 ], [ %Input_load_420, %._crit_edge.417 ]

]]></Node>
<StgValue><ssdm name="Average_2_417"/></StgValue>
</operation>

<operation id="9465" st_id="1260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8039" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.418:2  %Diff_417 = sub i8 %Input_load_421, %Average_2_417

]]></Node>
<StgValue><ssdm name="Diff_417"/></StgValue>
</operation>

<operation id="9466" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8040" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.418:3  %Output_addr_418 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_417_cast

]]></Node>
<StgValue><ssdm name="Output_addr_418"/></StgValue>
</operation>

<operation id="9467" st_id="1260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8041" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.418:4  store i8 %Diff_417, i8* %Output_addr_418, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9468" st_id="1260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8045" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.418:8  %Input_load_422 = load i8* %Input_addr_422, align 1

]]></Node>
<StgValue><ssdm name="Input_load_422"/></StgValue>
</operation>

<operation id="9469" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8046" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.418:9  br i1 %tmp, label %422, label %._crit_edge.419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9470" st_id="1260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227338">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8048" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_418 = load i8* %buffer_addr_419, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_418"/></StgValue>
</operation>
</state>

<state id="1261" st_id="1261">

<operation id="9471" st_id="1261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8048" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_418 = load i8* %buffer_addr_419, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_418"/></StgValue>
</operation>
</state>

<state id="1262" st_id="1262">

<operation id="9472" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8049" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_418_cast = zext i8 %buffer_load_418 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_418_cast"/></StgValue>
</operation>

<operation id="9473" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8050" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_418_cast = zext i8 %Input_load_421 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_418_cast"/></StgValue>
</operation>

<operation id="9474" st_id="1262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8051" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_418 = add i9 %tmp_5_418_cast, %tmp_6_418_cast

]]></Node>
<StgValue><ssdm name="tmp_7_418"/></StgValue>
</operation>

<operation id="9475" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8052" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_419_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_418, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_419_cast"/></StgValue>
</operation>

<operation id="9476" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227340">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8053" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9477" st_id="1262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8056" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.419:1  store i8 %Input_load_421, i8* %buffer_addr_418, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9478" st_id="1262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8060" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.419:5  %sum_419 = add i17 %phi_mul, 420

]]></Node>
<StgValue><ssdm name="sum_419"/></StgValue>
</operation>

<operation id="9479" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8061" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.419:6  %sum_419_cast = zext i17 %sum_419 to i32

]]></Node>
<StgValue><ssdm name="sum_419_cast"/></StgValue>
</operation>

<operation id="9480" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8062" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.419:7  %Input_addr_423 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_419_cast

]]></Node>
<StgValue><ssdm name="Input_addr_423"/></StgValue>
</operation>

<operation id="9481" st_id="1262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8063" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.419:8  %Input_load_423 = load i8* %Input_addr_423, align 1

]]></Node>
<StgValue><ssdm name="Input_load_423"/></StgValue>
</operation>
</state>

<state id="1263" st_id="1263">

<operation id="9482" st_id="1263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8055" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.419:0  %Average_2_418 = phi i8 [ %Average_419_cast, %422 ], [ %Input_load_421, %._crit_edge.418 ]

]]></Node>
<StgValue><ssdm name="Average_2_418"/></StgValue>
</operation>

<operation id="9483" st_id="1263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8057" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.419:2  %Diff_418 = sub i8 %Input_load_422, %Average_2_418

]]></Node>
<StgValue><ssdm name="Diff_418"/></StgValue>
</operation>

<operation id="9484" st_id="1263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8058" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.419:3  %Output_addr_419 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_418_cast

]]></Node>
<StgValue><ssdm name="Output_addr_419"/></StgValue>
</operation>

<operation id="9485" st_id="1263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8059" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.419:4  store i8 %Diff_418, i8* %Output_addr_419, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9486" st_id="1263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8063" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.419:8  %Input_load_423 = load i8* %Input_addr_423, align 1

]]></Node>
<StgValue><ssdm name="Input_load_423"/></StgValue>
</operation>

<operation id="9487" st_id="1263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8064" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.419:9  br i1 %tmp, label %423, label %._crit_edge.420

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9488" st_id="1263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227343">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8066" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_419 = load i8* %buffer_addr_420, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_419"/></StgValue>
</operation>
</state>

<state id="1264" st_id="1264">

<operation id="9489" st_id="1264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8066" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_419 = load i8* %buffer_addr_420, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_419"/></StgValue>
</operation>
</state>

<state id="1265" st_id="1265">

<operation id="9490" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8067" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_419_cast = zext i8 %buffer_load_419 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_419_cast"/></StgValue>
</operation>

<operation id="9491" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8068" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_419_cast = zext i8 %Input_load_422 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_419_cast"/></StgValue>
</operation>

<operation id="9492" st_id="1265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8069" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_419 = add i9 %tmp_5_419_cast, %tmp_6_419_cast

]]></Node>
<StgValue><ssdm name="tmp_7_419"/></StgValue>
</operation>

<operation id="9493" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8070" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_420_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_419, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_420_cast"/></StgValue>
</operation>

<operation id="9494" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227345">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8071" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.420

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9495" st_id="1265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8074" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.420:1  store i8 %Input_load_422, i8* %buffer_addr_419, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9496" st_id="1265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8078" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.420:5  %sum_420 = add i17 %phi_mul, 421

]]></Node>
<StgValue><ssdm name="sum_420"/></StgValue>
</operation>

<operation id="9497" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8079" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.420:6  %sum_420_cast = zext i17 %sum_420 to i32

]]></Node>
<StgValue><ssdm name="sum_420_cast"/></StgValue>
</operation>

<operation id="9498" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8080" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.420:7  %Input_addr_424 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_420_cast

]]></Node>
<StgValue><ssdm name="Input_addr_424"/></StgValue>
</operation>

<operation id="9499" st_id="1265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8081" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.420:8  %Input_load_424 = load i8* %Input_addr_424, align 1

]]></Node>
<StgValue><ssdm name="Input_load_424"/></StgValue>
</operation>
</state>

<state id="1266" st_id="1266">

<operation id="9500" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8073" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.420:0  %Average_2_419 = phi i8 [ %Average_420_cast, %423 ], [ %Input_load_422, %._crit_edge.419 ]

]]></Node>
<StgValue><ssdm name="Average_2_419"/></StgValue>
</operation>

<operation id="9501" st_id="1266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8075" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.420:2  %Diff_419 = sub i8 %Input_load_423, %Average_2_419

]]></Node>
<StgValue><ssdm name="Diff_419"/></StgValue>
</operation>

<operation id="9502" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8076" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.420:3  %Output_addr_420 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_419_cast

]]></Node>
<StgValue><ssdm name="Output_addr_420"/></StgValue>
</operation>

<operation id="9503" st_id="1266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8077" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.420:4  store i8 %Diff_419, i8* %Output_addr_420, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9504" st_id="1266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8081" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.420:8  %Input_load_424 = load i8* %Input_addr_424, align 1

]]></Node>
<StgValue><ssdm name="Input_load_424"/></StgValue>
</operation>

<operation id="9505" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8082" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.420:9  br i1 %tmp, label %424, label %._crit_edge.421

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9506" st_id="1266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227348">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8084" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_420 = load i8* %buffer_addr_421, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_420"/></StgValue>
</operation>
</state>

<state id="1267" st_id="1267">

<operation id="9507" st_id="1267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8084" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_420 = load i8* %buffer_addr_421, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_420"/></StgValue>
</operation>
</state>

<state id="1268" st_id="1268">

<operation id="9508" st_id="1268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8085" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_420_cast = zext i8 %buffer_load_420 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_420_cast"/></StgValue>
</operation>

<operation id="9509" st_id="1268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8086" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_420_cast = zext i8 %Input_load_423 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_420_cast"/></StgValue>
</operation>

<operation id="9510" st_id="1268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8087" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_420 = add i9 %tmp_5_420_cast, %tmp_6_420_cast

]]></Node>
<StgValue><ssdm name="tmp_7_420"/></StgValue>
</operation>

<operation id="9511" st_id="1268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8088" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_421_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_420, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_421_cast"/></StgValue>
</operation>

<operation id="9512" st_id="1268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227350">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8089" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.421

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9513" st_id="1268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8092" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.421:1  store i8 %Input_load_423, i8* %buffer_addr_420, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9514" st_id="1268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8096" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.421:5  %sum_421 = add i17 %phi_mul, 422

]]></Node>
<StgValue><ssdm name="sum_421"/></StgValue>
</operation>

<operation id="9515" st_id="1268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8097" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.421:6  %sum_421_cast = zext i17 %sum_421 to i32

]]></Node>
<StgValue><ssdm name="sum_421_cast"/></StgValue>
</operation>

<operation id="9516" st_id="1268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8098" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.421:7  %Input_addr_425 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_421_cast

]]></Node>
<StgValue><ssdm name="Input_addr_425"/></StgValue>
</operation>

<operation id="9517" st_id="1268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8099" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.421:8  %Input_load_425 = load i8* %Input_addr_425, align 1

]]></Node>
<StgValue><ssdm name="Input_load_425"/></StgValue>
</operation>
</state>

<state id="1269" st_id="1269">

<operation id="9518" st_id="1269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8091" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.421:0  %Average_2_420 = phi i8 [ %Average_421_cast, %424 ], [ %Input_load_423, %._crit_edge.420 ]

]]></Node>
<StgValue><ssdm name="Average_2_420"/></StgValue>
</operation>

<operation id="9519" st_id="1269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8093" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.421:2  %Diff_420 = sub i8 %Input_load_424, %Average_2_420

]]></Node>
<StgValue><ssdm name="Diff_420"/></StgValue>
</operation>

<operation id="9520" st_id="1269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8094" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.421:3  %Output_addr_421 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_420_cast

]]></Node>
<StgValue><ssdm name="Output_addr_421"/></StgValue>
</operation>

<operation id="9521" st_id="1269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8095" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.421:4  store i8 %Diff_420, i8* %Output_addr_421, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9522" st_id="1269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8099" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.421:8  %Input_load_425 = load i8* %Input_addr_425, align 1

]]></Node>
<StgValue><ssdm name="Input_load_425"/></StgValue>
</operation>

<operation id="9523" st_id="1269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.421:9  br i1 %tmp, label %425, label %._crit_edge.422

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9524" st_id="1269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227353">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8102" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_421 = load i8* %buffer_addr_422, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_421"/></StgValue>
</operation>
</state>

<state id="1270" st_id="1270">

<operation id="9525" st_id="1270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8102" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_421 = load i8* %buffer_addr_422, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_421"/></StgValue>
</operation>
</state>

<state id="1271" st_id="1271">

<operation id="9526" st_id="1271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8103" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_421_cast = zext i8 %buffer_load_421 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_421_cast"/></StgValue>
</operation>

<operation id="9527" st_id="1271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8104" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_421_cast = zext i8 %Input_load_424 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_421_cast"/></StgValue>
</operation>

<operation id="9528" st_id="1271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_421 = add i9 %tmp_5_421_cast, %tmp_6_421_cast

]]></Node>
<StgValue><ssdm name="tmp_7_421"/></StgValue>
</operation>

<operation id="9529" st_id="1271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8106" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_422_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_421, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_422_cast"/></StgValue>
</operation>

<operation id="9530" st_id="1271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227355">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8107" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.422

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9531" st_id="1271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8110" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.422:1  store i8 %Input_load_424, i8* %buffer_addr_421, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9532" st_id="1271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.422:5  %sum_422 = add i17 %phi_mul, 423

]]></Node>
<StgValue><ssdm name="sum_422"/></StgValue>
</operation>

<operation id="9533" st_id="1271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8115" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.422:6  %sum_422_cast = zext i17 %sum_422 to i32

]]></Node>
<StgValue><ssdm name="sum_422_cast"/></StgValue>
</operation>

<operation id="9534" st_id="1271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8116" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.422:7  %Input_addr_426 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_422_cast

]]></Node>
<StgValue><ssdm name="Input_addr_426"/></StgValue>
</operation>

<operation id="9535" st_id="1271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8117" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.422:8  %Input_load_426 = load i8* %Input_addr_426, align 1

]]></Node>
<StgValue><ssdm name="Input_load_426"/></StgValue>
</operation>
</state>

<state id="1272" st_id="1272">

<operation id="9536" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8109" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.422:0  %Average_2_421 = phi i8 [ %Average_422_cast, %425 ], [ %Input_load_424, %._crit_edge.421 ]

]]></Node>
<StgValue><ssdm name="Average_2_421"/></StgValue>
</operation>

<operation id="9537" st_id="1272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.422:2  %Diff_421 = sub i8 %Input_load_425, %Average_2_421

]]></Node>
<StgValue><ssdm name="Diff_421"/></StgValue>
</operation>

<operation id="9538" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8112" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.422:3  %Output_addr_422 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_421_cast

]]></Node>
<StgValue><ssdm name="Output_addr_422"/></StgValue>
</operation>

<operation id="9539" st_id="1272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8113" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.422:4  store i8 %Diff_421, i8* %Output_addr_422, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9540" st_id="1272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8117" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.422:8  %Input_load_426 = load i8* %Input_addr_426, align 1

]]></Node>
<StgValue><ssdm name="Input_load_426"/></StgValue>
</operation>

<operation id="9541" st_id="1272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.422:9  br i1 %tmp, label %426, label %._crit_edge.423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9542" st_id="1272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227358">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8120" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_422 = load i8* %buffer_addr_423, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_422"/></StgValue>
</operation>
</state>

<state id="1273" st_id="1273">

<operation id="9543" st_id="1273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8120" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_422 = load i8* %buffer_addr_423, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_422"/></StgValue>
</operation>
</state>

<state id="1274" st_id="1274">

<operation id="9544" st_id="1274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8121" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_422_cast = zext i8 %buffer_load_422 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_422_cast"/></StgValue>
</operation>

<operation id="9545" st_id="1274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8122" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_422_cast = zext i8 %Input_load_425 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_422_cast"/></StgValue>
</operation>

<operation id="9546" st_id="1274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_422 = add i9 %tmp_5_422_cast, %tmp_6_422_cast

]]></Node>
<StgValue><ssdm name="tmp_7_422"/></StgValue>
</operation>

<operation id="9547" st_id="1274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8124" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_423_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_422, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_423_cast"/></StgValue>
</operation>

<operation id="9548" st_id="1274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227360">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8125" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9549" st_id="1274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8128" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.423:1  store i8 %Input_load_425, i8* %buffer_addr_422, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9550" st_id="1274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8132" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.423:5  %sum_423 = add i17 %phi_mul, 424

]]></Node>
<StgValue><ssdm name="sum_423"/></StgValue>
</operation>

<operation id="9551" st_id="1274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8133" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.423:6  %sum_423_cast = zext i17 %sum_423 to i32

]]></Node>
<StgValue><ssdm name="sum_423_cast"/></StgValue>
</operation>

<operation id="9552" st_id="1274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8134" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.423:7  %Input_addr_427 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_423_cast

]]></Node>
<StgValue><ssdm name="Input_addr_427"/></StgValue>
</operation>

<operation id="9553" st_id="1274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8135" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.423:8  %Input_load_427 = load i8* %Input_addr_427, align 1

]]></Node>
<StgValue><ssdm name="Input_load_427"/></StgValue>
</operation>
</state>

<state id="1275" st_id="1275">

<operation id="9554" st_id="1275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8127" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.423:0  %Average_2_422 = phi i8 [ %Average_423_cast, %426 ], [ %Input_load_425, %._crit_edge.422 ]

]]></Node>
<StgValue><ssdm name="Average_2_422"/></StgValue>
</operation>

<operation id="9555" st_id="1275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.423:2  %Diff_422 = sub i8 %Input_load_426, %Average_2_422

]]></Node>
<StgValue><ssdm name="Diff_422"/></StgValue>
</operation>

<operation id="9556" st_id="1275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8130" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.423:3  %Output_addr_423 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_422_cast

]]></Node>
<StgValue><ssdm name="Output_addr_423"/></StgValue>
</operation>

<operation id="9557" st_id="1275" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8131" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.423:4  store i8 %Diff_422, i8* %Output_addr_423, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9558" st_id="1275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8135" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.423:8  %Input_load_427 = load i8* %Input_addr_427, align 1

]]></Node>
<StgValue><ssdm name="Input_load_427"/></StgValue>
</operation>

<operation id="9559" st_id="1275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.423:9  br i1 %tmp, label %427, label %._crit_edge.424

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9560" st_id="1275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227363">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8138" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_423 = load i8* %buffer_addr_424, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_423"/></StgValue>
</operation>
</state>

<state id="1276" st_id="1276">

<operation id="9561" st_id="1276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8138" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_423 = load i8* %buffer_addr_424, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_423"/></StgValue>
</operation>
</state>

<state id="1277" st_id="1277">

<operation id="9562" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8139" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_423_cast = zext i8 %buffer_load_423 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_423_cast"/></StgValue>
</operation>

<operation id="9563" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8140" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_423_cast = zext i8 %Input_load_426 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_423_cast"/></StgValue>
</operation>

<operation id="9564" st_id="1277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_423 = add i9 %tmp_5_423_cast, %tmp_6_423_cast

]]></Node>
<StgValue><ssdm name="tmp_7_423"/></StgValue>
</operation>

<operation id="9565" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8142" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_424_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_423, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_424_cast"/></StgValue>
</operation>

<operation id="9566" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227365">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8143" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.424

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9567" st_id="1277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8146" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.424:1  store i8 %Input_load_426, i8* %buffer_addr_423, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9568" st_id="1277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8150" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.424:5  %sum_424 = add i17 %phi_mul, 425

]]></Node>
<StgValue><ssdm name="sum_424"/></StgValue>
</operation>

<operation id="9569" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8151" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.424:6  %sum_424_cast = zext i17 %sum_424 to i32

]]></Node>
<StgValue><ssdm name="sum_424_cast"/></StgValue>
</operation>

<operation id="9570" st_id="1277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8152" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.424:7  %Input_addr_428 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_424_cast

]]></Node>
<StgValue><ssdm name="Input_addr_428"/></StgValue>
</operation>

<operation id="9571" st_id="1277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8153" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.424:8  %Input_load_428 = load i8* %Input_addr_428, align 1

]]></Node>
<StgValue><ssdm name="Input_load_428"/></StgValue>
</operation>
</state>

<state id="1278" st_id="1278">

<operation id="9572" st_id="1278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8145" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.424:0  %Average_2_423 = phi i8 [ %Average_424_cast, %427 ], [ %Input_load_426, %._crit_edge.423 ]

]]></Node>
<StgValue><ssdm name="Average_2_423"/></StgValue>
</operation>

<operation id="9573" st_id="1278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.424:2  %Diff_423 = sub i8 %Input_load_427, %Average_2_423

]]></Node>
<StgValue><ssdm name="Diff_423"/></StgValue>
</operation>

<operation id="9574" st_id="1278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8148" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.424:3  %Output_addr_424 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_423_cast

]]></Node>
<StgValue><ssdm name="Output_addr_424"/></StgValue>
</operation>

<operation id="9575" st_id="1278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8149" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.424:4  store i8 %Diff_423, i8* %Output_addr_424, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9576" st_id="1278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8153" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.424:8  %Input_load_428 = load i8* %Input_addr_428, align 1

]]></Node>
<StgValue><ssdm name="Input_load_428"/></StgValue>
</operation>

<operation id="9577" st_id="1278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.424:9  br i1 %tmp, label %428, label %._crit_edge.425

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9578" st_id="1278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227368">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8156" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_424 = load i8* %buffer_addr_425, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_424"/></StgValue>
</operation>
</state>

<state id="1279" st_id="1279">

<operation id="9579" st_id="1279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8156" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_424 = load i8* %buffer_addr_425, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_424"/></StgValue>
</operation>
</state>

<state id="1280" st_id="1280">

<operation id="9580" st_id="1280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8157" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_424_cast = zext i8 %buffer_load_424 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_424_cast"/></StgValue>
</operation>

<operation id="9581" st_id="1280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8158" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_424_cast = zext i8 %Input_load_427 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_424_cast"/></StgValue>
</operation>

<operation id="9582" st_id="1280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_424 = add i9 %tmp_5_424_cast, %tmp_6_424_cast

]]></Node>
<StgValue><ssdm name="tmp_7_424"/></StgValue>
</operation>

<operation id="9583" st_id="1280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8160" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_425_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_424, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_425_cast"/></StgValue>
</operation>

<operation id="9584" st_id="1280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227370">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8161" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.425

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9585" st_id="1280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8164" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.425:1  store i8 %Input_load_427, i8* %buffer_addr_424, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9586" st_id="1280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.425:5  %sum_425 = add i17 %phi_mul, 426

]]></Node>
<StgValue><ssdm name="sum_425"/></StgValue>
</operation>

<operation id="9587" st_id="1280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8169" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.425:6  %sum_425_cast = zext i17 %sum_425 to i32

]]></Node>
<StgValue><ssdm name="sum_425_cast"/></StgValue>
</operation>

<operation id="9588" st_id="1280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8170" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.425:7  %Input_addr_429 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_425_cast

]]></Node>
<StgValue><ssdm name="Input_addr_429"/></StgValue>
</operation>

<operation id="9589" st_id="1280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8171" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.425:8  %Input_load_429 = load i8* %Input_addr_429, align 1

]]></Node>
<StgValue><ssdm name="Input_load_429"/></StgValue>
</operation>
</state>

<state id="1281" st_id="1281">

<operation id="9590" st_id="1281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8163" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.425:0  %Average_2_424 = phi i8 [ %Average_425_cast, %428 ], [ %Input_load_427, %._crit_edge.424 ]

]]></Node>
<StgValue><ssdm name="Average_2_424"/></StgValue>
</operation>

<operation id="9591" st_id="1281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.425:2  %Diff_424 = sub i8 %Input_load_428, %Average_2_424

]]></Node>
<StgValue><ssdm name="Diff_424"/></StgValue>
</operation>

<operation id="9592" st_id="1281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8166" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.425:3  %Output_addr_425 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_424_cast

]]></Node>
<StgValue><ssdm name="Output_addr_425"/></StgValue>
</operation>

<operation id="9593" st_id="1281" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8167" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.425:4  store i8 %Diff_424, i8* %Output_addr_425, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9594" st_id="1281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8171" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.425:8  %Input_load_429 = load i8* %Input_addr_429, align 1

]]></Node>
<StgValue><ssdm name="Input_load_429"/></StgValue>
</operation>

<operation id="9595" st_id="1281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.425:9  br i1 %tmp, label %429, label %._crit_edge.426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9596" st_id="1281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227373">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8174" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_425 = load i8* %buffer_addr_426, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_425"/></StgValue>
</operation>
</state>

<state id="1282" st_id="1282">

<operation id="9597" st_id="1282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8174" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_425 = load i8* %buffer_addr_426, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_425"/></StgValue>
</operation>
</state>

<state id="1283" st_id="1283">

<operation id="9598" st_id="1283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8175" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_425_cast = zext i8 %buffer_load_425 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_425_cast"/></StgValue>
</operation>

<operation id="9599" st_id="1283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8176" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_425_cast = zext i8 %Input_load_428 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_425_cast"/></StgValue>
</operation>

<operation id="9600" st_id="1283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_425 = add i9 %tmp_5_425_cast, %tmp_6_425_cast

]]></Node>
<StgValue><ssdm name="tmp_7_425"/></StgValue>
</operation>

<operation id="9601" st_id="1283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8178" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_426_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_425, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_426_cast"/></StgValue>
</operation>

<operation id="9602" st_id="1283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227375">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8179" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.426

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9603" st_id="1283" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8182" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.426:1  store i8 %Input_load_428, i8* %buffer_addr_425, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9604" st_id="1283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8186" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.426:5  %sum_426 = add i17 %phi_mul, 427

]]></Node>
<StgValue><ssdm name="sum_426"/></StgValue>
</operation>

<operation id="9605" st_id="1283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8187" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.426:6  %sum_426_cast = zext i17 %sum_426 to i32

]]></Node>
<StgValue><ssdm name="sum_426_cast"/></StgValue>
</operation>

<operation id="9606" st_id="1283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8188" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.426:7  %Input_addr_430 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_426_cast

]]></Node>
<StgValue><ssdm name="Input_addr_430"/></StgValue>
</operation>

<operation id="9607" st_id="1283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8189" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.426:8  %Input_load_430 = load i8* %Input_addr_430, align 1

]]></Node>
<StgValue><ssdm name="Input_load_430"/></StgValue>
</operation>
</state>

<state id="1284" st_id="1284">

<operation id="9608" st_id="1284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8181" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.426:0  %Average_2_425 = phi i8 [ %Average_426_cast, %429 ], [ %Input_load_428, %._crit_edge.425 ]

]]></Node>
<StgValue><ssdm name="Average_2_425"/></StgValue>
</operation>

<operation id="9609" st_id="1284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.426:2  %Diff_425 = sub i8 %Input_load_429, %Average_2_425

]]></Node>
<StgValue><ssdm name="Diff_425"/></StgValue>
</operation>

<operation id="9610" st_id="1284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8184" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.426:3  %Output_addr_426 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_425_cast

]]></Node>
<StgValue><ssdm name="Output_addr_426"/></StgValue>
</operation>

<operation id="9611" st_id="1284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8185" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.426:4  store i8 %Diff_425, i8* %Output_addr_426, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9612" st_id="1284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8189" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.426:8  %Input_load_430 = load i8* %Input_addr_430, align 1

]]></Node>
<StgValue><ssdm name="Input_load_430"/></StgValue>
</operation>

<operation id="9613" st_id="1284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.426:9  br i1 %tmp, label %430, label %._crit_edge.427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9614" st_id="1284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227378">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8192" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_426 = load i8* %buffer_addr_427, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_426"/></StgValue>
</operation>
</state>

<state id="1285" st_id="1285">

<operation id="9615" st_id="1285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8192" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_426 = load i8* %buffer_addr_427, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_426"/></StgValue>
</operation>

<operation id="9616" st_id="1285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8193" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_426_cast = zext i8 %buffer_load_426 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_426_cast"/></StgValue>
</operation>

<operation id="9617" st_id="1285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8194" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_426_cast = zext i8 %Input_load_429 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_426_cast"/></StgValue>
</operation>

<operation id="9618" st_id="1285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_426 = add i9 %tmp_5_426_cast, %tmp_6_426_cast

]]></Node>
<StgValue><ssdm name="tmp_7_426"/></StgValue>
</operation>

<operation id="9619" st_id="1285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8196" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_427_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_426, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_427_cast"/></StgValue>
</operation>
</state>

<state id="1286" st_id="1286">

<operation id="9620" st_id="1286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227380">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8197" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9621" st_id="1286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8200" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.427:1  store i8 %Input_load_429, i8* %buffer_addr_426, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9622" st_id="1286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.427:5  %sum_427 = add i17 %phi_mul, 428

]]></Node>
<StgValue><ssdm name="sum_427"/></StgValue>
</operation>

<operation id="9623" st_id="1286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8205" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.427:6  %sum_427_cast = zext i17 %sum_427 to i32

]]></Node>
<StgValue><ssdm name="sum_427_cast"/></StgValue>
</operation>

<operation id="9624" st_id="1286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8206" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.427:7  %Input_addr_431 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_427_cast

]]></Node>
<StgValue><ssdm name="Input_addr_431"/></StgValue>
</operation>

<operation id="9625" st_id="1286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8207" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.427:8  %Input_load_431 = load i8* %Input_addr_431, align 1

]]></Node>
<StgValue><ssdm name="Input_load_431"/></StgValue>
</operation>
</state>

<state id="1287" st_id="1287">

<operation id="9626" st_id="1287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8199" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.427:0  %Average_2_426 = phi i8 [ %Average_427_cast, %430 ], [ %Input_load_429, %._crit_edge.426 ]

]]></Node>
<StgValue><ssdm name="Average_2_426"/></StgValue>
</operation>

<operation id="9627" st_id="1287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.427:2  %Diff_426 = sub i8 %Input_load_430, %Average_2_426

]]></Node>
<StgValue><ssdm name="Diff_426"/></StgValue>
</operation>

<operation id="9628" st_id="1287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8202" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.427:3  %Output_addr_427 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_426_cast

]]></Node>
<StgValue><ssdm name="Output_addr_427"/></StgValue>
</operation>

<operation id="9629" st_id="1287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8203" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.427:4  store i8 %Diff_426, i8* %Output_addr_427, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9630" st_id="1287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8207" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.427:8  %Input_load_431 = load i8* %Input_addr_431, align 1

]]></Node>
<StgValue><ssdm name="Input_load_431"/></StgValue>
</operation>

<operation id="9631" st_id="1287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.427:9  br i1 %tmp, label %431, label %._crit_edge.428

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9632" st_id="1287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227383">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8210" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_427 = load i8* %buffer_addr_428, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_427"/></StgValue>
</operation>
</state>

<state id="1288" st_id="1288">

<operation id="9633" st_id="1288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8210" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_427 = load i8* %buffer_addr_428, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_427"/></StgValue>
</operation>
</state>

<state id="1289" st_id="1289">

<operation id="9634" st_id="1289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8211" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_427_cast = zext i8 %buffer_load_427 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_427_cast"/></StgValue>
</operation>

<operation id="9635" st_id="1289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8212" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_427_cast = zext i8 %Input_load_430 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_427_cast"/></StgValue>
</operation>

<operation id="9636" st_id="1289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_427 = add i9 %tmp_5_427_cast, %tmp_6_427_cast

]]></Node>
<StgValue><ssdm name="tmp_7_427"/></StgValue>
</operation>

<operation id="9637" st_id="1289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8214" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_428_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_427, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_428_cast"/></StgValue>
</operation>

<operation id="9638" st_id="1289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227385">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8215" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.428

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9639" st_id="1289" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8218" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.428:1  store i8 %Input_load_430, i8* %buffer_addr_427, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9640" st_id="1289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8222" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.428:5  %sum_428 = add i17 %phi_mul, 429

]]></Node>
<StgValue><ssdm name="sum_428"/></StgValue>
</operation>

<operation id="9641" st_id="1289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8223" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.428:6  %sum_428_cast = zext i17 %sum_428 to i32

]]></Node>
<StgValue><ssdm name="sum_428_cast"/></StgValue>
</operation>

<operation id="9642" st_id="1289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8224" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.428:7  %Input_addr_432 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_428_cast

]]></Node>
<StgValue><ssdm name="Input_addr_432"/></StgValue>
</operation>

<operation id="9643" st_id="1289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8225" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.428:8  %Input_load_432 = load i8* %Input_addr_432, align 1

]]></Node>
<StgValue><ssdm name="Input_load_432"/></StgValue>
</operation>
</state>

<state id="1290" st_id="1290">

<operation id="9644" st_id="1290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8217" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.428:0  %Average_2_427 = phi i8 [ %Average_428_cast, %431 ], [ %Input_load_430, %._crit_edge.427 ]

]]></Node>
<StgValue><ssdm name="Average_2_427"/></StgValue>
</operation>

<operation id="9645" st_id="1290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.428:2  %Diff_427 = sub i8 %Input_load_431, %Average_2_427

]]></Node>
<StgValue><ssdm name="Diff_427"/></StgValue>
</operation>

<operation id="9646" st_id="1290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8220" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.428:3  %Output_addr_428 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_427_cast

]]></Node>
<StgValue><ssdm name="Output_addr_428"/></StgValue>
</operation>

<operation id="9647" st_id="1290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8221" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.428:4  store i8 %Diff_427, i8* %Output_addr_428, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9648" st_id="1290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8225" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.428:8  %Input_load_432 = load i8* %Input_addr_432, align 1

]]></Node>
<StgValue><ssdm name="Input_load_432"/></StgValue>
</operation>

<operation id="9649" st_id="1290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.428:9  br i1 %tmp, label %432, label %._crit_edge.429

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9650" st_id="1290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227388">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8228" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_428 = load i8* %buffer_addr_429, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_428"/></StgValue>
</operation>
</state>

<state id="1291" st_id="1291">

<operation id="9651" st_id="1291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8228" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_428 = load i8* %buffer_addr_429, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_428"/></StgValue>
</operation>
</state>

<state id="1292" st_id="1292">

<operation id="9652" st_id="1292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8229" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_428_cast = zext i8 %buffer_load_428 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_428_cast"/></StgValue>
</operation>

<operation id="9653" st_id="1292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8230" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_428_cast = zext i8 %Input_load_431 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_428_cast"/></StgValue>
</operation>

<operation id="9654" st_id="1292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_428 = add i9 %tmp_5_428_cast, %tmp_6_428_cast

]]></Node>
<StgValue><ssdm name="tmp_7_428"/></StgValue>
</operation>

<operation id="9655" st_id="1292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8232" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_429_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_428, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_429_cast"/></StgValue>
</operation>

<operation id="9656" st_id="1292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227390">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8233" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.429

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9657" st_id="1292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8236" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.429:1  store i8 %Input_load_431, i8* %buffer_addr_428, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9658" st_id="1292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8240" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.429:5  %sum_429 = add i17 %phi_mul, 430

]]></Node>
<StgValue><ssdm name="sum_429"/></StgValue>
</operation>

<operation id="9659" st_id="1292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8241" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.429:6  %sum_429_cast = zext i17 %sum_429 to i32

]]></Node>
<StgValue><ssdm name="sum_429_cast"/></StgValue>
</operation>

<operation id="9660" st_id="1292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8242" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.429:7  %Input_addr_433 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_429_cast

]]></Node>
<StgValue><ssdm name="Input_addr_433"/></StgValue>
</operation>

<operation id="9661" st_id="1292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8243" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.429:8  %Input_load_433 = load i8* %Input_addr_433, align 1

]]></Node>
<StgValue><ssdm name="Input_load_433"/></StgValue>
</operation>
</state>

<state id="1293" st_id="1293">

<operation id="9662" st_id="1293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8235" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.429:0  %Average_2_428 = phi i8 [ %Average_429_cast, %432 ], [ %Input_load_431, %._crit_edge.428 ]

]]></Node>
<StgValue><ssdm name="Average_2_428"/></StgValue>
</operation>

<operation id="9663" st_id="1293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.429:2  %Diff_428 = sub i8 %Input_load_432, %Average_2_428

]]></Node>
<StgValue><ssdm name="Diff_428"/></StgValue>
</operation>

<operation id="9664" st_id="1293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8238" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.429:3  %Output_addr_429 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_428_cast

]]></Node>
<StgValue><ssdm name="Output_addr_429"/></StgValue>
</operation>

<operation id="9665" st_id="1293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8239" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.429:4  store i8 %Diff_428, i8* %Output_addr_429, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9666" st_id="1293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8243" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.429:8  %Input_load_433 = load i8* %Input_addr_433, align 1

]]></Node>
<StgValue><ssdm name="Input_load_433"/></StgValue>
</operation>

<operation id="9667" st_id="1293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.429:9  br i1 %tmp, label %433, label %._crit_edge.430

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9668" st_id="1293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227393">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8246" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_429 = load i8* %buffer_addr_430, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_429"/></StgValue>
</operation>
</state>

<state id="1294" st_id="1294">

<operation id="9669" st_id="1294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8246" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_429 = load i8* %buffer_addr_430, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_429"/></StgValue>
</operation>
</state>

<state id="1295" st_id="1295">

<operation id="9670" st_id="1295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227395">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8247" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_429_cast = zext i8 %buffer_load_429 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_429_cast"/></StgValue>
</operation>

<operation id="9671" st_id="1295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227395">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8248" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_429_cast = zext i8 %Input_load_432 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_429_cast"/></StgValue>
</operation>

<operation id="9672" st_id="1295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227395">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_429 = add i9 %tmp_5_429_cast, %tmp_6_429_cast

]]></Node>
<StgValue><ssdm name="tmp_7_429"/></StgValue>
</operation>

<operation id="9673" st_id="1295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227395">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8250" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_430_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_429, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_430_cast"/></StgValue>
</operation>

<operation id="9674" st_id="1295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227395">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8251" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.430

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9675" st_id="1295" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8254" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.430:1  store i8 %Input_load_432, i8* %buffer_addr_429, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9676" st_id="1295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8258" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.430:5  %sum_430 = add i17 %phi_mul, 431

]]></Node>
<StgValue><ssdm name="sum_430"/></StgValue>
</operation>

<operation id="9677" st_id="1295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8259" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.430:6  %sum_430_cast = zext i17 %sum_430 to i32

]]></Node>
<StgValue><ssdm name="sum_430_cast"/></StgValue>
</operation>

<operation id="9678" st_id="1295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8260" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.430:7  %Input_addr_434 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_430_cast

]]></Node>
<StgValue><ssdm name="Input_addr_434"/></StgValue>
</operation>

<operation id="9679" st_id="1295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8261" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.430:8  %Input_load_434 = load i8* %Input_addr_434, align 1

]]></Node>
<StgValue><ssdm name="Input_load_434"/></StgValue>
</operation>
</state>

<state id="1296" st_id="1296">

<operation id="9680" st_id="1296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8253" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.430:0  %Average_2_429 = phi i8 [ %Average_430_cast, %433 ], [ %Input_load_432, %._crit_edge.429 ]

]]></Node>
<StgValue><ssdm name="Average_2_429"/></StgValue>
</operation>

<operation id="9681" st_id="1296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.430:2  %Diff_429 = sub i8 %Input_load_433, %Average_2_429

]]></Node>
<StgValue><ssdm name="Diff_429"/></StgValue>
</operation>

<operation id="9682" st_id="1296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8256" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.430:3  %Output_addr_430 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_429_cast

]]></Node>
<StgValue><ssdm name="Output_addr_430"/></StgValue>
</operation>

<operation id="9683" st_id="1296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8257" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.430:4  store i8 %Diff_429, i8* %Output_addr_430, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9684" st_id="1296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8261" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.430:8  %Input_load_434 = load i8* %Input_addr_434, align 1

]]></Node>
<StgValue><ssdm name="Input_load_434"/></StgValue>
</operation>

<operation id="9685" st_id="1296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.430:9  br i1 %tmp, label %434, label %._crit_edge.431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9686" st_id="1296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227398">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8264" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_430 = load i8* %buffer_addr_431, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_430"/></StgValue>
</operation>
</state>

<state id="1297" st_id="1297">

<operation id="9687" st_id="1297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8264" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_430 = load i8* %buffer_addr_431, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_430"/></StgValue>
</operation>

<operation id="9688" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8265" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_430_cast = zext i8 %buffer_load_430 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_430_cast"/></StgValue>
</operation>

<operation id="9689" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8266" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_430_cast = zext i8 %Input_load_433 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_430_cast"/></StgValue>
</operation>

<operation id="9690" st_id="1297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_430 = add i9 %tmp_5_430_cast, %tmp_6_430_cast

]]></Node>
<StgValue><ssdm name="tmp_7_430"/></StgValue>
</operation>

<operation id="9691" st_id="1297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8268" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_431_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_430, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_431_cast"/></StgValue>
</operation>
</state>

<state id="1298" st_id="1298">

<operation id="9692" st_id="1298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227400">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8269" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9693" st_id="1298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8272" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.431:1  store i8 %Input_load_433, i8* %buffer_addr_430, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9694" st_id="1298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8276" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.431:5  %sum_431 = add i17 %phi_mul, 432

]]></Node>
<StgValue><ssdm name="sum_431"/></StgValue>
</operation>

<operation id="9695" st_id="1298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8277" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.431:6  %sum_431_cast = zext i17 %sum_431 to i32

]]></Node>
<StgValue><ssdm name="sum_431_cast"/></StgValue>
</operation>

<operation id="9696" st_id="1298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8278" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.431:7  %Input_addr_435 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_431_cast

]]></Node>
<StgValue><ssdm name="Input_addr_435"/></StgValue>
</operation>

<operation id="9697" st_id="1298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8279" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.431:8  %Input_load_435 = load i8* %Input_addr_435, align 1

]]></Node>
<StgValue><ssdm name="Input_load_435"/></StgValue>
</operation>
</state>

<state id="1299" st_id="1299">

<operation id="9698" st_id="1299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8271" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.431:0  %Average_2_430 = phi i8 [ %Average_431_cast, %434 ], [ %Input_load_433, %._crit_edge.430 ]

]]></Node>
<StgValue><ssdm name="Average_2_430"/></StgValue>
</operation>

<operation id="9699" st_id="1299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.431:2  %Diff_430 = sub i8 %Input_load_434, %Average_2_430

]]></Node>
<StgValue><ssdm name="Diff_430"/></StgValue>
</operation>

<operation id="9700" st_id="1299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8274" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.431:3  %Output_addr_431 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_430_cast

]]></Node>
<StgValue><ssdm name="Output_addr_431"/></StgValue>
</operation>

<operation id="9701" st_id="1299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8275" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.431:4  store i8 %Diff_430, i8* %Output_addr_431, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9702" st_id="1299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8279" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.431:8  %Input_load_435 = load i8* %Input_addr_435, align 1

]]></Node>
<StgValue><ssdm name="Input_load_435"/></StgValue>
</operation>

<operation id="9703" st_id="1299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.431:9  br i1 %tmp, label %435, label %._crit_edge.432

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9704" st_id="1299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227403">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8282" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_431 = load i8* %buffer_addr_432, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_431"/></StgValue>
</operation>
</state>

<state id="1300" st_id="1300">

<operation id="9705" st_id="1300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8282" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_431 = load i8* %buffer_addr_432, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_431"/></StgValue>
</operation>
</state>

<state id="1301" st_id="1301">

<operation id="9706" st_id="1301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8283" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_431_cast = zext i8 %buffer_load_431 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_431_cast"/></StgValue>
</operation>

<operation id="9707" st_id="1301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8284" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_431_cast = zext i8 %Input_load_434 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_431_cast"/></StgValue>
</operation>

<operation id="9708" st_id="1301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_431 = add i9 %tmp_5_431_cast, %tmp_6_431_cast

]]></Node>
<StgValue><ssdm name="tmp_7_431"/></StgValue>
</operation>

<operation id="9709" st_id="1301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8286" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_432_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_431, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_432_cast"/></StgValue>
</operation>

<operation id="9710" st_id="1301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227405">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8287" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.432

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9711" st_id="1301" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8290" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.432:1  store i8 %Input_load_434, i8* %buffer_addr_431, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9712" st_id="1301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8294" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.432:5  %sum_432 = add i17 %phi_mul, 433

]]></Node>
<StgValue><ssdm name="sum_432"/></StgValue>
</operation>

<operation id="9713" st_id="1301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8295" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.432:6  %sum_432_cast = zext i17 %sum_432 to i32

]]></Node>
<StgValue><ssdm name="sum_432_cast"/></StgValue>
</operation>

<operation id="9714" st_id="1301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8296" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.432:7  %Input_addr_436 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_432_cast

]]></Node>
<StgValue><ssdm name="Input_addr_436"/></StgValue>
</operation>

<operation id="9715" st_id="1301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8297" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.432:8  %Input_load_436 = load i8* %Input_addr_436, align 1

]]></Node>
<StgValue><ssdm name="Input_load_436"/></StgValue>
</operation>
</state>

<state id="1302" st_id="1302">

<operation id="9716" st_id="1302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8289" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.432:0  %Average_2_431 = phi i8 [ %Average_432_cast, %435 ], [ %Input_load_434, %._crit_edge.431 ]

]]></Node>
<StgValue><ssdm name="Average_2_431"/></StgValue>
</operation>

<operation id="9717" st_id="1302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.432:2  %Diff_431 = sub i8 %Input_load_435, %Average_2_431

]]></Node>
<StgValue><ssdm name="Diff_431"/></StgValue>
</operation>

<operation id="9718" st_id="1302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8292" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.432:3  %Output_addr_432 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_431_cast

]]></Node>
<StgValue><ssdm name="Output_addr_432"/></StgValue>
</operation>

<operation id="9719" st_id="1302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8293" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.432:4  store i8 %Diff_431, i8* %Output_addr_432, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9720" st_id="1302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8297" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.432:8  %Input_load_436 = load i8* %Input_addr_436, align 1

]]></Node>
<StgValue><ssdm name="Input_load_436"/></StgValue>
</operation>

<operation id="9721" st_id="1302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.432:9  br i1 %tmp, label %436, label %._crit_edge.433

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9722" st_id="1302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227408">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8300" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_432 = load i8* %buffer_addr_433, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_432"/></StgValue>
</operation>
</state>

<state id="1303" st_id="1303">

<operation id="9723" st_id="1303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8300" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_432 = load i8* %buffer_addr_433, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_432"/></StgValue>
</operation>

<operation id="9724" st_id="1303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8301" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_432_cast = zext i8 %buffer_load_432 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_432_cast"/></StgValue>
</operation>

<operation id="9725" st_id="1303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8302" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_432_cast = zext i8 %Input_load_435 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_432_cast"/></StgValue>
</operation>

<operation id="9726" st_id="1303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8303" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_432 = add i9 %tmp_5_432_cast, %tmp_6_432_cast

]]></Node>
<StgValue><ssdm name="tmp_7_432"/></StgValue>
</operation>

<operation id="9727" st_id="1303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8304" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_433_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_432, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_433_cast"/></StgValue>
</operation>
</state>

<state id="1304" st_id="1304">

<operation id="9728" st_id="1304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227410">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8305" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.433

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9729" st_id="1304" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8308" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.433:1  store i8 %Input_load_435, i8* %buffer_addr_432, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9730" st_id="1304" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8312" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.433:5  %sum_433 = add i17 %phi_mul, 434

]]></Node>
<StgValue><ssdm name="sum_433"/></StgValue>
</operation>

<operation id="9731" st_id="1304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8313" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.433:6  %sum_433_cast = zext i17 %sum_433 to i32

]]></Node>
<StgValue><ssdm name="sum_433_cast"/></StgValue>
</operation>

<operation id="9732" st_id="1304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8314" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.433:7  %Input_addr_437 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_433_cast

]]></Node>
<StgValue><ssdm name="Input_addr_437"/></StgValue>
</operation>

<operation id="9733" st_id="1304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8315" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.433:8  %Input_load_437 = load i8* %Input_addr_437, align 1

]]></Node>
<StgValue><ssdm name="Input_load_437"/></StgValue>
</operation>
</state>

<state id="1305" st_id="1305">

<operation id="9734" st_id="1305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8307" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.433:0  %Average_2_432 = phi i8 [ %Average_433_cast, %436 ], [ %Input_load_435, %._crit_edge.432 ]

]]></Node>
<StgValue><ssdm name="Average_2_432"/></StgValue>
</operation>

<operation id="9735" st_id="1305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.433:2  %Diff_432 = sub i8 %Input_load_436, %Average_2_432

]]></Node>
<StgValue><ssdm name="Diff_432"/></StgValue>
</operation>

<operation id="9736" st_id="1305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8310" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.433:3  %Output_addr_433 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_432_cast

]]></Node>
<StgValue><ssdm name="Output_addr_433"/></StgValue>
</operation>

<operation id="9737" st_id="1305" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8311" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.433:4  store i8 %Diff_432, i8* %Output_addr_433, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9738" st_id="1305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8315" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.433:8  %Input_load_437 = load i8* %Input_addr_437, align 1

]]></Node>
<StgValue><ssdm name="Input_load_437"/></StgValue>
</operation>

<operation id="9739" st_id="1305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.433:9  br i1 %tmp, label %437, label %._crit_edge.434

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9740" st_id="1305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227413">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8318" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_433 = load i8* %buffer_addr_434, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_433"/></StgValue>
</operation>
</state>

<state id="1306" st_id="1306">

<operation id="9741" st_id="1306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8318" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_433 = load i8* %buffer_addr_434, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_433"/></StgValue>
</operation>
</state>

<state id="1307" st_id="1307">

<operation id="9742" st_id="1307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8319" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_433_cast = zext i8 %buffer_load_433 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_433_cast"/></StgValue>
</operation>

<operation id="9743" st_id="1307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8320" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_433_cast = zext i8 %Input_load_436 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_433_cast"/></StgValue>
</operation>

<operation id="9744" st_id="1307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_433 = add i9 %tmp_5_433_cast, %tmp_6_433_cast

]]></Node>
<StgValue><ssdm name="tmp_7_433"/></StgValue>
</operation>

<operation id="9745" st_id="1307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8322" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_434_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_433, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_434_cast"/></StgValue>
</operation>

<operation id="9746" st_id="1307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227415">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8323" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.434

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9747" st_id="1307" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8326" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.434:1  store i8 %Input_load_436, i8* %buffer_addr_433, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9748" st_id="1307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8330" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.434:5  %sum_434 = add i17 %phi_mul, 435

]]></Node>
<StgValue><ssdm name="sum_434"/></StgValue>
</operation>

<operation id="9749" st_id="1307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8331" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.434:6  %sum_434_cast = zext i17 %sum_434 to i32

]]></Node>
<StgValue><ssdm name="sum_434_cast"/></StgValue>
</operation>

<operation id="9750" st_id="1307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8332" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.434:7  %Input_addr_438 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_434_cast

]]></Node>
<StgValue><ssdm name="Input_addr_438"/></StgValue>
</operation>

<operation id="9751" st_id="1307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8333" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.434:8  %Input_load_438 = load i8* %Input_addr_438, align 1

]]></Node>
<StgValue><ssdm name="Input_load_438"/></StgValue>
</operation>
</state>

<state id="1308" st_id="1308">

<operation id="9752" st_id="1308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8325" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.434:0  %Average_2_433 = phi i8 [ %Average_434_cast, %437 ], [ %Input_load_436, %._crit_edge.433 ]

]]></Node>
<StgValue><ssdm name="Average_2_433"/></StgValue>
</operation>

<operation id="9753" st_id="1308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.434:2  %Diff_433 = sub i8 %Input_load_437, %Average_2_433

]]></Node>
<StgValue><ssdm name="Diff_433"/></StgValue>
</operation>

<operation id="9754" st_id="1308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8328" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.434:3  %Output_addr_434 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_433_cast

]]></Node>
<StgValue><ssdm name="Output_addr_434"/></StgValue>
</operation>

<operation id="9755" st_id="1308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8329" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.434:4  store i8 %Diff_433, i8* %Output_addr_434, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9756" st_id="1308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8333" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.434:8  %Input_load_438 = load i8* %Input_addr_438, align 1

]]></Node>
<StgValue><ssdm name="Input_load_438"/></StgValue>
</operation>

<operation id="9757" st_id="1308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.434:9  br i1 %tmp, label %438, label %._crit_edge.435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9758" st_id="1308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227418">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8336" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_434 = load i8* %buffer_addr_435, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_434"/></StgValue>
</operation>
</state>

<state id="1309" st_id="1309">

<operation id="9759" st_id="1309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8336" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_434 = load i8* %buffer_addr_435, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_434"/></StgValue>
</operation>

<operation id="9760" st_id="1309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8337" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_434_cast = zext i8 %buffer_load_434 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_434_cast"/></StgValue>
</operation>

<operation id="9761" st_id="1309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8338" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_434_cast = zext i8 %Input_load_437 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_434_cast"/></StgValue>
</operation>

<operation id="9762" st_id="1309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_434 = add i9 %tmp_5_434_cast, %tmp_6_434_cast

]]></Node>
<StgValue><ssdm name="tmp_7_434"/></StgValue>
</operation>

<operation id="9763" st_id="1309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8340" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_435_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_434, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_435_cast"/></StgValue>
</operation>
</state>

<state id="1310" st_id="1310">

<operation id="9764" st_id="1310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227420">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8341" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9765" st_id="1310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8344" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.435:1  store i8 %Input_load_437, i8* %buffer_addr_434, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9766" st_id="1310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8348" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.435:5  %sum_435 = add i17 %phi_mul, 436

]]></Node>
<StgValue><ssdm name="sum_435"/></StgValue>
</operation>

<operation id="9767" st_id="1310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8349" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.435:6  %sum_435_cast = zext i17 %sum_435 to i32

]]></Node>
<StgValue><ssdm name="sum_435_cast"/></StgValue>
</operation>

<operation id="9768" st_id="1310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8350" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.435:7  %Input_addr_439 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_435_cast

]]></Node>
<StgValue><ssdm name="Input_addr_439"/></StgValue>
</operation>

<operation id="9769" st_id="1310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8351" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.435:8  %Input_load_439 = load i8* %Input_addr_439, align 1

]]></Node>
<StgValue><ssdm name="Input_load_439"/></StgValue>
</operation>
</state>

<state id="1311" st_id="1311">

<operation id="9770" st_id="1311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8343" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.435:0  %Average_2_434 = phi i8 [ %Average_435_cast, %438 ], [ %Input_load_437, %._crit_edge.434 ]

]]></Node>
<StgValue><ssdm name="Average_2_434"/></StgValue>
</operation>

<operation id="9771" st_id="1311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.435:2  %Diff_434 = sub i8 %Input_load_438, %Average_2_434

]]></Node>
<StgValue><ssdm name="Diff_434"/></StgValue>
</operation>

<operation id="9772" st_id="1311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8346" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.435:3  %Output_addr_435 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_434_cast

]]></Node>
<StgValue><ssdm name="Output_addr_435"/></StgValue>
</operation>

<operation id="9773" st_id="1311" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8347" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.435:4  store i8 %Diff_434, i8* %Output_addr_435, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9774" st_id="1311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8351" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.435:8  %Input_load_439 = load i8* %Input_addr_439, align 1

]]></Node>
<StgValue><ssdm name="Input_load_439"/></StgValue>
</operation>

<operation id="9775" st_id="1311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.435:9  br i1 %tmp, label %439, label %._crit_edge.436

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9776" st_id="1311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227423">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8354" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_435 = load i8* %buffer_addr_436, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_435"/></StgValue>
</operation>
</state>

<state id="1312" st_id="1312">

<operation id="9777" st_id="1312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8354" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_435 = load i8* %buffer_addr_436, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_435"/></StgValue>
</operation>
</state>

<state id="1313" st_id="1313">

<operation id="9778" st_id="1313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8355" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_435_cast = zext i8 %buffer_load_435 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_435_cast"/></StgValue>
</operation>

<operation id="9779" st_id="1313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8356" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_435_cast = zext i8 %Input_load_438 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_435_cast"/></StgValue>
</operation>

<operation id="9780" st_id="1313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_435 = add i9 %tmp_5_435_cast, %tmp_6_435_cast

]]></Node>
<StgValue><ssdm name="tmp_7_435"/></StgValue>
</operation>

<operation id="9781" st_id="1313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8358" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_436_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_435, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_436_cast"/></StgValue>
</operation>

<operation id="9782" st_id="1313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227425">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8359" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.436

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9783" st_id="1313" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8362" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.436:1  store i8 %Input_load_438, i8* %buffer_addr_435, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9784" st_id="1313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8366" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.436:5  %sum_436 = add i17 %phi_mul, 437

]]></Node>
<StgValue><ssdm name="sum_436"/></StgValue>
</operation>

<operation id="9785" st_id="1313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8367" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.436:6  %sum_436_cast = zext i17 %sum_436 to i32

]]></Node>
<StgValue><ssdm name="sum_436_cast"/></StgValue>
</operation>

<operation id="9786" st_id="1313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8368" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.436:7  %Input_addr_440 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_436_cast

]]></Node>
<StgValue><ssdm name="Input_addr_440"/></StgValue>
</operation>

<operation id="9787" st_id="1313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8369" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.436:8  %Input_load_440 = load i8* %Input_addr_440, align 1

]]></Node>
<StgValue><ssdm name="Input_load_440"/></StgValue>
</operation>
</state>

<state id="1314" st_id="1314">

<operation id="9788" st_id="1314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8361" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.436:0  %Average_2_435 = phi i8 [ %Average_436_cast, %439 ], [ %Input_load_438, %._crit_edge.435 ]

]]></Node>
<StgValue><ssdm name="Average_2_435"/></StgValue>
</operation>

<operation id="9789" st_id="1314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.436:2  %Diff_435 = sub i8 %Input_load_439, %Average_2_435

]]></Node>
<StgValue><ssdm name="Diff_435"/></StgValue>
</operation>

<operation id="9790" st_id="1314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8364" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.436:3  %Output_addr_436 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_435_cast

]]></Node>
<StgValue><ssdm name="Output_addr_436"/></StgValue>
</operation>

<operation id="9791" st_id="1314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8365" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.436:4  store i8 %Diff_435, i8* %Output_addr_436, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9792" st_id="1314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8369" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.436:8  %Input_load_440 = load i8* %Input_addr_440, align 1

]]></Node>
<StgValue><ssdm name="Input_load_440"/></StgValue>
</operation>

<operation id="9793" st_id="1314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.436:9  br i1 %tmp, label %440, label %._crit_edge.437

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9794" st_id="1314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227428">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8372" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_436 = load i8* %buffer_addr_437, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_436"/></StgValue>
</operation>
</state>

<state id="1315" st_id="1315">

<operation id="9795" st_id="1315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8372" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_436 = load i8* %buffer_addr_437, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_436"/></StgValue>
</operation>
</state>

<state id="1316" st_id="1316">

<operation id="9796" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227430">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8373" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_436_cast = zext i8 %buffer_load_436 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_436_cast"/></StgValue>
</operation>

<operation id="9797" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227430">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8374" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_436_cast = zext i8 %Input_load_439 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_436_cast"/></StgValue>
</operation>

<operation id="9798" st_id="1316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227430">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8375" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_436 = add i9 %tmp_5_436_cast, %tmp_6_436_cast

]]></Node>
<StgValue><ssdm name="tmp_7_436"/></StgValue>
</operation>

<operation id="9799" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227430">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8376" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_437_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_436, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_437_cast"/></StgValue>
</operation>

<operation id="9800" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227430">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8377" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.437

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9801" st_id="1316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8380" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.437:1  store i8 %Input_load_439, i8* %buffer_addr_436, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9802" st_id="1316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8384" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.437:5  %sum_437 = add i17 %phi_mul, 438

]]></Node>
<StgValue><ssdm name="sum_437"/></StgValue>
</operation>

<operation id="9803" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8385" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.437:6  %sum_437_cast = zext i17 %sum_437 to i32

]]></Node>
<StgValue><ssdm name="sum_437_cast"/></StgValue>
</operation>

<operation id="9804" st_id="1316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8386" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.437:7  %Input_addr_441 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_437_cast

]]></Node>
<StgValue><ssdm name="Input_addr_441"/></StgValue>
</operation>

<operation id="9805" st_id="1316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8387" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.437:8  %Input_load_441 = load i8* %Input_addr_441, align 1

]]></Node>
<StgValue><ssdm name="Input_load_441"/></StgValue>
</operation>
</state>

<state id="1317" st_id="1317">

<operation id="9806" st_id="1317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8379" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.437:0  %Average_2_436 = phi i8 [ %Average_437_cast, %440 ], [ %Input_load_439, %._crit_edge.436 ]

]]></Node>
<StgValue><ssdm name="Average_2_436"/></StgValue>
</operation>

<operation id="9807" st_id="1317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.437:2  %Diff_436 = sub i8 %Input_load_440, %Average_2_436

]]></Node>
<StgValue><ssdm name="Diff_436"/></StgValue>
</operation>

<operation id="9808" st_id="1317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8382" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.437:3  %Output_addr_437 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_436_cast

]]></Node>
<StgValue><ssdm name="Output_addr_437"/></StgValue>
</operation>

<operation id="9809" st_id="1317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8383" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.437:4  store i8 %Diff_436, i8* %Output_addr_437, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9810" st_id="1317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8387" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.437:8  %Input_load_441 = load i8* %Input_addr_441, align 1

]]></Node>
<StgValue><ssdm name="Input_load_441"/></StgValue>
</operation>

<operation id="9811" st_id="1317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.437:9  br i1 %tmp, label %441, label %._crit_edge.438

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9812" st_id="1317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227433">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8390" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_437 = load i8* %buffer_addr_438, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_437"/></StgValue>
</operation>
</state>

<state id="1318" st_id="1318">

<operation id="9813" st_id="1318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8390" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_437 = load i8* %buffer_addr_438, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_437"/></StgValue>
</operation>
</state>

<state id="1319" st_id="1319">

<operation id="9814" st_id="1319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8391" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_437_cast = zext i8 %buffer_load_437 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_437_cast"/></StgValue>
</operation>

<operation id="9815" st_id="1319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8392" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_437_cast = zext i8 %Input_load_440 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_437_cast"/></StgValue>
</operation>

<operation id="9816" st_id="1319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8393" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_437 = add i9 %tmp_5_437_cast, %tmp_6_437_cast

]]></Node>
<StgValue><ssdm name="tmp_7_437"/></StgValue>
</operation>

<operation id="9817" st_id="1319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8394" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_438_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_437, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_438_cast"/></StgValue>
</operation>

<operation id="9818" st_id="1319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227435">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8395" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.438

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9819" st_id="1319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8398" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.438:1  store i8 %Input_load_440, i8* %buffer_addr_437, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9820" st_id="1319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8402" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.438:5  %sum_438 = add i17 %phi_mul, 439

]]></Node>
<StgValue><ssdm name="sum_438"/></StgValue>
</operation>

<operation id="9821" st_id="1319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8403" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.438:6  %sum_438_cast = zext i17 %sum_438 to i32

]]></Node>
<StgValue><ssdm name="sum_438_cast"/></StgValue>
</operation>

<operation id="9822" st_id="1319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8404" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.438:7  %Input_addr_442 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_438_cast

]]></Node>
<StgValue><ssdm name="Input_addr_442"/></StgValue>
</operation>

<operation id="9823" st_id="1319" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8405" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.438:8  %Input_load_442 = load i8* %Input_addr_442, align 1

]]></Node>
<StgValue><ssdm name="Input_load_442"/></StgValue>
</operation>
</state>

<state id="1320" st_id="1320">

<operation id="9824" st_id="1320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8397" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.438:0  %Average_2_437 = phi i8 [ %Average_438_cast, %441 ], [ %Input_load_440, %._crit_edge.437 ]

]]></Node>
<StgValue><ssdm name="Average_2_437"/></StgValue>
</operation>

<operation id="9825" st_id="1320" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.438:2  %Diff_437 = sub i8 %Input_load_441, %Average_2_437

]]></Node>
<StgValue><ssdm name="Diff_437"/></StgValue>
</operation>

<operation id="9826" st_id="1320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8400" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.438:3  %Output_addr_438 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_437_cast

]]></Node>
<StgValue><ssdm name="Output_addr_438"/></StgValue>
</operation>

<operation id="9827" st_id="1320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8401" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.438:4  store i8 %Diff_437, i8* %Output_addr_438, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9828" st_id="1320" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8405" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.438:8  %Input_load_442 = load i8* %Input_addr_442, align 1

]]></Node>
<StgValue><ssdm name="Input_load_442"/></StgValue>
</operation>

<operation id="9829" st_id="1320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.438:9  br i1 %tmp, label %442, label %._crit_edge.439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9830" st_id="1320" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227438">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8408" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_438 = load i8* %buffer_addr_439, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_438"/></StgValue>
</operation>
</state>

<state id="1321" st_id="1321">

<operation id="9831" st_id="1321" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8408" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_438 = load i8* %buffer_addr_439, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_438"/></StgValue>
</operation>
</state>

<state id="1322" st_id="1322">

<operation id="9832" st_id="1322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8409" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_438_cast = zext i8 %buffer_load_438 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_438_cast"/></StgValue>
</operation>

<operation id="9833" st_id="1322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8410" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_438_cast = zext i8 %Input_load_441 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_438_cast"/></StgValue>
</operation>

<operation id="9834" st_id="1322" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_438 = add i9 %tmp_5_438_cast, %tmp_6_438_cast

]]></Node>
<StgValue><ssdm name="tmp_7_438"/></StgValue>
</operation>

<operation id="9835" st_id="1322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8412" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_439_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_438, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_439_cast"/></StgValue>
</operation>

<operation id="9836" st_id="1322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227440">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8413" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9837" st_id="1322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8416" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.439:1  store i8 %Input_load_441, i8* %buffer_addr_438, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9838" st_id="1322" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8420" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.439:5  %sum_439 = add i17 %phi_mul, 440

]]></Node>
<StgValue><ssdm name="sum_439"/></StgValue>
</operation>

<operation id="9839" st_id="1322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8421" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.439:6  %sum_439_cast = zext i17 %sum_439 to i32

]]></Node>
<StgValue><ssdm name="sum_439_cast"/></StgValue>
</operation>

<operation id="9840" st_id="1322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8422" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.439:7  %Input_addr_443 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_439_cast

]]></Node>
<StgValue><ssdm name="Input_addr_443"/></StgValue>
</operation>

<operation id="9841" st_id="1322" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8423" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.439:8  %Input_load_443 = load i8* %Input_addr_443, align 1

]]></Node>
<StgValue><ssdm name="Input_load_443"/></StgValue>
</operation>
</state>

<state id="1323" st_id="1323">

<operation id="9842" st_id="1323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8415" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.439:0  %Average_2_438 = phi i8 [ %Average_439_cast, %442 ], [ %Input_load_441, %._crit_edge.438 ]

]]></Node>
<StgValue><ssdm name="Average_2_438"/></StgValue>
</operation>

<operation id="9843" st_id="1323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.439:2  %Diff_438 = sub i8 %Input_load_442, %Average_2_438

]]></Node>
<StgValue><ssdm name="Diff_438"/></StgValue>
</operation>

<operation id="9844" st_id="1323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8418" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.439:3  %Output_addr_439 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_438_cast

]]></Node>
<StgValue><ssdm name="Output_addr_439"/></StgValue>
</operation>

<operation id="9845" st_id="1323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8419" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.439:4  store i8 %Diff_438, i8* %Output_addr_439, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9846" st_id="1323" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8423" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.439:8  %Input_load_443 = load i8* %Input_addr_443, align 1

]]></Node>
<StgValue><ssdm name="Input_load_443"/></StgValue>
</operation>

<operation id="9847" st_id="1323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.439:9  br i1 %tmp, label %443, label %._crit_edge.440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9848" st_id="1323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227443">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8426" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_439 = load i8* %buffer_addr_440, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_439"/></StgValue>
</operation>
</state>

<state id="1324" st_id="1324">

<operation id="9849" st_id="1324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8426" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_439 = load i8* %buffer_addr_440, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_439"/></StgValue>
</operation>
</state>

<state id="1325" st_id="1325">

<operation id="9850" st_id="1325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8427" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_439_cast = zext i8 %buffer_load_439 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_439_cast"/></StgValue>
</operation>

<operation id="9851" st_id="1325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8428" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_439_cast = zext i8 %Input_load_442 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_439_cast"/></StgValue>
</operation>

<operation id="9852" st_id="1325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_439 = add i9 %tmp_5_439_cast, %tmp_6_439_cast

]]></Node>
<StgValue><ssdm name="tmp_7_439"/></StgValue>
</operation>

<operation id="9853" st_id="1325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8430" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_440_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_439, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_440_cast"/></StgValue>
</operation>

<operation id="9854" st_id="1325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227445">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8431" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9855" st_id="1325" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8434" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.440:1  store i8 %Input_load_442, i8* %buffer_addr_439, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9856" st_id="1325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8438" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.440:5  %sum_440 = add i17 %phi_mul, 441

]]></Node>
<StgValue><ssdm name="sum_440"/></StgValue>
</operation>

<operation id="9857" st_id="1325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8439" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.440:6  %sum_440_cast = zext i17 %sum_440 to i32

]]></Node>
<StgValue><ssdm name="sum_440_cast"/></StgValue>
</operation>

<operation id="9858" st_id="1325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8440" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.440:7  %Input_addr_444 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_440_cast

]]></Node>
<StgValue><ssdm name="Input_addr_444"/></StgValue>
</operation>

<operation id="9859" st_id="1325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8441" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.440:8  %Input_load_444 = load i8* %Input_addr_444, align 1

]]></Node>
<StgValue><ssdm name="Input_load_444"/></StgValue>
</operation>
</state>

<state id="1326" st_id="1326">

<operation id="9860" st_id="1326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8433" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.440:0  %Average_2_439 = phi i8 [ %Average_440_cast, %443 ], [ %Input_load_442, %._crit_edge.439 ]

]]></Node>
<StgValue><ssdm name="Average_2_439"/></StgValue>
</operation>

<operation id="9861" st_id="1326" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.440:2  %Diff_439 = sub i8 %Input_load_443, %Average_2_439

]]></Node>
<StgValue><ssdm name="Diff_439"/></StgValue>
</operation>

<operation id="9862" st_id="1326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8436" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.440:3  %Output_addr_440 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_439_cast

]]></Node>
<StgValue><ssdm name="Output_addr_440"/></StgValue>
</operation>

<operation id="9863" st_id="1326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8437" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.440:4  store i8 %Diff_439, i8* %Output_addr_440, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9864" st_id="1326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8441" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.440:8  %Input_load_444 = load i8* %Input_addr_444, align 1

]]></Node>
<StgValue><ssdm name="Input_load_444"/></StgValue>
</operation>

<operation id="9865" st_id="1326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.440:9  br i1 %tmp, label %444, label %._crit_edge.441

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9866" st_id="1326" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227448">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8444" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_440 = load i8* %buffer_addr_441, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_440"/></StgValue>
</operation>
</state>

<state id="1327" st_id="1327">

<operation id="9867" st_id="1327" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8444" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_440 = load i8* %buffer_addr_441, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_440"/></StgValue>
</operation>
</state>

<state id="1328" st_id="1328">

<operation id="9868" st_id="1328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8445" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_440_cast = zext i8 %buffer_load_440 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_440_cast"/></StgValue>
</operation>

<operation id="9869" st_id="1328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8446" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_440_cast = zext i8 %Input_load_443 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_440_cast"/></StgValue>
</operation>

<operation id="9870" st_id="1328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8447" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_440 = add i9 %tmp_5_440_cast, %tmp_6_440_cast

]]></Node>
<StgValue><ssdm name="tmp_7_440"/></StgValue>
</operation>

<operation id="9871" st_id="1328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8448" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_441_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_440, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_441_cast"/></StgValue>
</operation>

<operation id="9872" st_id="1328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227450">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8449" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.441

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9873" st_id="1328" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8452" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.441:1  store i8 %Input_load_443, i8* %buffer_addr_440, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9874" st_id="1328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8456" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.441:5  %sum_441 = add i17 %phi_mul, 442

]]></Node>
<StgValue><ssdm name="sum_441"/></StgValue>
</operation>

<operation id="9875" st_id="1328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8457" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.441:6  %sum_441_cast = zext i17 %sum_441 to i32

]]></Node>
<StgValue><ssdm name="sum_441_cast"/></StgValue>
</operation>

<operation id="9876" st_id="1328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8458" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.441:7  %Input_addr_445 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_441_cast

]]></Node>
<StgValue><ssdm name="Input_addr_445"/></StgValue>
</operation>

<operation id="9877" st_id="1328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8459" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.441:8  %Input_load_445 = load i8* %Input_addr_445, align 1

]]></Node>
<StgValue><ssdm name="Input_load_445"/></StgValue>
</operation>
</state>

<state id="1329" st_id="1329">

<operation id="9878" st_id="1329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8451" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.441:0  %Average_2_440 = phi i8 [ %Average_441_cast, %444 ], [ %Input_load_443, %._crit_edge.440 ]

]]></Node>
<StgValue><ssdm name="Average_2_440"/></StgValue>
</operation>

<operation id="9879" st_id="1329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.441:2  %Diff_440 = sub i8 %Input_load_444, %Average_2_440

]]></Node>
<StgValue><ssdm name="Diff_440"/></StgValue>
</operation>

<operation id="9880" st_id="1329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8454" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.441:3  %Output_addr_441 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_440_cast

]]></Node>
<StgValue><ssdm name="Output_addr_441"/></StgValue>
</operation>

<operation id="9881" st_id="1329" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8455" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.441:4  store i8 %Diff_440, i8* %Output_addr_441, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9882" st_id="1329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8459" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.441:8  %Input_load_445 = load i8* %Input_addr_445, align 1

]]></Node>
<StgValue><ssdm name="Input_load_445"/></StgValue>
</operation>

<operation id="9883" st_id="1329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.441:9  br i1 %tmp, label %445, label %._crit_edge.442

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9884" st_id="1329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227453">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8462" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_441 = load i8* %buffer_addr_442, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_441"/></StgValue>
</operation>
</state>

<state id="1330" st_id="1330">

<operation id="9885" st_id="1330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8462" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_441 = load i8* %buffer_addr_442, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_441"/></StgValue>
</operation>
</state>

<state id="1331" st_id="1331">

<operation id="9886" st_id="1331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8463" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_441_cast = zext i8 %buffer_load_441 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_441_cast"/></StgValue>
</operation>

<operation id="9887" st_id="1331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8464" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_441_cast = zext i8 %Input_load_444 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_441_cast"/></StgValue>
</operation>

<operation id="9888" st_id="1331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8465" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_441 = add i9 %tmp_5_441_cast, %tmp_6_441_cast

]]></Node>
<StgValue><ssdm name="tmp_7_441"/></StgValue>
</operation>

<operation id="9889" st_id="1331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8466" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_442_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_441, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_442_cast"/></StgValue>
</operation>

<operation id="9890" st_id="1331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227455">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8467" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.442

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9891" st_id="1331" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8470" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.442:1  store i8 %Input_load_444, i8* %buffer_addr_441, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9892" st_id="1331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8474" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.442:5  %sum_442 = add i17 %phi_mul, 443

]]></Node>
<StgValue><ssdm name="sum_442"/></StgValue>
</operation>

<operation id="9893" st_id="1331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8475" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.442:6  %sum_442_cast = zext i17 %sum_442 to i32

]]></Node>
<StgValue><ssdm name="sum_442_cast"/></StgValue>
</operation>

<operation id="9894" st_id="1331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8476" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.442:7  %Input_addr_446 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_442_cast

]]></Node>
<StgValue><ssdm name="Input_addr_446"/></StgValue>
</operation>

<operation id="9895" st_id="1331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8477" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.442:8  %Input_load_446 = load i8* %Input_addr_446, align 1

]]></Node>
<StgValue><ssdm name="Input_load_446"/></StgValue>
</operation>
</state>

<state id="1332" st_id="1332">

<operation id="9896" st_id="1332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8469" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.442:0  %Average_2_441 = phi i8 [ %Average_442_cast, %445 ], [ %Input_load_444, %._crit_edge.441 ]

]]></Node>
<StgValue><ssdm name="Average_2_441"/></StgValue>
</operation>

<operation id="9897" st_id="1332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.442:2  %Diff_441 = sub i8 %Input_load_445, %Average_2_441

]]></Node>
<StgValue><ssdm name="Diff_441"/></StgValue>
</operation>

<operation id="9898" st_id="1332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8472" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.442:3  %Output_addr_442 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_441_cast

]]></Node>
<StgValue><ssdm name="Output_addr_442"/></StgValue>
</operation>

<operation id="9899" st_id="1332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8473" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.442:4  store i8 %Diff_441, i8* %Output_addr_442, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9900" st_id="1332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8477" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.442:8  %Input_load_446 = load i8* %Input_addr_446, align 1

]]></Node>
<StgValue><ssdm name="Input_load_446"/></StgValue>
</operation>

<operation id="9901" st_id="1332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.442:9  br i1 %tmp, label %446, label %._crit_edge.443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9902" st_id="1332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227458">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8480" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_442 = load i8* %buffer_addr_443, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_442"/></StgValue>
</operation>
</state>

<state id="1333" st_id="1333">

<operation id="9903" st_id="1333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8480" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_442 = load i8* %buffer_addr_443, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_442"/></StgValue>
</operation>
</state>

<state id="1334" st_id="1334">

<operation id="9904" st_id="1334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8481" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_442_cast = zext i8 %buffer_load_442 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_442_cast"/></StgValue>
</operation>

<operation id="9905" st_id="1334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8482" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_442_cast = zext i8 %Input_load_445 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_442_cast"/></StgValue>
</operation>

<operation id="9906" st_id="1334" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8483" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_442 = add i9 %tmp_5_442_cast, %tmp_6_442_cast

]]></Node>
<StgValue><ssdm name="tmp_7_442"/></StgValue>
</operation>

<operation id="9907" st_id="1334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8484" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_443_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_442, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_443_cast"/></StgValue>
</operation>

<operation id="9908" st_id="1334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227460">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8485" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9909" st_id="1334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8488" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.443:1  store i8 %Input_load_445, i8* %buffer_addr_442, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9910" st_id="1334" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8492" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.443:5  %sum_443 = add i17 %phi_mul, 444

]]></Node>
<StgValue><ssdm name="sum_443"/></StgValue>
</operation>

<operation id="9911" st_id="1334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8493" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.443:6  %sum_443_cast = zext i17 %sum_443 to i32

]]></Node>
<StgValue><ssdm name="sum_443_cast"/></StgValue>
</operation>

<operation id="9912" st_id="1334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8494" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.443:7  %Input_addr_447 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_443_cast

]]></Node>
<StgValue><ssdm name="Input_addr_447"/></StgValue>
</operation>

<operation id="9913" st_id="1334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8495" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.443:8  %Input_load_447 = load i8* %Input_addr_447, align 1

]]></Node>
<StgValue><ssdm name="Input_load_447"/></StgValue>
</operation>
</state>

<state id="1335" st_id="1335">

<operation id="9914" st_id="1335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8487" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.443:0  %Average_2_442 = phi i8 [ %Average_443_cast, %446 ], [ %Input_load_445, %._crit_edge.442 ]

]]></Node>
<StgValue><ssdm name="Average_2_442"/></StgValue>
</operation>

<operation id="9915" st_id="1335" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.443:2  %Diff_442 = sub i8 %Input_load_446, %Average_2_442

]]></Node>
<StgValue><ssdm name="Diff_442"/></StgValue>
</operation>

<operation id="9916" st_id="1335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8490" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.443:3  %Output_addr_443 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_442_cast

]]></Node>
<StgValue><ssdm name="Output_addr_443"/></StgValue>
</operation>

<operation id="9917" st_id="1335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8491" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.443:4  store i8 %Diff_442, i8* %Output_addr_443, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9918" st_id="1335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8495" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.443:8  %Input_load_447 = load i8* %Input_addr_447, align 1

]]></Node>
<StgValue><ssdm name="Input_load_447"/></StgValue>
</operation>

<operation id="9919" st_id="1335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.443:9  br i1 %tmp, label %447, label %._crit_edge.444

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9920" st_id="1335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227463">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8498" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_443 = load i8* %buffer_addr_444, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_443"/></StgValue>
</operation>
</state>

<state id="1336" st_id="1336">

<operation id="9921" st_id="1336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8498" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_443 = load i8* %buffer_addr_444, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_443"/></StgValue>
</operation>
</state>

<state id="1337" st_id="1337">

<operation id="9922" st_id="1337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8499" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_443_cast = zext i8 %buffer_load_443 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_443_cast"/></StgValue>
</operation>

<operation id="9923" st_id="1337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8500" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_443_cast = zext i8 %Input_load_446 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_443_cast"/></StgValue>
</operation>

<operation id="9924" st_id="1337" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_443 = add i9 %tmp_5_443_cast, %tmp_6_443_cast

]]></Node>
<StgValue><ssdm name="tmp_7_443"/></StgValue>
</operation>

<operation id="9925" st_id="1337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8502" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_444_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_443, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_444_cast"/></StgValue>
</operation>

<operation id="9926" st_id="1337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227465">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8503" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.444

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9927" st_id="1337" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8506" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.444:1  store i8 %Input_load_446, i8* %buffer_addr_443, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9928" st_id="1337" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8510" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.444:5  %sum_444 = add i17 %phi_mul, 445

]]></Node>
<StgValue><ssdm name="sum_444"/></StgValue>
</operation>

<operation id="9929" st_id="1337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8511" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.444:6  %sum_444_cast = zext i17 %sum_444 to i32

]]></Node>
<StgValue><ssdm name="sum_444_cast"/></StgValue>
</operation>

<operation id="9930" st_id="1337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8512" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.444:7  %Input_addr_448 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_444_cast

]]></Node>
<StgValue><ssdm name="Input_addr_448"/></StgValue>
</operation>

<operation id="9931" st_id="1337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8513" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.444:8  %Input_load_448 = load i8* %Input_addr_448, align 1

]]></Node>
<StgValue><ssdm name="Input_load_448"/></StgValue>
</operation>
</state>

<state id="1338" st_id="1338">

<operation id="9932" st_id="1338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8505" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.444:0  %Average_2_443 = phi i8 [ %Average_444_cast, %447 ], [ %Input_load_446, %._crit_edge.443 ]

]]></Node>
<StgValue><ssdm name="Average_2_443"/></StgValue>
</operation>

<operation id="9933" st_id="1338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8507" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.444:2  %Diff_443 = sub i8 %Input_load_447, %Average_2_443

]]></Node>
<StgValue><ssdm name="Diff_443"/></StgValue>
</operation>

<operation id="9934" st_id="1338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8508" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.444:3  %Output_addr_444 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_443_cast

]]></Node>
<StgValue><ssdm name="Output_addr_444"/></StgValue>
</operation>

<operation id="9935" st_id="1338" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8509" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.444:4  store i8 %Diff_443, i8* %Output_addr_444, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9936" st_id="1338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8513" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.444:8  %Input_load_448 = load i8* %Input_addr_448, align 1

]]></Node>
<StgValue><ssdm name="Input_load_448"/></StgValue>
</operation>

<operation id="9937" st_id="1338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.444:9  br i1 %tmp, label %448, label %._crit_edge.445

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9938" st_id="1338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227468">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8516" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_444 = load i8* %buffer_addr_445, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_444"/></StgValue>
</operation>
</state>

<state id="1339" st_id="1339">

<operation id="9939" st_id="1339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8516" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_444 = load i8* %buffer_addr_445, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_444"/></StgValue>
</operation>
</state>

<state id="1340" st_id="1340">

<operation id="9940" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8517" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_444_cast = zext i8 %buffer_load_444 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_444_cast"/></StgValue>
</operation>

<operation id="9941" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8518" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_444_cast = zext i8 %Input_load_447 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_444_cast"/></StgValue>
</operation>

<operation id="9942" st_id="1340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8519" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_444 = add i9 %tmp_5_444_cast, %tmp_6_444_cast

]]></Node>
<StgValue><ssdm name="tmp_7_444"/></StgValue>
</operation>

<operation id="9943" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8520" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_445_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_444, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_445_cast"/></StgValue>
</operation>

<operation id="9944" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227470">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8521" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.445

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9945" st_id="1340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8524" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.445:1  store i8 %Input_load_447, i8* %buffer_addr_444, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9946" st_id="1340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8528" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.445:5  %sum_445 = add i17 %phi_mul, 446

]]></Node>
<StgValue><ssdm name="sum_445"/></StgValue>
</operation>

<operation id="9947" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8529" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.445:6  %sum_445_cast = zext i17 %sum_445 to i32

]]></Node>
<StgValue><ssdm name="sum_445_cast"/></StgValue>
</operation>

<operation id="9948" st_id="1340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8530" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.445:7  %Input_addr_449 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_445_cast

]]></Node>
<StgValue><ssdm name="Input_addr_449"/></StgValue>
</operation>

<operation id="9949" st_id="1340" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8531" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.445:8  %Input_load_449 = load i8* %Input_addr_449, align 1

]]></Node>
<StgValue><ssdm name="Input_load_449"/></StgValue>
</operation>
</state>

<state id="1341" st_id="1341">

<operation id="9950" st_id="1341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8523" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.445:0  %Average_2_444 = phi i8 [ %Average_445_cast, %448 ], [ %Input_load_447, %._crit_edge.444 ]

]]></Node>
<StgValue><ssdm name="Average_2_444"/></StgValue>
</operation>

<operation id="9951" st_id="1341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.445:2  %Diff_444 = sub i8 %Input_load_448, %Average_2_444

]]></Node>
<StgValue><ssdm name="Diff_444"/></StgValue>
</operation>

<operation id="9952" st_id="1341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8526" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.445:3  %Output_addr_445 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_444_cast

]]></Node>
<StgValue><ssdm name="Output_addr_445"/></StgValue>
</operation>

<operation id="9953" st_id="1341" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8527" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.445:4  store i8 %Diff_444, i8* %Output_addr_445, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9954" st_id="1341" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8531" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.445:8  %Input_load_449 = load i8* %Input_addr_449, align 1

]]></Node>
<StgValue><ssdm name="Input_load_449"/></StgValue>
</operation>

<operation id="9955" st_id="1341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.445:9  br i1 %tmp, label %449, label %._crit_edge.446

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9956" st_id="1341" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227473">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8534" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_445 = load i8* %buffer_addr_446, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_445"/></StgValue>
</operation>
</state>

<state id="1342" st_id="1342">

<operation id="9957" st_id="1342" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8534" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_445 = load i8* %buffer_addr_446, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_445"/></StgValue>
</operation>
</state>

<state id="1343" st_id="1343">

<operation id="9958" st_id="1343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227475">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8535" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_445_cast = zext i8 %buffer_load_445 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_445_cast"/></StgValue>
</operation>

<operation id="9959" st_id="1343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227475">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8536" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_445_cast = zext i8 %Input_load_448 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_445_cast"/></StgValue>
</operation>

<operation id="9960" st_id="1343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227475">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_445 = add i9 %tmp_5_445_cast, %tmp_6_445_cast

]]></Node>
<StgValue><ssdm name="tmp_7_445"/></StgValue>
</operation>

<operation id="9961" st_id="1343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227475">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8538" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_446_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_445, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_446_cast"/></StgValue>
</operation>

<operation id="9962" st_id="1343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227475">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8539" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.446

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9963" st_id="1343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8542" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.446:1  store i8 %Input_load_448, i8* %buffer_addr_445, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9964" st_id="1343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8546" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.446:5  %sum_446 = add i17 %phi_mul, 447

]]></Node>
<StgValue><ssdm name="sum_446"/></StgValue>
</operation>

<operation id="9965" st_id="1343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8547" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.446:6  %sum_446_cast = zext i17 %sum_446 to i32

]]></Node>
<StgValue><ssdm name="sum_446_cast"/></StgValue>
</operation>

<operation id="9966" st_id="1343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8548" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.446:7  %Input_addr_450 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_446_cast

]]></Node>
<StgValue><ssdm name="Input_addr_450"/></StgValue>
</operation>

<operation id="9967" st_id="1343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8549" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.446:8  %Input_load_450 = load i8* %Input_addr_450, align 1

]]></Node>
<StgValue><ssdm name="Input_load_450"/></StgValue>
</operation>
</state>

<state id="1344" st_id="1344">

<operation id="9968" st_id="1344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8541" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.446:0  %Average_2_445 = phi i8 [ %Average_446_cast, %449 ], [ %Input_load_448, %._crit_edge.445 ]

]]></Node>
<StgValue><ssdm name="Average_2_445"/></StgValue>
</operation>

<operation id="9969" st_id="1344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.446:2  %Diff_445 = sub i8 %Input_load_449, %Average_2_445

]]></Node>
<StgValue><ssdm name="Diff_445"/></StgValue>
</operation>

<operation id="9970" st_id="1344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8544" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.446:3  %Output_addr_446 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_445_cast

]]></Node>
<StgValue><ssdm name="Output_addr_446"/></StgValue>
</operation>

<operation id="9971" st_id="1344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8545" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.446:4  store i8 %Diff_445, i8* %Output_addr_446, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9972" st_id="1344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8549" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.446:8  %Input_load_450 = load i8* %Input_addr_450, align 1

]]></Node>
<StgValue><ssdm name="Input_load_450"/></StgValue>
</operation>

<operation id="9973" st_id="1344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.446:9  br i1 %tmp, label %450, label %._crit_edge.447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9974" st_id="1344" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227478">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8552" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_446 = load i8* %buffer_addr_447, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_446"/></StgValue>
</operation>
</state>

<state id="1345" st_id="1345">

<operation id="9975" st_id="1345" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8552" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_446 = load i8* %buffer_addr_447, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_446"/></StgValue>
</operation>
</state>

<state id="1346" st_id="1346">

<operation id="9976" st_id="1346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227480">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8553" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_446_cast = zext i8 %buffer_load_446 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_446_cast"/></StgValue>
</operation>

<operation id="9977" st_id="1346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227480">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8554" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_446_cast = zext i8 %Input_load_449 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_446_cast"/></StgValue>
</operation>

<operation id="9978" st_id="1346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227480">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8555" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_446 = add i9 %tmp_5_446_cast, %tmp_6_446_cast

]]></Node>
<StgValue><ssdm name="tmp_7_446"/></StgValue>
</operation>

<operation id="9979" st_id="1346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227480">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8556" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_447_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_446, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_447_cast"/></StgValue>
</operation>

<operation id="9980" st_id="1346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227480">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8557" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9981" st_id="1346" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8560" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.447:1  store i8 %Input_load_449, i8* %buffer_addr_446, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9982" st_id="1346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8564" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.447:5  %sum_447 = add i17 %phi_mul, 448

]]></Node>
<StgValue><ssdm name="sum_447"/></StgValue>
</operation>

<operation id="9983" st_id="1346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8565" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.447:6  %sum_447_cast = zext i17 %sum_447 to i32

]]></Node>
<StgValue><ssdm name="sum_447_cast"/></StgValue>
</operation>

<operation id="9984" st_id="1346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8566" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.447:7  %Input_addr_451 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_447_cast

]]></Node>
<StgValue><ssdm name="Input_addr_451"/></StgValue>
</operation>

<operation id="9985" st_id="1346" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8567" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.447:8  %Input_load_451 = load i8* %Input_addr_451, align 1

]]></Node>
<StgValue><ssdm name="Input_load_451"/></StgValue>
</operation>
</state>

<state id="1347" st_id="1347">

<operation id="9986" st_id="1347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8559" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.447:0  %Average_2_446 = phi i8 [ %Average_447_cast, %450 ], [ %Input_load_449, %._crit_edge.446 ]

]]></Node>
<StgValue><ssdm name="Average_2_446"/></StgValue>
</operation>

<operation id="9987" st_id="1347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8561" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.447:2  %Diff_446 = sub i8 %Input_load_450, %Average_2_446

]]></Node>
<StgValue><ssdm name="Diff_446"/></StgValue>
</operation>

<operation id="9988" st_id="1347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8562" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.447:3  %Output_addr_447 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_446_cast

]]></Node>
<StgValue><ssdm name="Output_addr_447"/></StgValue>
</operation>

<operation id="9989" st_id="1347" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8563" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.447:4  store i8 %Diff_446, i8* %Output_addr_447, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9990" st_id="1347" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8567" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.447:8  %Input_load_451 = load i8* %Input_addr_451, align 1

]]></Node>
<StgValue><ssdm name="Input_load_451"/></StgValue>
</operation>

<operation id="9991" st_id="1347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.447:9  br i1 %tmp, label %451, label %._crit_edge.448

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9992" st_id="1347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227483">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8570" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_447 = load i8* %buffer_addr_448, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_447"/></StgValue>
</operation>
</state>

<state id="1348" st_id="1348">

<operation id="9993" st_id="1348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8570" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_447 = load i8* %buffer_addr_448, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_447"/></StgValue>
</operation>
</state>

<state id="1349" st_id="1349">

<operation id="9994" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8571" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_447_cast = zext i8 %buffer_load_447 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_447_cast"/></StgValue>
</operation>

<operation id="9995" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8572" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_447_cast = zext i8 %Input_load_450 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_447_cast"/></StgValue>
</operation>

<operation id="9996" st_id="1349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_447 = add i9 %tmp_5_447_cast, %tmp_6_447_cast

]]></Node>
<StgValue><ssdm name="tmp_7_447"/></StgValue>
</operation>

<operation id="9997" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8574" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_448_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_447, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_448_cast"/></StgValue>
</operation>

<operation id="9998" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227485">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8575" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.448

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9999" st_id="1349" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8578" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.448:1  store i8 %Input_load_450, i8* %buffer_addr_447, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10000" st_id="1349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8582" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.448:5  %sum_448 = add i17 %phi_mul, 449

]]></Node>
<StgValue><ssdm name="sum_448"/></StgValue>
</operation>

<operation id="10001" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8583" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.448:6  %sum_448_cast = zext i17 %sum_448 to i32

]]></Node>
<StgValue><ssdm name="sum_448_cast"/></StgValue>
</operation>

<operation id="10002" st_id="1349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8584" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.448:7  %Input_addr_452 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_448_cast

]]></Node>
<StgValue><ssdm name="Input_addr_452"/></StgValue>
</operation>

<operation id="10003" st_id="1349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8585" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.448:8  %Input_load_452 = load i8* %Input_addr_452, align 1

]]></Node>
<StgValue><ssdm name="Input_load_452"/></StgValue>
</operation>
</state>

<state id="1350" st_id="1350">

<operation id="10004" st_id="1350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8577" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.448:0  %Average_2_447 = phi i8 [ %Average_448_cast, %451 ], [ %Input_load_450, %._crit_edge.447 ]

]]></Node>
<StgValue><ssdm name="Average_2_447"/></StgValue>
</operation>

<operation id="10005" st_id="1350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8579" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.448:2  %Diff_447 = sub i8 %Input_load_451, %Average_2_447

]]></Node>
<StgValue><ssdm name="Diff_447"/></StgValue>
</operation>

<operation id="10006" st_id="1350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8580" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.448:3  %Output_addr_448 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_447_cast

]]></Node>
<StgValue><ssdm name="Output_addr_448"/></StgValue>
</operation>

<operation id="10007" st_id="1350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8581" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.448:4  store i8 %Diff_447, i8* %Output_addr_448, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10008" st_id="1350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8585" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.448:8  %Input_load_452 = load i8* %Input_addr_452, align 1

]]></Node>
<StgValue><ssdm name="Input_load_452"/></StgValue>
</operation>

<operation id="10009" st_id="1350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.448:9  br i1 %tmp, label %452, label %._crit_edge.449

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10010" st_id="1350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227488">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8588" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_448 = load i8* %buffer_addr_449, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_448"/></StgValue>
</operation>
</state>

<state id="1351" st_id="1351">

<operation id="10011" st_id="1351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8588" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_448 = load i8* %buffer_addr_449, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_448"/></StgValue>
</operation>
</state>

<state id="1352" st_id="1352">

<operation id="10012" st_id="1352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8589" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_448_cast = zext i8 %buffer_load_448 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_448_cast"/></StgValue>
</operation>

<operation id="10013" st_id="1352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8590" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_448_cast = zext i8 %Input_load_451 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_448_cast"/></StgValue>
</operation>

<operation id="10014" st_id="1352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8591" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_448 = add i9 %tmp_5_448_cast, %tmp_6_448_cast

]]></Node>
<StgValue><ssdm name="tmp_7_448"/></StgValue>
</operation>

<operation id="10015" st_id="1352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8592" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_449_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_448, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_449_cast"/></StgValue>
</operation>

<operation id="10016" st_id="1352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227490">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8593" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.449

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10017" st_id="1352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8596" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.449:1  store i8 %Input_load_451, i8* %buffer_addr_448, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10018" st_id="1352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8600" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.449:5  %sum_449 = add i17 %phi_mul, 450

]]></Node>
<StgValue><ssdm name="sum_449"/></StgValue>
</operation>

<operation id="10019" st_id="1352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8601" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.449:6  %sum_449_cast = zext i17 %sum_449 to i32

]]></Node>
<StgValue><ssdm name="sum_449_cast"/></StgValue>
</operation>

<operation id="10020" st_id="1352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8602" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.449:7  %Input_addr_453 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_449_cast

]]></Node>
<StgValue><ssdm name="Input_addr_453"/></StgValue>
</operation>

<operation id="10021" st_id="1352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8603" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.449:8  %Input_load_453 = load i8* %Input_addr_453, align 1

]]></Node>
<StgValue><ssdm name="Input_load_453"/></StgValue>
</operation>
</state>

<state id="1353" st_id="1353">

<operation id="10022" st_id="1353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8595" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.449:0  %Average_2_448 = phi i8 [ %Average_449_cast, %452 ], [ %Input_load_451, %._crit_edge.448 ]

]]></Node>
<StgValue><ssdm name="Average_2_448"/></StgValue>
</operation>

<operation id="10023" st_id="1353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8597" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.449:2  %Diff_448 = sub i8 %Input_load_452, %Average_2_448

]]></Node>
<StgValue><ssdm name="Diff_448"/></StgValue>
</operation>

<operation id="10024" st_id="1353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8598" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.449:3  %Output_addr_449 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_448_cast

]]></Node>
<StgValue><ssdm name="Output_addr_449"/></StgValue>
</operation>

<operation id="10025" st_id="1353" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8599" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.449:4  store i8 %Diff_448, i8* %Output_addr_449, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10026" st_id="1353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8603" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.449:8  %Input_load_453 = load i8* %Input_addr_453, align 1

]]></Node>
<StgValue><ssdm name="Input_load_453"/></StgValue>
</operation>

<operation id="10027" st_id="1353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.449:9  br i1 %tmp, label %453, label %._crit_edge.450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10028" st_id="1353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227493">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8606" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_449 = load i8* %buffer_addr_450, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_449"/></StgValue>
</operation>
</state>

<state id="1354" st_id="1354">

<operation id="10029" st_id="1354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8606" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_449 = load i8* %buffer_addr_450, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_449"/></StgValue>
</operation>
</state>

<state id="1355" st_id="1355">

<operation id="10030" st_id="1355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8607" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_449_cast = zext i8 %buffer_load_449 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_449_cast"/></StgValue>
</operation>

<operation id="10031" st_id="1355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8608" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_449_cast = zext i8 %Input_load_452 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_449_cast"/></StgValue>
</operation>

<operation id="10032" st_id="1355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8609" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_449 = add i9 %tmp_5_449_cast, %tmp_6_449_cast

]]></Node>
<StgValue><ssdm name="tmp_7_449"/></StgValue>
</operation>

<operation id="10033" st_id="1355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8610" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_450_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_449, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_450_cast"/></StgValue>
</operation>

<operation id="10034" st_id="1355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227495">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8611" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10035" st_id="1355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8614" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.450:1  store i8 %Input_load_452, i8* %buffer_addr_449, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10036" st_id="1355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8618" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.450:5  %sum_450 = add i17 %phi_mul, 451

]]></Node>
<StgValue><ssdm name="sum_450"/></StgValue>
</operation>

<operation id="10037" st_id="1355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8619" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.450:6  %sum_450_cast = zext i17 %sum_450 to i32

]]></Node>
<StgValue><ssdm name="sum_450_cast"/></StgValue>
</operation>

<operation id="10038" st_id="1355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8620" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.450:7  %Input_addr_454 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_450_cast

]]></Node>
<StgValue><ssdm name="Input_addr_454"/></StgValue>
</operation>

<operation id="10039" st_id="1355" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8621" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.450:8  %Input_load_454 = load i8* %Input_addr_454, align 1

]]></Node>
<StgValue><ssdm name="Input_load_454"/></StgValue>
</operation>
</state>

<state id="1356" st_id="1356">

<operation id="10040" st_id="1356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8613" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.450:0  %Average_2_449 = phi i8 [ %Average_450_cast, %453 ], [ %Input_load_452, %._crit_edge.449 ]

]]></Node>
<StgValue><ssdm name="Average_2_449"/></StgValue>
</operation>

<operation id="10041" st_id="1356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8615" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.450:2  %Diff_449 = sub i8 %Input_load_453, %Average_2_449

]]></Node>
<StgValue><ssdm name="Diff_449"/></StgValue>
</operation>

<operation id="10042" st_id="1356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8616" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.450:3  %Output_addr_450 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_449_cast

]]></Node>
<StgValue><ssdm name="Output_addr_450"/></StgValue>
</operation>

<operation id="10043" st_id="1356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8617" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.450:4  store i8 %Diff_449, i8* %Output_addr_450, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10044" st_id="1356" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8621" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.450:8  %Input_load_454 = load i8* %Input_addr_454, align 1

]]></Node>
<StgValue><ssdm name="Input_load_454"/></StgValue>
</operation>

<operation id="10045" st_id="1356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.450:9  br i1 %tmp, label %454, label %._crit_edge.451

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10046" st_id="1356" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227498">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8624" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_450 = load i8* %buffer_addr_451, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_450"/></StgValue>
</operation>
</state>

<state id="1357" st_id="1357">

<operation id="10047" st_id="1357" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8624" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_450 = load i8* %buffer_addr_451, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_450"/></StgValue>
</operation>

<operation id="10048" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8625" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_450_cast = zext i8 %buffer_load_450 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_450_cast"/></StgValue>
</operation>

<operation id="10049" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8626" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_450_cast = zext i8 %Input_load_453 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_450_cast"/></StgValue>
</operation>

<operation id="10050" st_id="1357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8627" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_450 = add i9 %tmp_5_450_cast, %tmp_6_450_cast

]]></Node>
<StgValue><ssdm name="tmp_7_450"/></StgValue>
</operation>

<operation id="10051" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8628" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_451_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_450, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_451_cast"/></StgValue>
</operation>
</state>

<state id="1358" st_id="1358">

<operation id="10052" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227500">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8629" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.451

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10053" st_id="1358" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8632" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.451:1  store i8 %Input_load_453, i8* %buffer_addr_450, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10054" st_id="1358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8636" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.451:5  %sum_451 = add i17 %phi_mul, 452

]]></Node>
<StgValue><ssdm name="sum_451"/></StgValue>
</operation>

<operation id="10055" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8637" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.451:6  %sum_451_cast = zext i17 %sum_451 to i32

]]></Node>
<StgValue><ssdm name="sum_451_cast"/></StgValue>
</operation>

<operation id="10056" st_id="1358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8638" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.451:7  %Input_addr_455 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_451_cast

]]></Node>
<StgValue><ssdm name="Input_addr_455"/></StgValue>
</operation>

<operation id="10057" st_id="1358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8639" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.451:8  %Input_load_455 = load i8* %Input_addr_455, align 1

]]></Node>
<StgValue><ssdm name="Input_load_455"/></StgValue>
</operation>
</state>

<state id="1359" st_id="1359">

<operation id="10058" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8631" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.451:0  %Average_2_450 = phi i8 [ %Average_451_cast, %454 ], [ %Input_load_453, %._crit_edge.450 ]

]]></Node>
<StgValue><ssdm name="Average_2_450"/></StgValue>
</operation>

<operation id="10059" st_id="1359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8633" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.451:2  %Diff_450 = sub i8 %Input_load_454, %Average_2_450

]]></Node>
<StgValue><ssdm name="Diff_450"/></StgValue>
</operation>

<operation id="10060" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8634" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.451:3  %Output_addr_451 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_450_cast

]]></Node>
<StgValue><ssdm name="Output_addr_451"/></StgValue>
</operation>

<operation id="10061" st_id="1359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8635" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.451:4  store i8 %Diff_450, i8* %Output_addr_451, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10062" st_id="1359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8639" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.451:8  %Input_load_455 = load i8* %Input_addr_455, align 1

]]></Node>
<StgValue><ssdm name="Input_load_455"/></StgValue>
</operation>

<operation id="10063" st_id="1359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.451:9  br i1 %tmp, label %455, label %._crit_edge.452

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10064" st_id="1359" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227503">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8642" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_451 = load i8* %buffer_addr_452, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_451"/></StgValue>
</operation>
</state>

<state id="1360" st_id="1360">

<operation id="10065" st_id="1360" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8642" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_451 = load i8* %buffer_addr_452, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_451"/></StgValue>
</operation>
</state>

<state id="1361" st_id="1361">

<operation id="10066" st_id="1361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8643" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_451_cast = zext i8 %buffer_load_451 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_451_cast"/></StgValue>
</operation>

<operation id="10067" st_id="1361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8644" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_451_cast = zext i8 %Input_load_454 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_451_cast"/></StgValue>
</operation>

<operation id="10068" st_id="1361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8645" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_451 = add i9 %tmp_5_451_cast, %tmp_6_451_cast

]]></Node>
<StgValue><ssdm name="tmp_7_451"/></StgValue>
</operation>

<operation id="10069" st_id="1361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8646" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_452_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_451, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_452_cast"/></StgValue>
</operation>

<operation id="10070" st_id="1361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227505">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8647" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.452

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10071" st_id="1361" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8650" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.452:1  store i8 %Input_load_454, i8* %buffer_addr_451, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10072" st_id="1361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8654" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.452:5  %sum_452 = add i17 %phi_mul, 453

]]></Node>
<StgValue><ssdm name="sum_452"/></StgValue>
</operation>

<operation id="10073" st_id="1361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8655" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.452:6  %sum_452_cast = zext i17 %sum_452 to i32

]]></Node>
<StgValue><ssdm name="sum_452_cast"/></StgValue>
</operation>

<operation id="10074" st_id="1361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8656" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.452:7  %Input_addr_456 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_452_cast

]]></Node>
<StgValue><ssdm name="Input_addr_456"/></StgValue>
</operation>

<operation id="10075" st_id="1361" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8657" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.452:8  %Input_load_456 = load i8* %Input_addr_456, align 1

]]></Node>
<StgValue><ssdm name="Input_load_456"/></StgValue>
</operation>
</state>

<state id="1362" st_id="1362">

<operation id="10076" st_id="1362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8649" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.452:0  %Average_2_451 = phi i8 [ %Average_452_cast, %455 ], [ %Input_load_454, %._crit_edge.451 ]

]]></Node>
<StgValue><ssdm name="Average_2_451"/></StgValue>
</operation>

<operation id="10077" st_id="1362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.452:2  %Diff_451 = sub i8 %Input_load_455, %Average_2_451

]]></Node>
<StgValue><ssdm name="Diff_451"/></StgValue>
</operation>

<operation id="10078" st_id="1362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8652" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.452:3  %Output_addr_452 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_451_cast

]]></Node>
<StgValue><ssdm name="Output_addr_452"/></StgValue>
</operation>

<operation id="10079" st_id="1362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8653" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.452:4  store i8 %Diff_451, i8* %Output_addr_452, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10080" st_id="1362" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8657" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.452:8  %Input_load_456 = load i8* %Input_addr_456, align 1

]]></Node>
<StgValue><ssdm name="Input_load_456"/></StgValue>
</operation>

<operation id="10081" st_id="1362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.452:9  br i1 %tmp, label %456, label %._crit_edge.453

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10082" st_id="1362" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227508">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8660" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_452 = load i8* %buffer_addr_453, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_452"/></StgValue>
</operation>
</state>

<state id="1363" st_id="1363">

<operation id="10083" st_id="1363" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8660" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_452 = load i8* %buffer_addr_453, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_452"/></StgValue>
</operation>

<operation id="10084" st_id="1363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8661" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_452_cast = zext i8 %buffer_load_452 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_452_cast"/></StgValue>
</operation>

<operation id="10085" st_id="1363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8662" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_452_cast = zext i8 %Input_load_455 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_452_cast"/></StgValue>
</operation>

<operation id="10086" st_id="1363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8663" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_452 = add i9 %tmp_5_452_cast, %tmp_6_452_cast

]]></Node>
<StgValue><ssdm name="tmp_7_452"/></StgValue>
</operation>

<operation id="10087" st_id="1363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8664" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_453_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_452, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_453_cast"/></StgValue>
</operation>
</state>

<state id="1364" st_id="1364">

<operation id="10088" st_id="1364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227510">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8665" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.453

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10089" st_id="1364" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8668" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.453:1  store i8 %Input_load_455, i8* %buffer_addr_452, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10090" st_id="1364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8672" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.453:5  %sum_453 = add i17 %phi_mul, 454

]]></Node>
<StgValue><ssdm name="sum_453"/></StgValue>
</operation>

<operation id="10091" st_id="1364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8673" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.453:6  %sum_453_cast = zext i17 %sum_453 to i32

]]></Node>
<StgValue><ssdm name="sum_453_cast"/></StgValue>
</operation>

<operation id="10092" st_id="1364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8674" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.453:7  %Input_addr_457 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_453_cast

]]></Node>
<StgValue><ssdm name="Input_addr_457"/></StgValue>
</operation>

<operation id="10093" st_id="1364" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8675" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.453:8  %Input_load_457 = load i8* %Input_addr_457, align 1

]]></Node>
<StgValue><ssdm name="Input_load_457"/></StgValue>
</operation>
</state>

<state id="1365" st_id="1365">

<operation id="10094" st_id="1365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8667" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.453:0  %Average_2_452 = phi i8 [ %Average_453_cast, %456 ], [ %Input_load_455, %._crit_edge.452 ]

]]></Node>
<StgValue><ssdm name="Average_2_452"/></StgValue>
</operation>

<operation id="10095" st_id="1365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.453:2  %Diff_452 = sub i8 %Input_load_456, %Average_2_452

]]></Node>
<StgValue><ssdm name="Diff_452"/></StgValue>
</operation>

<operation id="10096" st_id="1365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8670" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.453:3  %Output_addr_453 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_452_cast

]]></Node>
<StgValue><ssdm name="Output_addr_453"/></StgValue>
</operation>

<operation id="10097" st_id="1365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8671" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.453:4  store i8 %Diff_452, i8* %Output_addr_453, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10098" st_id="1365" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8675" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.453:8  %Input_load_457 = load i8* %Input_addr_457, align 1

]]></Node>
<StgValue><ssdm name="Input_load_457"/></StgValue>
</operation>

<operation id="10099" st_id="1365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.453:9  br i1 %tmp, label %457, label %._crit_edge.454

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10100" st_id="1365" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227513">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8678" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_453 = load i8* %buffer_addr_454, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_453"/></StgValue>
</operation>
</state>

<state id="1366" st_id="1366">

<operation id="10101" st_id="1366" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8678" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_453 = load i8* %buffer_addr_454, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_453"/></StgValue>
</operation>
</state>

<state id="1367" st_id="1367">

<operation id="10102" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8679" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_453_cast = zext i8 %buffer_load_453 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_453_cast"/></StgValue>
</operation>

<operation id="10103" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8680" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_453_cast = zext i8 %Input_load_456 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_453_cast"/></StgValue>
</operation>

<operation id="10104" st_id="1367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_453 = add i9 %tmp_5_453_cast, %tmp_6_453_cast

]]></Node>
<StgValue><ssdm name="tmp_7_453"/></StgValue>
</operation>

<operation id="10105" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8682" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_454_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_453, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_454_cast"/></StgValue>
</operation>

<operation id="10106" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227515">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8683" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.454

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10107" st_id="1367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8686" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.454:1  store i8 %Input_load_456, i8* %buffer_addr_453, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10108" st_id="1367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8690" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.454:5  %sum_454 = add i17 %phi_mul, 455

]]></Node>
<StgValue><ssdm name="sum_454"/></StgValue>
</operation>

<operation id="10109" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8691" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.454:6  %sum_454_cast = zext i17 %sum_454 to i32

]]></Node>
<StgValue><ssdm name="sum_454_cast"/></StgValue>
</operation>

<operation id="10110" st_id="1367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8692" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.454:7  %Input_addr_458 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_454_cast

]]></Node>
<StgValue><ssdm name="Input_addr_458"/></StgValue>
</operation>

<operation id="10111" st_id="1367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8693" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.454:8  %Input_load_458 = load i8* %Input_addr_458, align 1

]]></Node>
<StgValue><ssdm name="Input_load_458"/></StgValue>
</operation>
</state>

<state id="1368" st_id="1368">

<operation id="10112" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8685" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.454:0  %Average_2_453 = phi i8 [ %Average_454_cast, %457 ], [ %Input_load_456, %._crit_edge.453 ]

]]></Node>
<StgValue><ssdm name="Average_2_453"/></StgValue>
</operation>

<operation id="10113" st_id="1368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.454:2  %Diff_453 = sub i8 %Input_load_457, %Average_2_453

]]></Node>
<StgValue><ssdm name="Diff_453"/></StgValue>
</operation>

<operation id="10114" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8688" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.454:3  %Output_addr_454 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_453_cast

]]></Node>
<StgValue><ssdm name="Output_addr_454"/></StgValue>
</operation>

<operation id="10115" st_id="1368" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8689" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.454:4  store i8 %Diff_453, i8* %Output_addr_454, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10116" st_id="1368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8693" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.454:8  %Input_load_458 = load i8* %Input_addr_458, align 1

]]></Node>
<StgValue><ssdm name="Input_load_458"/></StgValue>
</operation>

<operation id="10117" st_id="1368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.454:9  br i1 %tmp, label %458, label %._crit_edge.455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10118" st_id="1368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227518">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8696" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_454 = load i8* %buffer_addr_455, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_454"/></StgValue>
</operation>
</state>

<state id="1369" st_id="1369">

<operation id="10119" st_id="1369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8696" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_454 = load i8* %buffer_addr_455, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_454"/></StgValue>
</operation>
</state>

<state id="1370" st_id="1370">

<operation id="10120" st_id="1370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8697" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_454_cast = zext i8 %buffer_load_454 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_454_cast"/></StgValue>
</operation>

<operation id="10121" st_id="1370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8698" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_454_cast = zext i8 %Input_load_457 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_454_cast"/></StgValue>
</operation>

<operation id="10122" st_id="1370" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8699" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_454 = add i9 %tmp_5_454_cast, %tmp_6_454_cast

]]></Node>
<StgValue><ssdm name="tmp_7_454"/></StgValue>
</operation>

<operation id="10123" st_id="1370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8700" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_455_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_454, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_455_cast"/></StgValue>
</operation>

<operation id="10124" st_id="1370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227520">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8701" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10125" st_id="1370" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8704" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.455:1  store i8 %Input_load_457, i8* %buffer_addr_454, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10126" st_id="1370" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8708" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.455:5  %sum_455 = add i17 %phi_mul, 456

]]></Node>
<StgValue><ssdm name="sum_455"/></StgValue>
</operation>

<operation id="10127" st_id="1370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8709" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.455:6  %sum_455_cast = zext i17 %sum_455 to i32

]]></Node>
<StgValue><ssdm name="sum_455_cast"/></StgValue>
</operation>

<operation id="10128" st_id="1370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8710" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.455:7  %Input_addr_459 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_455_cast

]]></Node>
<StgValue><ssdm name="Input_addr_459"/></StgValue>
</operation>

<operation id="10129" st_id="1370" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8711" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.455:8  %Input_load_459 = load i8* %Input_addr_459, align 1

]]></Node>
<StgValue><ssdm name="Input_load_459"/></StgValue>
</operation>
</state>

<state id="1371" st_id="1371">

<operation id="10130" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8703" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.455:0  %Average_2_454 = phi i8 [ %Average_455_cast, %458 ], [ %Input_load_457, %._crit_edge.454 ]

]]></Node>
<StgValue><ssdm name="Average_2_454"/></StgValue>
</operation>

<operation id="10131" st_id="1371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.455:2  %Diff_454 = sub i8 %Input_load_458, %Average_2_454

]]></Node>
<StgValue><ssdm name="Diff_454"/></StgValue>
</operation>

<operation id="10132" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8706" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.455:3  %Output_addr_455 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_454_cast

]]></Node>
<StgValue><ssdm name="Output_addr_455"/></StgValue>
</operation>

<operation id="10133" st_id="1371" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8707" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.455:4  store i8 %Diff_454, i8* %Output_addr_455, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10134" st_id="1371" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8711" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.455:8  %Input_load_459 = load i8* %Input_addr_459, align 1

]]></Node>
<StgValue><ssdm name="Input_load_459"/></StgValue>
</operation>

<operation id="10135" st_id="1371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.455:9  br i1 %tmp, label %459, label %._crit_edge.456

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10136" st_id="1371" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227523">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8714" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_455 = load i8* %buffer_addr_456, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_455"/></StgValue>
</operation>
</state>

<state id="1372" st_id="1372">

<operation id="10137" st_id="1372" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8714" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_455 = load i8* %buffer_addr_456, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_455"/></StgValue>
</operation>
</state>

<state id="1373" st_id="1373">

<operation id="10138" st_id="1373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8715" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_455_cast = zext i8 %buffer_load_455 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_455_cast"/></StgValue>
</operation>

<operation id="10139" st_id="1373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8716" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_455_cast = zext i8 %Input_load_458 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_455_cast"/></StgValue>
</operation>

<operation id="10140" st_id="1373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8717" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_455 = add i9 %tmp_5_455_cast, %tmp_6_455_cast

]]></Node>
<StgValue><ssdm name="tmp_7_455"/></StgValue>
</operation>

<operation id="10141" st_id="1373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8718" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_456_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_455, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_456_cast"/></StgValue>
</operation>

<operation id="10142" st_id="1373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227525">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8719" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.456

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10143" st_id="1373" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8722" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.456:1  store i8 %Input_load_458, i8* %buffer_addr_455, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10144" st_id="1373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8726" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.456:5  %sum_456 = add i17 %phi_mul, 457

]]></Node>
<StgValue><ssdm name="sum_456"/></StgValue>
</operation>

<operation id="10145" st_id="1373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8727" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.456:6  %sum_456_cast = zext i17 %sum_456 to i32

]]></Node>
<StgValue><ssdm name="sum_456_cast"/></StgValue>
</operation>

<operation id="10146" st_id="1373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8728" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.456:7  %Input_addr_460 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_456_cast

]]></Node>
<StgValue><ssdm name="Input_addr_460"/></StgValue>
</operation>

<operation id="10147" st_id="1373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8729" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.456:8  %Input_load_460 = load i8* %Input_addr_460, align 1

]]></Node>
<StgValue><ssdm name="Input_load_460"/></StgValue>
</operation>
</state>

<state id="1374" st_id="1374">

<operation id="10148" st_id="1374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8721" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.456:0  %Average_2_455 = phi i8 [ %Average_456_cast, %459 ], [ %Input_load_458, %._crit_edge.455 ]

]]></Node>
<StgValue><ssdm name="Average_2_455"/></StgValue>
</operation>

<operation id="10149" st_id="1374" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8723" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.456:2  %Diff_455 = sub i8 %Input_load_459, %Average_2_455

]]></Node>
<StgValue><ssdm name="Diff_455"/></StgValue>
</operation>

<operation id="10150" st_id="1374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8724" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.456:3  %Output_addr_456 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_455_cast

]]></Node>
<StgValue><ssdm name="Output_addr_456"/></StgValue>
</operation>

<operation id="10151" st_id="1374" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8725" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.456:4  store i8 %Diff_455, i8* %Output_addr_456, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10152" st_id="1374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8729" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.456:8  %Input_load_460 = load i8* %Input_addr_460, align 1

]]></Node>
<StgValue><ssdm name="Input_load_460"/></StgValue>
</operation>

<operation id="10153" st_id="1374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.456:9  br i1 %tmp, label %460, label %._crit_edge.457

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10154" st_id="1374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227528">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8732" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_456 = load i8* %buffer_addr_457, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_456"/></StgValue>
</operation>
</state>

<state id="1375" st_id="1375">

<operation id="10155" st_id="1375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8732" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_456 = load i8* %buffer_addr_457, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_456"/></StgValue>
</operation>
</state>

<state id="1376" st_id="1376">

<operation id="10156" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8733" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_456_cast = zext i8 %buffer_load_456 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_456_cast"/></StgValue>
</operation>

<operation id="10157" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8734" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_456_cast = zext i8 %Input_load_459 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_456_cast"/></StgValue>
</operation>

<operation id="10158" st_id="1376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8735" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_456 = add i9 %tmp_5_456_cast, %tmp_6_456_cast

]]></Node>
<StgValue><ssdm name="tmp_7_456"/></StgValue>
</operation>

<operation id="10159" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8736" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_457_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_456, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_457_cast"/></StgValue>
</operation>

<operation id="10160" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227530">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8737" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.457

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10161" st_id="1376" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8740" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.457:1  store i8 %Input_load_459, i8* %buffer_addr_456, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10162" st_id="1376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8744" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.457:5  %sum_457 = add i17 %phi_mul, 458

]]></Node>
<StgValue><ssdm name="sum_457"/></StgValue>
</operation>

<operation id="10163" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8745" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.457:6  %sum_457_cast = zext i17 %sum_457 to i32

]]></Node>
<StgValue><ssdm name="sum_457_cast"/></StgValue>
</operation>

<operation id="10164" st_id="1376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8746" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.457:7  %Input_addr_461 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_457_cast

]]></Node>
<StgValue><ssdm name="Input_addr_461"/></StgValue>
</operation>

<operation id="10165" st_id="1376" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8747" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.457:8  %Input_load_461 = load i8* %Input_addr_461, align 1

]]></Node>
<StgValue><ssdm name="Input_load_461"/></StgValue>
</operation>
</state>

<state id="1377" st_id="1377">

<operation id="10166" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8739" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.457:0  %Average_2_456 = phi i8 [ %Average_457_cast, %460 ], [ %Input_load_459, %._crit_edge.456 ]

]]></Node>
<StgValue><ssdm name="Average_2_456"/></StgValue>
</operation>

<operation id="10167" st_id="1377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.457:2  %Diff_456 = sub i8 %Input_load_460, %Average_2_456

]]></Node>
<StgValue><ssdm name="Diff_456"/></StgValue>
</operation>

<operation id="10168" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8742" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.457:3  %Output_addr_457 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_456_cast

]]></Node>
<StgValue><ssdm name="Output_addr_457"/></StgValue>
</operation>

<operation id="10169" st_id="1377" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8743" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.457:4  store i8 %Diff_456, i8* %Output_addr_457, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10170" st_id="1377" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8747" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.457:8  %Input_load_461 = load i8* %Input_addr_461, align 1

]]></Node>
<StgValue><ssdm name="Input_load_461"/></StgValue>
</operation>

<operation id="10171" st_id="1377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8748" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.457:9  br i1 %tmp, label %461, label %._crit_edge.458

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10172" st_id="1377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227533">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8750" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_457 = load i8* %buffer_addr_458, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_457"/></StgValue>
</operation>
</state>

<state id="1378" st_id="1378">

<operation id="10173" st_id="1378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8750" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_457 = load i8* %buffer_addr_458, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_457"/></StgValue>
</operation>
</state>

<state id="1379" st_id="1379">

<operation id="10174" st_id="1379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8751" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_457_cast = zext i8 %buffer_load_457 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_457_cast"/></StgValue>
</operation>

<operation id="10175" st_id="1379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8752" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_457_cast = zext i8 %Input_load_460 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_457_cast"/></StgValue>
</operation>

<operation id="10176" st_id="1379" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8753" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_457 = add i9 %tmp_5_457_cast, %tmp_6_457_cast

]]></Node>
<StgValue><ssdm name="tmp_7_457"/></StgValue>
</operation>

<operation id="10177" st_id="1379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8754" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_458_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_457, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_458_cast"/></StgValue>
</operation>

<operation id="10178" st_id="1379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227535">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8755" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.458

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10179" st_id="1379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8758" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.458:1  store i8 %Input_load_460, i8* %buffer_addr_457, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10180" st_id="1379" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8762" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.458:5  %sum_458 = add i17 %phi_mul, 459

]]></Node>
<StgValue><ssdm name="sum_458"/></StgValue>
</operation>

<operation id="10181" st_id="1379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8763" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.458:6  %sum_458_cast = zext i17 %sum_458 to i32

]]></Node>
<StgValue><ssdm name="sum_458_cast"/></StgValue>
</operation>

<operation id="10182" st_id="1379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8764" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.458:7  %Input_addr_462 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_458_cast

]]></Node>
<StgValue><ssdm name="Input_addr_462"/></StgValue>
</operation>

<operation id="10183" st_id="1379" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8765" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.458:8  %Input_load_462 = load i8* %Input_addr_462, align 1

]]></Node>
<StgValue><ssdm name="Input_load_462"/></StgValue>
</operation>
</state>

<state id="1380" st_id="1380">

<operation id="10184" st_id="1380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8757" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.458:0  %Average_2_457 = phi i8 [ %Average_458_cast, %461 ], [ %Input_load_460, %._crit_edge.457 ]

]]></Node>
<StgValue><ssdm name="Average_2_457"/></StgValue>
</operation>

<operation id="10185" st_id="1380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.458:2  %Diff_457 = sub i8 %Input_load_461, %Average_2_457

]]></Node>
<StgValue><ssdm name="Diff_457"/></StgValue>
</operation>

<operation id="10186" st_id="1380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8760" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.458:3  %Output_addr_458 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_457_cast

]]></Node>
<StgValue><ssdm name="Output_addr_458"/></StgValue>
</operation>

<operation id="10187" st_id="1380" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8761" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.458:4  store i8 %Diff_457, i8* %Output_addr_458, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10188" st_id="1380" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8765" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.458:8  %Input_load_462 = load i8* %Input_addr_462, align 1

]]></Node>
<StgValue><ssdm name="Input_load_462"/></StgValue>
</operation>

<operation id="10189" st_id="1380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.458:9  br i1 %tmp, label %462, label %._crit_edge.459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10190" st_id="1380" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227538">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8768" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_458 = load i8* %buffer_addr_459, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_458"/></StgValue>
</operation>
</state>

<state id="1381" st_id="1381">

<operation id="10191" st_id="1381" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8768" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_458 = load i8* %buffer_addr_459, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_458"/></StgValue>
</operation>
</state>

<state id="1382" st_id="1382">

<operation id="10192" st_id="1382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8769" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_458_cast = zext i8 %buffer_load_458 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_458_cast"/></StgValue>
</operation>

<operation id="10193" st_id="1382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8770" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_458_cast = zext i8 %Input_load_461 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_458_cast"/></StgValue>
</operation>

<operation id="10194" st_id="1382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8771" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_458 = add i9 %tmp_5_458_cast, %tmp_6_458_cast

]]></Node>
<StgValue><ssdm name="tmp_7_458"/></StgValue>
</operation>

<operation id="10195" st_id="1382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8772" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_459_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_458, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_459_cast"/></StgValue>
</operation>

<operation id="10196" st_id="1382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227540">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8773" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10197" st_id="1382" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8776" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.459:1  store i8 %Input_load_461, i8* %buffer_addr_458, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10198" st_id="1382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8780" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.459:5  %sum_459 = add i17 %phi_mul, 460

]]></Node>
<StgValue><ssdm name="sum_459"/></StgValue>
</operation>

<operation id="10199" st_id="1382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8781" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.459:6  %sum_459_cast = zext i17 %sum_459 to i32

]]></Node>
<StgValue><ssdm name="sum_459_cast"/></StgValue>
</operation>

<operation id="10200" st_id="1382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8782" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.459:7  %Input_addr_463 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_459_cast

]]></Node>
<StgValue><ssdm name="Input_addr_463"/></StgValue>
</operation>

<operation id="10201" st_id="1382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8783" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.459:8  %Input_load_463 = load i8* %Input_addr_463, align 1

]]></Node>
<StgValue><ssdm name="Input_load_463"/></StgValue>
</operation>
</state>

<state id="1383" st_id="1383">

<operation id="10202" st_id="1383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8775" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.459:0  %Average_2_458 = phi i8 [ %Average_459_cast, %462 ], [ %Input_load_461, %._crit_edge.458 ]

]]></Node>
<StgValue><ssdm name="Average_2_458"/></StgValue>
</operation>

<operation id="10203" st_id="1383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8777" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.459:2  %Diff_458 = sub i8 %Input_load_462, %Average_2_458

]]></Node>
<StgValue><ssdm name="Diff_458"/></StgValue>
</operation>

<operation id="10204" st_id="1383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8778" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.459:3  %Output_addr_459 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_458_cast

]]></Node>
<StgValue><ssdm name="Output_addr_459"/></StgValue>
</operation>

<operation id="10205" st_id="1383" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8779" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.459:4  store i8 %Diff_458, i8* %Output_addr_459, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10206" st_id="1383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8783" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.459:8  %Input_load_463 = load i8* %Input_addr_463, align 1

]]></Node>
<StgValue><ssdm name="Input_load_463"/></StgValue>
</operation>

<operation id="10207" st_id="1383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.459:9  br i1 %tmp, label %463, label %._crit_edge.460

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10208" st_id="1383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227543">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8786" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_459 = load i8* %buffer_addr_460, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_459"/></StgValue>
</operation>
</state>

<state id="1384" st_id="1384">

<operation id="10209" st_id="1384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8786" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_459 = load i8* %buffer_addr_460, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_459"/></StgValue>
</operation>

<operation id="10210" st_id="1384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8787" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_459_cast = zext i8 %buffer_load_459 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_459_cast"/></StgValue>
</operation>

<operation id="10211" st_id="1384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8788" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_459_cast = zext i8 %Input_load_462 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_459_cast"/></StgValue>
</operation>

<operation id="10212" st_id="1384" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8789" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_459 = add i9 %tmp_5_459_cast, %tmp_6_459_cast

]]></Node>
<StgValue><ssdm name="tmp_7_459"/></StgValue>
</operation>

<operation id="10213" st_id="1384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8790" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_460_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_459, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_460_cast"/></StgValue>
</operation>
</state>

<state id="1385" st_id="1385">

<operation id="10214" st_id="1385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227545">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8791" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.460

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10215" st_id="1385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8794" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.460:1  store i8 %Input_load_462, i8* %buffer_addr_459, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10216" st_id="1385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8798" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.460:5  %sum_460 = add i17 %phi_mul, 461

]]></Node>
<StgValue><ssdm name="sum_460"/></StgValue>
</operation>

<operation id="10217" st_id="1385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8799" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.460:6  %sum_460_cast = zext i17 %sum_460 to i32

]]></Node>
<StgValue><ssdm name="sum_460_cast"/></StgValue>
</operation>

<operation id="10218" st_id="1385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8800" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.460:7  %Input_addr_464 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_460_cast

]]></Node>
<StgValue><ssdm name="Input_addr_464"/></StgValue>
</operation>

<operation id="10219" st_id="1385" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8801" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.460:8  %Input_load_464 = load i8* %Input_addr_464, align 1

]]></Node>
<StgValue><ssdm name="Input_load_464"/></StgValue>
</operation>
</state>

<state id="1386" st_id="1386">

<operation id="10220" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8793" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.460:0  %Average_2_459 = phi i8 [ %Average_460_cast, %463 ], [ %Input_load_462, %._crit_edge.459 ]

]]></Node>
<StgValue><ssdm name="Average_2_459"/></StgValue>
</operation>

<operation id="10221" st_id="1386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8795" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.460:2  %Diff_459 = sub i8 %Input_load_463, %Average_2_459

]]></Node>
<StgValue><ssdm name="Diff_459"/></StgValue>
</operation>

<operation id="10222" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8796" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.460:3  %Output_addr_460 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_459_cast

]]></Node>
<StgValue><ssdm name="Output_addr_460"/></StgValue>
</operation>

<operation id="10223" st_id="1386" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8797" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.460:4  store i8 %Diff_459, i8* %Output_addr_460, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10224" st_id="1386" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8801" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.460:8  %Input_load_464 = load i8* %Input_addr_464, align 1

]]></Node>
<StgValue><ssdm name="Input_load_464"/></StgValue>
</operation>

<operation id="10225" st_id="1386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.460:9  br i1 %tmp, label %464, label %._crit_edge.461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10226" st_id="1386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227548">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8804" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_460 = load i8* %buffer_addr_461, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_460"/></StgValue>
</operation>
</state>

<state id="1387" st_id="1387">

<operation id="10227" st_id="1387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8804" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_460 = load i8* %buffer_addr_461, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_460"/></StgValue>
</operation>
</state>

<state id="1388" st_id="1388">

<operation id="10228" st_id="1388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8805" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_460_cast = zext i8 %buffer_load_460 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_460_cast"/></StgValue>
</operation>

<operation id="10229" st_id="1388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8806" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_460_cast = zext i8 %Input_load_463 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_460_cast"/></StgValue>
</operation>

<operation id="10230" st_id="1388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_460 = add i9 %tmp_5_460_cast, %tmp_6_460_cast

]]></Node>
<StgValue><ssdm name="tmp_7_460"/></StgValue>
</operation>

<operation id="10231" st_id="1388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8808" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_461_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_460, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_461_cast"/></StgValue>
</operation>

<operation id="10232" st_id="1388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227550">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8809" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.461

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10233" st_id="1388" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8812" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.461:1  store i8 %Input_load_463, i8* %buffer_addr_460, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10234" st_id="1388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8816" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.461:5  %sum_461 = add i17 %phi_mul, 462

]]></Node>
<StgValue><ssdm name="sum_461"/></StgValue>
</operation>

<operation id="10235" st_id="1388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8817" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.461:6  %sum_461_cast = zext i17 %sum_461 to i32

]]></Node>
<StgValue><ssdm name="sum_461_cast"/></StgValue>
</operation>

<operation id="10236" st_id="1388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8818" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.461:7  %Input_addr_465 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_461_cast

]]></Node>
<StgValue><ssdm name="Input_addr_465"/></StgValue>
</operation>

<operation id="10237" st_id="1388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8819" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.461:8  %Input_load_465 = load i8* %Input_addr_465, align 1

]]></Node>
<StgValue><ssdm name="Input_load_465"/></StgValue>
</operation>
</state>

<state id="1389" st_id="1389">

<operation id="10238" st_id="1389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8811" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.461:0  %Average_2_460 = phi i8 [ %Average_461_cast, %464 ], [ %Input_load_463, %._crit_edge.460 ]

]]></Node>
<StgValue><ssdm name="Average_2_460"/></StgValue>
</operation>

<operation id="10239" st_id="1389" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8813" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.461:2  %Diff_460 = sub i8 %Input_load_464, %Average_2_460

]]></Node>
<StgValue><ssdm name="Diff_460"/></StgValue>
</operation>

<operation id="10240" st_id="1389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8814" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.461:3  %Output_addr_461 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_460_cast

]]></Node>
<StgValue><ssdm name="Output_addr_461"/></StgValue>
</operation>

<operation id="10241" st_id="1389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8815" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.461:4  store i8 %Diff_460, i8* %Output_addr_461, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10242" st_id="1389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8819" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.461:8  %Input_load_465 = load i8* %Input_addr_465, align 1

]]></Node>
<StgValue><ssdm name="Input_load_465"/></StgValue>
</operation>

<operation id="10243" st_id="1389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.461:9  br i1 %tmp, label %465, label %._crit_edge.462

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10244" st_id="1389" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227553">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8822" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_461 = load i8* %buffer_addr_462, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_461"/></StgValue>
</operation>
</state>

<state id="1390" st_id="1390">

<operation id="10245" st_id="1390" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8822" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_461 = load i8* %buffer_addr_462, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_461"/></StgValue>
</operation>
</state>

<state id="1391" st_id="1391">

<operation id="10246" st_id="1391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8823" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_461_cast = zext i8 %buffer_load_461 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_461_cast"/></StgValue>
</operation>

<operation id="10247" st_id="1391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8824" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_461_cast = zext i8 %Input_load_464 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_461_cast"/></StgValue>
</operation>

<operation id="10248" st_id="1391" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8825" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_461 = add i9 %tmp_5_461_cast, %tmp_6_461_cast

]]></Node>
<StgValue><ssdm name="tmp_7_461"/></StgValue>
</operation>

<operation id="10249" st_id="1391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8826" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_462_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_461, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_462_cast"/></StgValue>
</operation>

<operation id="10250" st_id="1391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227555">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8827" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.462

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10251" st_id="1391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8830" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.462:1  store i8 %Input_load_464, i8* %buffer_addr_461, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10252" st_id="1391" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8834" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.462:5  %sum_462 = add i17 %phi_mul, 463

]]></Node>
<StgValue><ssdm name="sum_462"/></StgValue>
</operation>

<operation id="10253" st_id="1391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8835" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.462:6  %sum_462_cast = zext i17 %sum_462 to i32

]]></Node>
<StgValue><ssdm name="sum_462_cast"/></StgValue>
</operation>

<operation id="10254" st_id="1391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8836" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.462:7  %Input_addr_466 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_462_cast

]]></Node>
<StgValue><ssdm name="Input_addr_466"/></StgValue>
</operation>

<operation id="10255" st_id="1391" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8837" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.462:8  %Input_load_466 = load i8* %Input_addr_466, align 1

]]></Node>
<StgValue><ssdm name="Input_load_466"/></StgValue>
</operation>
</state>

<state id="1392" st_id="1392">

<operation id="10256" st_id="1392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8829" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.462:0  %Average_2_461 = phi i8 [ %Average_462_cast, %465 ], [ %Input_load_464, %._crit_edge.461 ]

]]></Node>
<StgValue><ssdm name="Average_2_461"/></StgValue>
</operation>

<operation id="10257" st_id="1392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8831" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.462:2  %Diff_461 = sub i8 %Input_load_465, %Average_2_461

]]></Node>
<StgValue><ssdm name="Diff_461"/></StgValue>
</operation>

<operation id="10258" st_id="1392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8832" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.462:3  %Output_addr_462 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_461_cast

]]></Node>
<StgValue><ssdm name="Output_addr_462"/></StgValue>
</operation>

<operation id="10259" st_id="1392" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8833" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.462:4  store i8 %Diff_461, i8* %Output_addr_462, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10260" st_id="1392" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8837" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.462:8  %Input_load_466 = load i8* %Input_addr_466, align 1

]]></Node>
<StgValue><ssdm name="Input_load_466"/></StgValue>
</operation>

<operation id="10261" st_id="1392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.462:9  br i1 %tmp, label %466, label %._crit_edge.463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10262" st_id="1392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227558">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8840" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_462 = load i8* %buffer_addr_463, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_462"/></StgValue>
</operation>
</state>

<state id="1393" st_id="1393">

<operation id="10263" st_id="1393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8840" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_462 = load i8* %buffer_addr_463, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_462"/></StgValue>
</operation>
</state>

<state id="1394" st_id="1394">

<operation id="10264" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8841" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_462_cast = zext i8 %buffer_load_462 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_462_cast"/></StgValue>
</operation>

<operation id="10265" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8842" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_462_cast = zext i8 %Input_load_465 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_462_cast"/></StgValue>
</operation>

<operation id="10266" st_id="1394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8843" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_462 = add i9 %tmp_5_462_cast, %tmp_6_462_cast

]]></Node>
<StgValue><ssdm name="tmp_7_462"/></StgValue>
</operation>

<operation id="10267" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8844" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_463_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_462, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_463_cast"/></StgValue>
</operation>

<operation id="10268" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227560">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8845" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10269" st_id="1394" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8848" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.463:1  store i8 %Input_load_465, i8* %buffer_addr_462, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10270" st_id="1394" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8852" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.463:5  %sum_463 = add i17 %phi_mul, 464

]]></Node>
<StgValue><ssdm name="sum_463"/></StgValue>
</operation>

<operation id="10271" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8853" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.463:6  %sum_463_cast = zext i17 %sum_463 to i32

]]></Node>
<StgValue><ssdm name="sum_463_cast"/></StgValue>
</operation>

<operation id="10272" st_id="1394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8854" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.463:7  %Input_addr_467 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_463_cast

]]></Node>
<StgValue><ssdm name="Input_addr_467"/></StgValue>
</operation>

<operation id="10273" st_id="1394" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8855" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.463:8  %Input_load_467 = load i8* %Input_addr_467, align 1

]]></Node>
<StgValue><ssdm name="Input_load_467"/></StgValue>
</operation>
</state>

<state id="1395" st_id="1395">

<operation id="10274" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8847" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.463:0  %Average_2_462 = phi i8 [ %Average_463_cast, %466 ], [ %Input_load_465, %._crit_edge.462 ]

]]></Node>
<StgValue><ssdm name="Average_2_462"/></StgValue>
</operation>

<operation id="10275" st_id="1395" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8849" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.463:2  %Diff_462 = sub i8 %Input_load_466, %Average_2_462

]]></Node>
<StgValue><ssdm name="Diff_462"/></StgValue>
</operation>

<operation id="10276" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8850" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.463:3  %Output_addr_463 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_462_cast

]]></Node>
<StgValue><ssdm name="Output_addr_463"/></StgValue>
</operation>

<operation id="10277" st_id="1395" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8851" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.463:4  store i8 %Diff_462, i8* %Output_addr_463, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10278" st_id="1395" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8855" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.463:8  %Input_load_467 = load i8* %Input_addr_467, align 1

]]></Node>
<StgValue><ssdm name="Input_load_467"/></StgValue>
</operation>

<operation id="10279" st_id="1395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.463:9  br i1 %tmp, label %467, label %._crit_edge.464

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10280" st_id="1395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227563">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8858" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_463 = load i8* %buffer_addr_464, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_463"/></StgValue>
</operation>
</state>

<state id="1396" st_id="1396">

<operation id="10281" st_id="1396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8858" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_463 = load i8* %buffer_addr_464, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_463"/></StgValue>
</operation>
</state>

<state id="1397" st_id="1397">

<operation id="10282" st_id="1397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8859" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_463_cast = zext i8 %buffer_load_463 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_463_cast"/></StgValue>
</operation>

<operation id="10283" st_id="1397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8860" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_463_cast = zext i8 %Input_load_466 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_463_cast"/></StgValue>
</operation>

<operation id="10284" st_id="1397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8861" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_463 = add i9 %tmp_5_463_cast, %tmp_6_463_cast

]]></Node>
<StgValue><ssdm name="tmp_7_463"/></StgValue>
</operation>

<operation id="10285" st_id="1397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8862" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_464_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_463, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_464_cast"/></StgValue>
</operation>

<operation id="10286" st_id="1397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227565">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8863" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.464

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10287" st_id="1397" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8866" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.464:1  store i8 %Input_load_466, i8* %buffer_addr_463, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10288" st_id="1397" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8870" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.464:5  %sum_464 = add i17 %phi_mul, 465

]]></Node>
<StgValue><ssdm name="sum_464"/></StgValue>
</operation>

<operation id="10289" st_id="1397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8871" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.464:6  %sum_464_cast = zext i17 %sum_464 to i32

]]></Node>
<StgValue><ssdm name="sum_464_cast"/></StgValue>
</operation>

<operation id="10290" st_id="1397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8872" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.464:7  %Input_addr_468 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_464_cast

]]></Node>
<StgValue><ssdm name="Input_addr_468"/></StgValue>
</operation>

<operation id="10291" st_id="1397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8873" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.464:8  %Input_load_468 = load i8* %Input_addr_468, align 1

]]></Node>
<StgValue><ssdm name="Input_load_468"/></StgValue>
</operation>
</state>

<state id="1398" st_id="1398">

<operation id="10292" st_id="1398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8865" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.464:0  %Average_2_463 = phi i8 [ %Average_464_cast, %467 ], [ %Input_load_466, %._crit_edge.463 ]

]]></Node>
<StgValue><ssdm name="Average_2_463"/></StgValue>
</operation>

<operation id="10293" st_id="1398" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.464:2  %Diff_463 = sub i8 %Input_load_467, %Average_2_463

]]></Node>
<StgValue><ssdm name="Diff_463"/></StgValue>
</operation>

<operation id="10294" st_id="1398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8868" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.464:3  %Output_addr_464 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_463_cast

]]></Node>
<StgValue><ssdm name="Output_addr_464"/></StgValue>
</operation>

<operation id="10295" st_id="1398" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8869" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.464:4  store i8 %Diff_463, i8* %Output_addr_464, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10296" st_id="1398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8873" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.464:8  %Input_load_468 = load i8* %Input_addr_468, align 1

]]></Node>
<StgValue><ssdm name="Input_load_468"/></StgValue>
</operation>

<operation id="10297" st_id="1398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.464:9  br i1 %tmp, label %468, label %._crit_edge.465

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10298" st_id="1398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227568">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8876" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_464 = load i8* %buffer_addr_465, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_464"/></StgValue>
</operation>
</state>

<state id="1399" st_id="1399">

<operation id="10299" st_id="1399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8876" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_464 = load i8* %buffer_addr_465, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_464"/></StgValue>
</operation>
</state>

<state id="1400" st_id="1400">

<operation id="10300" st_id="1400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8877" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_464_cast = zext i8 %buffer_load_464 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_464_cast"/></StgValue>
</operation>

<operation id="10301" st_id="1400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8878" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_464_cast = zext i8 %Input_load_467 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_464_cast"/></StgValue>
</operation>

<operation id="10302" st_id="1400" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8879" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_464 = add i9 %tmp_5_464_cast, %tmp_6_464_cast

]]></Node>
<StgValue><ssdm name="tmp_7_464"/></StgValue>
</operation>

<operation id="10303" st_id="1400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8880" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_465_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_464, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_465_cast"/></StgValue>
</operation>

<operation id="10304" st_id="1400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227570">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8881" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.465

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10305" st_id="1400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8884" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.465:1  store i8 %Input_load_467, i8* %buffer_addr_464, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10306" st_id="1400" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8888" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.465:5  %sum_465 = add i17 %phi_mul, 466

]]></Node>
<StgValue><ssdm name="sum_465"/></StgValue>
</operation>

<operation id="10307" st_id="1400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8889" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.465:6  %sum_465_cast = zext i17 %sum_465 to i32

]]></Node>
<StgValue><ssdm name="sum_465_cast"/></StgValue>
</operation>

<operation id="10308" st_id="1400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8890" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.465:7  %Input_addr_469 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_465_cast

]]></Node>
<StgValue><ssdm name="Input_addr_469"/></StgValue>
</operation>

<operation id="10309" st_id="1400" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8891" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.465:8  %Input_load_469 = load i8* %Input_addr_469, align 1

]]></Node>
<StgValue><ssdm name="Input_load_469"/></StgValue>
</operation>
</state>

<state id="1401" st_id="1401">

<operation id="10310" st_id="1401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8883" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.465:0  %Average_2_464 = phi i8 [ %Average_465_cast, %468 ], [ %Input_load_467, %._crit_edge.464 ]

]]></Node>
<StgValue><ssdm name="Average_2_464"/></StgValue>
</operation>

<operation id="10311" st_id="1401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8885" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.465:2  %Diff_464 = sub i8 %Input_load_468, %Average_2_464

]]></Node>
<StgValue><ssdm name="Diff_464"/></StgValue>
</operation>

<operation id="10312" st_id="1401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8886" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.465:3  %Output_addr_465 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_464_cast

]]></Node>
<StgValue><ssdm name="Output_addr_465"/></StgValue>
</operation>

<operation id="10313" st_id="1401" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8887" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.465:4  store i8 %Diff_464, i8* %Output_addr_465, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10314" st_id="1401" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8891" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.465:8  %Input_load_469 = load i8* %Input_addr_469, align 1

]]></Node>
<StgValue><ssdm name="Input_load_469"/></StgValue>
</operation>

<operation id="10315" st_id="1401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8892" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.465:9  br i1 %tmp, label %469, label %._crit_edge.466

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10316" st_id="1401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227573">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8894" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_465 = load i8* %buffer_addr_466, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_465"/></StgValue>
</operation>
</state>

<state id="1402" st_id="1402">

<operation id="10317" st_id="1402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8894" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_465 = load i8* %buffer_addr_466, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_465"/></StgValue>
</operation>
</state>

<state id="1403" st_id="1403">

<operation id="10318" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8895" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_465_cast = zext i8 %buffer_load_465 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_465_cast"/></StgValue>
</operation>

<operation id="10319" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8896" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_465_cast = zext i8 %Input_load_468 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_465_cast"/></StgValue>
</operation>

<operation id="10320" st_id="1403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8897" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_465 = add i9 %tmp_5_465_cast, %tmp_6_465_cast

]]></Node>
<StgValue><ssdm name="tmp_7_465"/></StgValue>
</operation>

<operation id="10321" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8898" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_466_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_465, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_466_cast"/></StgValue>
</operation>

<operation id="10322" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227575">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8899" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.466

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10323" st_id="1403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8902" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.466:1  store i8 %Input_load_468, i8* %buffer_addr_465, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10324" st_id="1403" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8906" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.466:5  %sum_466 = add i17 %phi_mul, 467

]]></Node>
<StgValue><ssdm name="sum_466"/></StgValue>
</operation>

<operation id="10325" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8907" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.466:6  %sum_466_cast = zext i17 %sum_466 to i32

]]></Node>
<StgValue><ssdm name="sum_466_cast"/></StgValue>
</operation>

<operation id="10326" st_id="1403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8908" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.466:7  %Input_addr_470 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_466_cast

]]></Node>
<StgValue><ssdm name="Input_addr_470"/></StgValue>
</operation>

<operation id="10327" st_id="1403" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8909" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.466:8  %Input_load_470 = load i8* %Input_addr_470, align 1

]]></Node>
<StgValue><ssdm name="Input_load_470"/></StgValue>
</operation>
</state>

<state id="1404" st_id="1404">

<operation id="10328" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8901" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.466:0  %Average_2_465 = phi i8 [ %Average_466_cast, %469 ], [ %Input_load_468, %._crit_edge.465 ]

]]></Node>
<StgValue><ssdm name="Average_2_465"/></StgValue>
</operation>

<operation id="10329" st_id="1404" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.466:2  %Diff_465 = sub i8 %Input_load_469, %Average_2_465

]]></Node>
<StgValue><ssdm name="Diff_465"/></StgValue>
</operation>

<operation id="10330" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8904" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.466:3  %Output_addr_466 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_465_cast

]]></Node>
<StgValue><ssdm name="Output_addr_466"/></StgValue>
</operation>

<operation id="10331" st_id="1404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8905" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.466:4  store i8 %Diff_465, i8* %Output_addr_466, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10332" st_id="1404" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8909" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.466:8  %Input_load_470 = load i8* %Input_addr_470, align 1

]]></Node>
<StgValue><ssdm name="Input_load_470"/></StgValue>
</operation>

<operation id="10333" st_id="1404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.466:9  br i1 %tmp, label %470, label %._crit_edge.467

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10334" st_id="1404" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227578">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8912" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_466 = load i8* %buffer_addr_467, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_466"/></StgValue>
</operation>
</state>

<state id="1405" st_id="1405">

<operation id="10335" st_id="1405" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8912" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_466 = load i8* %buffer_addr_467, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_466"/></StgValue>
</operation>
</state>

<state id="1406" st_id="1406">

<operation id="10336" st_id="1406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8913" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_466_cast = zext i8 %buffer_load_466 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_466_cast"/></StgValue>
</operation>

<operation id="10337" st_id="1406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8914" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_466_cast = zext i8 %Input_load_469 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_466_cast"/></StgValue>
</operation>

<operation id="10338" st_id="1406" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_466 = add i9 %tmp_5_466_cast, %tmp_6_466_cast

]]></Node>
<StgValue><ssdm name="tmp_7_466"/></StgValue>
</operation>

<operation id="10339" st_id="1406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8916" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_467_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_466, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_467_cast"/></StgValue>
</operation>

<operation id="10340" st_id="1406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227580">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8917" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.467

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10341" st_id="1406" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8920" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.467:1  store i8 %Input_load_469, i8* %buffer_addr_466, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10342" st_id="1406" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8924" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.467:5  %sum_467 = add i17 %phi_mul, 468

]]></Node>
<StgValue><ssdm name="sum_467"/></StgValue>
</operation>

<operation id="10343" st_id="1406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8925" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.467:6  %sum_467_cast = zext i17 %sum_467 to i32

]]></Node>
<StgValue><ssdm name="sum_467_cast"/></StgValue>
</operation>

<operation id="10344" st_id="1406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8926" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.467:7  %Input_addr_471 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_467_cast

]]></Node>
<StgValue><ssdm name="Input_addr_471"/></StgValue>
</operation>

<operation id="10345" st_id="1406" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8927" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.467:8  %Input_load_471 = load i8* %Input_addr_471, align 1

]]></Node>
<StgValue><ssdm name="Input_load_471"/></StgValue>
</operation>
</state>

<state id="1407" st_id="1407">

<operation id="10346" st_id="1407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8919" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.467:0  %Average_2_466 = phi i8 [ %Average_467_cast, %470 ], [ %Input_load_469, %._crit_edge.466 ]

]]></Node>
<StgValue><ssdm name="Average_2_466"/></StgValue>
</operation>

<operation id="10347" st_id="1407" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8921" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.467:2  %Diff_466 = sub i8 %Input_load_470, %Average_2_466

]]></Node>
<StgValue><ssdm name="Diff_466"/></StgValue>
</operation>

<operation id="10348" st_id="1407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8922" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.467:3  %Output_addr_467 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_466_cast

]]></Node>
<StgValue><ssdm name="Output_addr_467"/></StgValue>
</operation>

<operation id="10349" st_id="1407" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8923" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.467:4  store i8 %Diff_466, i8* %Output_addr_467, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10350" st_id="1407" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8927" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.467:8  %Input_load_471 = load i8* %Input_addr_471, align 1

]]></Node>
<StgValue><ssdm name="Input_load_471"/></StgValue>
</operation>

<operation id="10351" st_id="1407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.467:9  br i1 %tmp, label %471, label %._crit_edge.468

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10352" st_id="1407" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227583">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8930" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_467 = load i8* %buffer_addr_468, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_467"/></StgValue>
</operation>
</state>

<state id="1408" st_id="1408">

<operation id="10353" st_id="1408" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8930" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_467 = load i8* %buffer_addr_468, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_467"/></StgValue>
</operation>
</state>

<state id="1409" st_id="1409">

<operation id="10354" st_id="1409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8931" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_467_cast = zext i8 %buffer_load_467 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_467_cast"/></StgValue>
</operation>

<operation id="10355" st_id="1409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8932" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_467_cast = zext i8 %Input_load_470 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_467_cast"/></StgValue>
</operation>

<operation id="10356" st_id="1409" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8933" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_467 = add i9 %tmp_5_467_cast, %tmp_6_467_cast

]]></Node>
<StgValue><ssdm name="tmp_7_467"/></StgValue>
</operation>

<operation id="10357" st_id="1409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8934" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_468_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_467, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_468_cast"/></StgValue>
</operation>

<operation id="10358" st_id="1409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227585">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8935" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.468

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10359" st_id="1409" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8938" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.468:1  store i8 %Input_load_470, i8* %buffer_addr_467, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10360" st_id="1409" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8942" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.468:5  %sum_468 = add i17 %phi_mul, 469

]]></Node>
<StgValue><ssdm name="sum_468"/></StgValue>
</operation>

<operation id="10361" st_id="1409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8943" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.468:6  %sum_468_cast = zext i17 %sum_468 to i32

]]></Node>
<StgValue><ssdm name="sum_468_cast"/></StgValue>
</operation>

<operation id="10362" st_id="1409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8944" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.468:7  %Input_addr_472 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_468_cast

]]></Node>
<StgValue><ssdm name="Input_addr_472"/></StgValue>
</operation>

<operation id="10363" st_id="1409" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8945" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.468:8  %Input_load_472 = load i8* %Input_addr_472, align 1

]]></Node>
<StgValue><ssdm name="Input_load_472"/></StgValue>
</operation>
</state>

<state id="1410" st_id="1410">

<operation id="10364" st_id="1410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8937" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.468:0  %Average_2_467 = phi i8 [ %Average_468_cast, %471 ], [ %Input_load_470, %._crit_edge.467 ]

]]></Node>
<StgValue><ssdm name="Average_2_467"/></StgValue>
</operation>

<operation id="10365" st_id="1410" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.468:2  %Diff_467 = sub i8 %Input_load_471, %Average_2_467

]]></Node>
<StgValue><ssdm name="Diff_467"/></StgValue>
</operation>

<operation id="10366" st_id="1410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8940" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.468:3  %Output_addr_468 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_467_cast

]]></Node>
<StgValue><ssdm name="Output_addr_468"/></StgValue>
</operation>

<operation id="10367" st_id="1410" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8941" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.468:4  store i8 %Diff_467, i8* %Output_addr_468, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10368" st_id="1410" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8945" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.468:8  %Input_load_472 = load i8* %Input_addr_472, align 1

]]></Node>
<StgValue><ssdm name="Input_load_472"/></StgValue>
</operation>

<operation id="10369" st_id="1410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.468:9  br i1 %tmp, label %472, label %._crit_edge.469

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10370" st_id="1410" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227588">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8948" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_468 = load i8* %buffer_addr_469, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_468"/></StgValue>
</operation>
</state>

<state id="1411" st_id="1411">

<operation id="10371" st_id="1411" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8948" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_468 = load i8* %buffer_addr_469, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_468"/></StgValue>
</operation>
</state>

<state id="1412" st_id="1412">

<operation id="10372" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8949" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_468_cast = zext i8 %buffer_load_468 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_468_cast"/></StgValue>
</operation>

<operation id="10373" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8950" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_468_cast = zext i8 %Input_load_471 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_468_cast"/></StgValue>
</operation>

<operation id="10374" st_id="1412" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8951" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_468 = add i9 %tmp_5_468_cast, %tmp_6_468_cast

]]></Node>
<StgValue><ssdm name="tmp_7_468"/></StgValue>
</operation>

<operation id="10375" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8952" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_469_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_468, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_469_cast"/></StgValue>
</operation>

<operation id="10376" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227590">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8953" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.469

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10377" st_id="1412" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8956" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.469:1  store i8 %Input_load_471, i8* %buffer_addr_468, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10378" st_id="1412" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8960" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.469:5  %sum_469 = add i17 %phi_mul, 470

]]></Node>
<StgValue><ssdm name="sum_469"/></StgValue>
</operation>

<operation id="10379" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8961" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.469:6  %sum_469_cast = zext i17 %sum_469 to i32

]]></Node>
<StgValue><ssdm name="sum_469_cast"/></StgValue>
</operation>

<operation id="10380" st_id="1412" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8962" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.469:7  %Input_addr_473 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_469_cast

]]></Node>
<StgValue><ssdm name="Input_addr_473"/></StgValue>
</operation>

<operation id="10381" st_id="1412" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8963" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.469:8  %Input_load_473 = load i8* %Input_addr_473, align 1

]]></Node>
<StgValue><ssdm name="Input_load_473"/></StgValue>
</operation>
</state>

<state id="1413" st_id="1413">

<operation id="10382" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8955" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.469:0  %Average_2_468 = phi i8 [ %Average_469_cast, %472 ], [ %Input_load_471, %._crit_edge.468 ]

]]></Node>
<StgValue><ssdm name="Average_2_468"/></StgValue>
</operation>

<operation id="10383" st_id="1413" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8957" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.469:2  %Diff_468 = sub i8 %Input_load_472, %Average_2_468

]]></Node>
<StgValue><ssdm name="Diff_468"/></StgValue>
</operation>

<operation id="10384" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8958" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.469:3  %Output_addr_469 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_468_cast

]]></Node>
<StgValue><ssdm name="Output_addr_469"/></StgValue>
</operation>

<operation id="10385" st_id="1413" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8959" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.469:4  store i8 %Diff_468, i8* %Output_addr_469, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10386" st_id="1413" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8963" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.469:8  %Input_load_473 = load i8* %Input_addr_473, align 1

]]></Node>
<StgValue><ssdm name="Input_load_473"/></StgValue>
</operation>

<operation id="10387" st_id="1413" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.469:9  br i1 %tmp, label %473, label %._crit_edge.470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10388" st_id="1413" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227593">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8966" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_469 = load i8* %buffer_addr_470, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_469"/></StgValue>
</operation>
</state>

<state id="1414" st_id="1414">

<operation id="10389" st_id="1414" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8966" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_469 = load i8* %buffer_addr_470, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_469"/></StgValue>
</operation>
</state>

<state id="1415" st_id="1415">

<operation id="10390" st_id="1415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8967" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_469_cast = zext i8 %buffer_load_469 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_469_cast"/></StgValue>
</operation>

<operation id="10391" st_id="1415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8968" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_469_cast = zext i8 %Input_load_472 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_469_cast"/></StgValue>
</operation>

<operation id="10392" st_id="1415" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8969" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_469 = add i9 %tmp_5_469_cast, %tmp_6_469_cast

]]></Node>
<StgValue><ssdm name="tmp_7_469"/></StgValue>
</operation>

<operation id="10393" st_id="1415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8970" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_470_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_469, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_470_cast"/></StgValue>
</operation>

<operation id="10394" st_id="1415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227595">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8971" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10395" st_id="1415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8974" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.470:1  store i8 %Input_load_472, i8* %buffer_addr_469, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10396" st_id="1415" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8978" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.470:5  %sum_470 = add i17 %phi_mul, 471

]]></Node>
<StgValue><ssdm name="sum_470"/></StgValue>
</operation>

<operation id="10397" st_id="1415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8979" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.470:6  %sum_470_cast = zext i17 %sum_470 to i32

]]></Node>
<StgValue><ssdm name="sum_470_cast"/></StgValue>
</operation>

<operation id="10398" st_id="1415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8980" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.470:7  %Input_addr_474 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_470_cast

]]></Node>
<StgValue><ssdm name="Input_addr_474"/></StgValue>
</operation>

<operation id="10399" st_id="1415" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8981" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.470:8  %Input_load_474 = load i8* %Input_addr_474, align 1

]]></Node>
<StgValue><ssdm name="Input_load_474"/></StgValue>
</operation>
</state>

<state id="1416" st_id="1416">

<operation id="10400" st_id="1416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8973" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.470:0  %Average_2_469 = phi i8 [ %Average_470_cast, %473 ], [ %Input_load_472, %._crit_edge.469 ]

]]></Node>
<StgValue><ssdm name="Average_2_469"/></StgValue>
</operation>

<operation id="10401" st_id="1416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8975" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.470:2  %Diff_469 = sub i8 %Input_load_473, %Average_2_469

]]></Node>
<StgValue><ssdm name="Diff_469"/></StgValue>
</operation>

<operation id="10402" st_id="1416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8976" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.470:3  %Output_addr_470 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_469_cast

]]></Node>
<StgValue><ssdm name="Output_addr_470"/></StgValue>
</operation>

<operation id="10403" st_id="1416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8977" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.470:4  store i8 %Diff_469, i8* %Output_addr_470, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10404" st_id="1416" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8981" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.470:8  %Input_load_474 = load i8* %Input_addr_474, align 1

]]></Node>
<StgValue><ssdm name="Input_load_474"/></StgValue>
</operation>

<operation id="10405" st_id="1416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.470:9  br i1 %tmp, label %474, label %._crit_edge.471

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10406" st_id="1416" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227598">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8984" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_470 = load i8* %buffer_addr_471, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_470"/></StgValue>
</operation>
</state>

<state id="1417" st_id="1417">

<operation id="10407" st_id="1417" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8984" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_470 = load i8* %buffer_addr_471, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_470"/></StgValue>
</operation>
</state>

<state id="1418" st_id="1418">

<operation id="10408" st_id="1418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8985" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_470_cast = zext i8 %buffer_load_470 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_470_cast"/></StgValue>
</operation>

<operation id="10409" st_id="1418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8986" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_470_cast = zext i8 %Input_load_473 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_470_cast"/></StgValue>
</operation>

<operation id="10410" st_id="1418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8987" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_470 = add i9 %tmp_5_470_cast, %tmp_6_470_cast

]]></Node>
<StgValue><ssdm name="tmp_7_470"/></StgValue>
</operation>

<operation id="10411" st_id="1418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8988" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_471_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_470, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_471_cast"/></StgValue>
</operation>

<operation id="10412" st_id="1418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227600">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8989" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.471

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10413" st_id="1418" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8992" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.471:1  store i8 %Input_load_473, i8* %buffer_addr_470, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10414" st_id="1418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8996" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.471:5  %sum_471 = add i17 %phi_mul, 472

]]></Node>
<StgValue><ssdm name="sum_471"/></StgValue>
</operation>

<operation id="10415" st_id="1418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8997" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.471:6  %sum_471_cast = zext i17 %sum_471 to i32

]]></Node>
<StgValue><ssdm name="sum_471_cast"/></StgValue>
</operation>

<operation id="10416" st_id="1418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8998" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.471:7  %Input_addr_475 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_471_cast

]]></Node>
<StgValue><ssdm name="Input_addr_475"/></StgValue>
</operation>

<operation id="10417" st_id="1418" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8999" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.471:8  %Input_load_475 = load i8* %Input_addr_475, align 1

]]></Node>
<StgValue><ssdm name="Input_load_475"/></StgValue>
</operation>
</state>

<state id="1419" st_id="1419">

<operation id="10418" st_id="1419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8991" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.471:0  %Average_2_470 = phi i8 [ %Average_471_cast, %474 ], [ %Input_load_473, %._crit_edge.470 ]

]]></Node>
<StgValue><ssdm name="Average_2_470"/></StgValue>
</operation>

<operation id="10419" st_id="1419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.471:2  %Diff_470 = sub i8 %Input_load_474, %Average_2_470

]]></Node>
<StgValue><ssdm name="Diff_470"/></StgValue>
</operation>

<operation id="10420" st_id="1419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8994" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.471:3  %Output_addr_471 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_470_cast

]]></Node>
<StgValue><ssdm name="Output_addr_471"/></StgValue>
</operation>

<operation id="10421" st_id="1419" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8995" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.471:4  store i8 %Diff_470, i8* %Output_addr_471, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10422" st_id="1419" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8999" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.471:8  %Input_load_475 = load i8* %Input_addr_475, align 1

]]></Node>
<StgValue><ssdm name="Input_load_475"/></StgValue>
</operation>

<operation id="10423" st_id="1419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.471:9  br i1 %tmp, label %475, label %._crit_edge.472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10424" st_id="1419" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227603">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9002" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_471 = load i8* %buffer_addr_472, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_471"/></StgValue>
</operation>
</state>

<state id="1420" st_id="1420">

<operation id="10425" st_id="1420" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9002" bw="8" op_0_bw="9">
<![CDATA[
:0  %buffer_load_471 = load i8* %buffer_addr_472, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_471"/></StgValue>
</operation>
</state>

<state id="1421" st_id="1421">

<operation id="10426" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9003" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_5_471_cast = zext i8 %buffer_load_471 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_471_cast"/></StgValue>
</operation>

<operation id="10427" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9004" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_6_471_cast = zext i8 %Input_load_474 to i9

]]></Node>
<StgValue><ssdm name="tmp_6_471_cast"/></StgValue>
</operation>

<operation id="10428" st_id="1421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9005" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_7_471 = add i9 %tmp_5_471_cast, %tmp_6_471_cast

]]></Node>
<StgValue><ssdm name="tmp_7_471"/></StgValue>
</operation>

<operation id="10429" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9006" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %Average_472_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %tmp_7_471, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="Average_472_cast"/></StgValue>
</operation>

<operation id="10430" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227605">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9007" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.472

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10431" st_id="1421" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9010" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.472:1  store i8 %Input_load_474, i8* %buffer_addr_471, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10432" st_id="1421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9014" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.472:5  %sum_472 = add i17 %phi_mul, 473

]]></Node>
<StgValue><ssdm name="sum_472"/></StgValue>
</operation>

<operation id="10433" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9015" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.472:6  %sum_472_cast = zext i17 %sum_472 to i32

]]></Node>
<StgValue><ssdm name="sum_472_cast"/></StgValue>
</operation>

<operation id="10434" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9016" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.472:7  %Input_addr_476 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_472_cast

]]></Node>
<StgValue><ssdm name="Input_addr_476"/></StgValue>
</operation>

<operation id="10435" st_id="1421" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9017" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.472:8  %Input_load_476 = load i8* %Input_addr_476, align 1

]]></Node>
<StgValue><ssdm name="Input_load_476"/></StgValue>
</operation>

<operation id="10436" st_id="1421" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9019" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.472:10  store i8 %Input_load_475, i8* %buffer_addr_472, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="1422" st_id="1422">

<operation id="10437" st_id="1422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9009" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.472:0  %Average_2_471 = phi i8 [ %Average_472_cast, %475 ], [ %Input_load_474, %._crit_edge.471 ]

]]></Node>
<StgValue><ssdm name="Average_2_471"/></StgValue>
</operation>

<operation id="10438" st_id="1422" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.472:2  %Diff_471 = sub i8 %Input_load_475, %Average_2_471

]]></Node>
<StgValue><ssdm name="Diff_471"/></StgValue>
</operation>

<operation id="10439" st_id="1422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9012" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.472:3  %Output_addr_472 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_471_cast

]]></Node>
<StgValue><ssdm name="Output_addr_472"/></StgValue>
</operation>

<operation id="10440" st_id="1422" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9013" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.472:4  store i8 %Diff_471, i8* %Output_addr_472, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10441" st_id="1422" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9017" bw="8" op_0_bw="19">
<![CDATA[
._crit_edge.472:8  %Input_load_476 = load i8* %Input_addr_476, align 1

]]></Node>
<StgValue><ssdm name="Input_load_476"/></StgValue>
</operation>

<operation id="10442" st_id="1422" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9018" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.472:9  %p_Input_load_s = select i1 %tmp, i8 0, i8 %Input_load_475

]]></Node>
<StgValue><ssdm name="p_Input_load_s"/></StgValue>
</operation>

<operation id="10443" st_id="1422" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.472:11  %Diff_472 = sub i8 %Input_load_476, %p_Input_load_s

]]></Node>
<StgValue><ssdm name="Diff_472"/></StgValue>
</operation>
</state>

<state id="1423" st_id="1423">

<operation id="10444" st_id="1423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9021" bw="17" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.472:12  %Output_addr_473 = getelementptr [125136 x i8]* %Output_r, i32 0, i32 %sum_472_cast

]]></Node>
<StgValue><ssdm name="Output_addr_473"/></StgValue>
</operation>

<operation id="10445" st_id="1423" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9022" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
._crit_edge.472:13  store i8 %Diff_472, i8* %Output_addr_473, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10446" st_id="1423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.472:14  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="10447" st_id="1423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9024" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.472:15  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
