#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020007962cd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020007962e60 .scope module, "track_view_tb" "track_view_tb" 3 4;
 .timescale -9 -12;
v0000020007b04220_0 .var "clk_in", 0 0;
v0000020007b04680_0 .var "hcount_in", 10 0;
v0000020007b040e0_0 .var "opponent_x", 10 0;
v0000020007b03a00_0 .var "opponent_y", 10 0;
v0000020007b02880_0 .net "pixel_out", 11 0, v0000020007b022e0_0;  1 drivers
v0000020007b03aa0_0 .var "player_x", 10 0;
v0000020007b02d80_0 .var "player_y", 10 0;
v0000020007b026a0_0 .var "rst_in", 0 0;
v0000020007b03be0_0 .var "vcount_in", 9 0;
S_000002000793a590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 47, 3 47 0, S_0000020007962e60;
 .timescale -9 -12;
v0000020007a516b0_0 .var/2s "i", 31 0;
S_000002000793a720 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 48, 3 48 0, S_000002000793a590;
 .timescale -9 -12;
v0000020007a51250_0 .var/2s "j", 31 0;
S_0000020007902ae0 .scope module, "uut" "track_view" 3 18, 4 6 0, S_0000020007962e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "hcount_in";
    .port_info 3 /INPUT 10 "vcount_in";
    .port_info 4 /INPUT 11 "player_x";
    .port_info 5 /INPUT 11 "player_y";
    .port_info 6 /INPUT 11 "opponent_x";
    .port_info 7 /INPUT 11 "opponent_y";
    .port_info 8 /OUTPUT 12 "pixel_out";
L_00000200079ecfb0 .functor AND 1, L_0000020007b51130, L_0000020007b519f0, C4<1>, C4<1>;
L_00000200079ec840 .functor AND 1, L_0000020007b527b0, L_0000020007b51810, C4<1>, C4<1>;
L_00000200079ecdf0 .functor AND 1, L_00000200079ecfb0, L_00000200079ec840, C4<1>, C4<1>;
L_00000200079ec8b0 .functor AND 1, L_0000020007b51e50, L_0000020007b4ee30, C4<1>, C4<1>;
L_00000200079ec450 .functor AND 1, L_0000020007b50690, L_0000020007b50050, C4<1>, C4<1>;
L_00000200079ec920 .functor AND 1, L_00000200079ec8b0, L_00000200079ec450, C4<1>, C4<1>;
v0000020007b013e0_0 .net *"_ivl_1", 4 0, L_0000020007b033c0;  1 drivers
L_0000020007b06cb8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020007b017a0_0 .net/2u *"_ivl_100", 31 0, L_0000020007b06cb8;  1 drivers
v0000020007b01840_0 .net *"_ivl_102", 31 0, L_0000020007b52710;  1 drivers
v0000020007b00800_0 .net *"_ivl_105", 8 0, L_0000020007b51590;  1 drivers
v0000020007b00940_0 .net *"_ivl_106", 31 0, L_0000020007b52350;  1 drivers
L_0000020007b06d00 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b00b20_0 .net *"_ivl_109", 22 0, L_0000020007b06d00;  1 drivers
v0000020007afe5a0_0 .net *"_ivl_11", 4 0, L_0000020007b03280;  1 drivers
v0000020007afdec0_0 .net *"_ivl_110", 0 0, L_0000020007b527b0;  1 drivers
v0000020007afef00_0 .net *"_ivl_113", 8 0, L_0000020007b52530;  1 drivers
v0000020007afe000_0 .net *"_ivl_114", 31 0, L_0000020007b51db0;  1 drivers
L_0000020007b06d48 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afffe0_0 .net *"_ivl_117", 22 0, L_0000020007b06d48;  1 drivers
L_0000020007b06d90 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000020007afe320_0 .net/2u *"_ivl_118", 31 0, L_0000020007b06d90;  1 drivers
L_0000020007b06910 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000020007aff220_0 .net/2u *"_ivl_12", 4 0, L_0000020007b06910;  1 drivers
v0000020007afefa0_0 .net *"_ivl_120", 31 0, L_0000020007b51630;  1 drivers
v0000020007b00440_0 .net *"_ivl_122", 31 0, L_0000020007b51770;  1 drivers
L_0000020007b06dd8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007aff040_0 .net *"_ivl_125", 21 0, L_0000020007b06dd8;  1 drivers
v0000020007aff2c0_0 .net *"_ivl_126", 0 0, L_0000020007b51810;  1 drivers
v0000020007aff360_0 .net *"_ivl_129", 0 0, L_00000200079ec840;  1 drivers
v0000020007aff400_0 .net *"_ivl_132", 31 0, L_0000020007b518b0;  1 drivers
L_0000020007b06e20 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afeaa0_0 .net *"_ivl_135", 20 0, L_0000020007b06e20;  1 drivers
L_0000020007b06e68 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020007b00080_0 .net/2u *"_ivl_136", 31 0, L_0000020007b06e68;  1 drivers
v0000020007afdd80_0 .net *"_ivl_138", 31 0, L_0000020007b51c70;  1 drivers
v0000020007b00260_0 .net *"_ivl_14", 4 0, L_0000020007b04360;  1 drivers
v0000020007afee60_0 .net *"_ivl_141", 8 0, L_0000020007b52030;  1 drivers
v0000020007aff5e0_0 .net *"_ivl_142", 31 0, L_0000020007b51d10;  1 drivers
L_0000020007b06eb0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afe780_0 .net *"_ivl_145", 22 0, L_0000020007b06eb0;  1 drivers
v0000020007affd60_0 .net *"_ivl_146", 0 0, L_0000020007b51e50;  1 drivers
v0000020007afebe0_0 .net *"_ivl_149", 8 0, L_0000020007b51ef0;  1 drivers
v0000020007afeb40_0 .net *"_ivl_150", 31 0, L_0000020007b520d0;  1 drivers
L_0000020007b06ef8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afdce0_0 .net *"_ivl_153", 22 0, L_0000020007b06ef8;  1 drivers
L_0000020007b06f40 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000020007b00120_0 .net/2u *"_ivl_154", 31 0, L_0000020007b06f40;  1 drivers
v0000020007afe6e0_0 .net *"_ivl_156", 31 0, L_0000020007b52170;  1 drivers
v0000020007aff0e0_0 .net *"_ivl_158", 31 0, L_0000020007b4ed90;  1 drivers
L_0000020007b06f88 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afe0a0_0 .net *"_ivl_161", 20 0, L_0000020007b06f88;  1 drivers
v0000020007b001c0_0 .net *"_ivl_162", 0 0, L_0000020007b4ee30;  1 drivers
v0000020007afe640_0 .net *"_ivl_165", 0 0, L_00000200079ec8b0;  1 drivers
v0000020007aff180_0 .net *"_ivl_166", 31 0, L_0000020007b4ffb0;  1 drivers
L_0000020007b06fd0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007aff9a0_0 .net *"_ivl_169", 21 0, L_0000020007b06fd0;  1 drivers
v0000020007b00300_0 .net *"_ivl_17", 4 0, L_0000020007b044a0;  1 drivers
L_0000020007b07018 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020007b003a0_0 .net/2u *"_ivl_170", 31 0, L_0000020007b07018;  1 drivers
v0000020007aff4a0_0 .net *"_ivl_172", 31 0, L_0000020007b50410;  1 drivers
v0000020007aff680_0 .net *"_ivl_175", 8 0, L_0000020007b4f1f0;  1 drivers
v0000020007afdf60_0 .net *"_ivl_176", 31 0, L_0000020007b4f330;  1 drivers
L_0000020007b07060 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afe3c0_0 .net *"_ivl_179", 22 0, L_0000020007b07060;  1 drivers
v0000020007afe140_0 .net *"_ivl_18", 4 0, L_0000020007b03c80;  1 drivers
v0000020007aff540_0 .net *"_ivl_180", 0 0, L_0000020007b50690;  1 drivers
v0000020007afea00_0 .net *"_ivl_183", 8 0, L_0000020007b50c30;  1 drivers
v0000020007afe1e0_0 .net *"_ivl_184", 31 0, L_0000020007b4ef70;  1 drivers
L_0000020007b070a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afec80_0 .net *"_ivl_187", 22 0, L_0000020007b070a8;  1 drivers
L_0000020007b070f0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000020007aff720_0 .net/2u *"_ivl_188", 31 0, L_0000020007b070f0;  1 drivers
v0000020007affe00_0 .net *"_ivl_190", 31 0, L_0000020007b50eb0;  1 drivers
v0000020007afe460_0 .net *"_ivl_192", 31 0, L_0000020007b4fc90;  1 drivers
L_0000020007b07138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afde20_0 .net *"_ivl_195", 21 0, L_0000020007b07138;  1 drivers
v0000020007afe280_0 .net *"_ivl_196", 0 0, L_0000020007b50050;  1 drivers
v0000020007afe500_0 .net *"_ivl_199", 0 0, L_00000200079ec450;  1 drivers
L_0000020007b068c8 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000020007affa40_0 .net/2u *"_ivl_2", 4 0, L_0000020007b068c8;  1 drivers
v0000020007afe820_0 .net *"_ivl_203", 3 0, L_0000020007b50190;  1 drivers
v0000020007affea0_0 .net *"_ivl_205", 3 0, L_0000020007b4f3d0;  1 drivers
v0000020007afed20_0 .net *"_ivl_217", 3 0, L_0000020007b4fdd0;  1 drivers
v0000020007afe960_0 .net *"_ivl_219", 3 0, L_0000020007b504b0;  1 drivers
v0000020007afedc0_0 .net *"_ivl_23", 4 0, L_0000020007b03320;  1 drivers
L_0000020007b06958 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000020007afe8c0_0 .net/2u *"_ivl_24", 4 0, L_0000020007b06958;  1 drivers
v0000020007aff7c0_0 .net *"_ivl_246", 31 0, L_0000020007b4fd30;  1 drivers
L_0000020007b07570 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007aff860_0 .net *"_ivl_249", 27 0, L_0000020007b07570;  1 drivers
L_0000020007b075b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007aff900_0 .net/2u *"_ivl_250", 31 0, L_0000020007b075b8;  1 drivers
v0000020007affae0_0 .net *"_ivl_26", 4 0, L_0000020007b04540;  1 drivers
v0000020007affb80_0 .net *"_ivl_274", 31 0, L_0000020007b4fe70;  1 drivers
L_0000020007b077f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007affc20_0 .net *"_ivl_277", 27 0, L_0000020007b077f8;  1 drivers
L_0000020007b07840 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020007affcc0_0 .net/2u *"_ivl_278", 31 0, L_0000020007b07840;  1 drivers
v0000020007afff40_0 .net *"_ivl_29", 4 0, L_0000020007b045e0;  1 drivers
v0000020007b05080_0 .net *"_ivl_30", 4 0, L_0000020007b02100;  1 drivers
v0000020007b054e0_0 .net *"_ivl_302", 31 0, L_0000020007b4eed0;  1 drivers
L_0000020007b07a80 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b04c20_0 .net *"_ivl_305", 27 0, L_0000020007b07a80;  1 drivers
L_0000020007b07ac8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000020007b04ea0_0 .net/2u *"_ivl_306", 31 0, L_0000020007b07ac8;  1 drivers
v0000020007b04900_0 .net *"_ivl_33", 4 0, L_0000020007b02380;  1 drivers
v0000020007b05120_0 .net *"_ivl_330", 31 0, L_0000020007b51090;  1 drivers
L_0000020007b07d08 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b059e0_0 .net *"_ivl_333", 27 0, L_0000020007b07d08;  1 drivers
L_0000020007b07d50 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020007b05580_0 .net/2u *"_ivl_334", 31 0, L_0000020007b07d50;  1 drivers
L_0000020007b069a0 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000020007b04f40_0 .net/2u *"_ivl_34", 4 0, L_0000020007b069a0;  1 drivers
v0000020007b05620_0 .net *"_ivl_358", 31 0, L_0000020007b50230;  1 drivers
v0000020007b04cc0_0 .net *"_ivl_36", 4 0, L_0000020007b02420;  1 drivers
L_0000020007b07f90 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b04b80_0 .net *"_ivl_361", 27 0, L_0000020007b07f90;  1 drivers
L_0000020007b07fd8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020007b051c0_0 .net/2u *"_ivl_362", 31 0, L_0000020007b07fd8;  1 drivers
v0000020007b04d60_0 .net *"_ivl_386", 31 0, L_0000020007b4f650;  1 drivers
L_0000020007b08218 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b056c0_0 .net *"_ivl_389", 27 0, L_0000020007b08218;  1 drivers
v0000020007b05260_0 .net *"_ivl_39", 4 0, L_0000020007b52670;  1 drivers
L_0000020007b08260 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000020007b05ee0_0 .net/2u *"_ivl_390", 31 0, L_0000020007b08260;  1 drivers
v0000020007b04e00_0 .net *"_ivl_4", 4 0, L_0000020007b042c0;  1 drivers
v0000020007b05f80_0 .net *"_ivl_40", 4 0, L_0000020007b51270;  1 drivers
v0000020007b05300_0 .net *"_ivl_414", 31 0, L_0000020007b500f0;  1 drivers
L_0000020007b084a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b05b20_0 .net *"_ivl_417", 27 0, L_0000020007b084a0;  1 drivers
L_0000020007b084e8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0000020007b053a0_0 .net/2u *"_ivl_418", 31 0, L_0000020007b084e8;  1 drivers
v0000020007b05da0_0 .net *"_ivl_442", 31 0, L_0000020007b50ff0;  1 drivers
L_0000020007b08728 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b05bc0_0 .net *"_ivl_445", 27 0, L_0000020007b08728;  1 drivers
L_0000020007b08770 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020007b049a0_0 .net/2u *"_ivl_446", 31 0, L_0000020007b08770;  1 drivers
v0000020007b05a80_0 .net *"_ivl_45", 4 0, L_0000020007b52490;  1 drivers
v0000020007b05440_0 .net *"_ivl_46", 9 0, L_0000020007b51b30;  1 drivers
L_0000020007b069e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020007b04a40_0 .net *"_ivl_49", 4 0, L_0000020007b069e8;  1 drivers
o0000020007a8e528 .functor BUFZ 72, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020007b04fe0_0 name=_ivl_499
v0000020007b05760_0 .net *"_ivl_51", 4 0, L_0000020007b511d0;  1 drivers
v0000020007b05e40_0 .net *"_ivl_52", 9 0, L_0000020007b51310;  1 drivers
L_0000020007b06a30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020007b05800_0 .net *"_ivl_55", 4 0, L_0000020007b06a30;  1 drivers
L_0000020007b06a78 .functor BUFT 1, C4<0000100000>, C4<0>, C4<0>, C4<0>;
v0000020007b05c60_0 .net/2u *"_ivl_56", 9 0, L_0000020007b06a78;  1 drivers
v0000020007b058a0_0 .net *"_ivl_59", 9 0, L_0000020007b525d0;  1 drivers
v0000020007b05940_0 .net *"_ivl_62", 31 0, L_0000020007b514f0;  1 drivers
L_0000020007b06ac0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b05d00_0 .net *"_ivl_65", 20 0, L_0000020007b06ac0;  1 drivers
L_0000020007b06b08 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020007b04ae0_0 .net/2u *"_ivl_66", 31 0, L_0000020007b06b08;  1 drivers
v0000020007b02c40_0 .net *"_ivl_68", 31 0, L_0000020007b523f0;  1 drivers
v0000020007b03500_0 .net *"_ivl_7", 4 0, L_0000020007b031e0;  1 drivers
v0000020007b03d20_0 .net *"_ivl_71", 8 0, L_0000020007b513b0;  1 drivers
v0000020007b03640_0 .net *"_ivl_72", 31 0, L_0000020007b516d0;  1 drivers
L_0000020007b06b50 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b03000_0 .net *"_ivl_75", 22 0, L_0000020007b06b50;  1 drivers
v0000020007b03460_0 .net *"_ivl_76", 0 0, L_0000020007b51130;  1 drivers
v0000020007b02560_0 .net *"_ivl_79", 8 0, L_0000020007b51f90;  1 drivers
v0000020007b02740_0 .net *"_ivl_8", 4 0, L_0000020007b02920;  1 drivers
v0000020007b02600_0 .net *"_ivl_80", 31 0, L_0000020007b51a90;  1 drivers
L_0000020007b06b98 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b036e0_0 .net *"_ivl_83", 22 0, L_0000020007b06b98;  1 drivers
L_0000020007b06be0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000020007b027e0_0 .net/2u *"_ivl_84", 31 0, L_0000020007b06be0;  1 drivers
v0000020007b02f60_0 .net *"_ivl_86", 31 0, L_0000020007b51950;  1 drivers
v0000020007b02a60_0 .net *"_ivl_88", 31 0, L_0000020007b51bd0;  1 drivers
L_0000020007b06c28 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b030a0_0 .net *"_ivl_91", 20 0, L_0000020007b06c28;  1 drivers
v0000020007b02ec0_0 .net *"_ivl_92", 0 0, L_0000020007b519f0;  1 drivers
v0000020007b021a0_0 .net *"_ivl_95", 0 0, L_00000200079ecfb0;  1 drivers
v0000020007b047c0_0 .net *"_ivl_96", 31 0, L_0000020007b51450;  1 drivers
L_0000020007b06c70 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007b029c0_0 .net *"_ivl_99", 21 0, L_0000020007b06c70;  1 drivers
v0000020007b04040_0 .net "clk_in", 0 0, v0000020007b04220_0;  1 drivers
v0000020007b03780_0 .net "hcount_in", 10 0, v0000020007b04680_0;  1 drivers
v0000020007b02b00_0 .net "in_opponent", 0 0, L_00000200079ec920;  1 drivers
v0000020007b02ce0_0 .var "in_opponent_pipe", 3 0;
v0000020007b038c0_0 .net "in_player", 0 0, L_00000200079ecdf0;  1 drivers
v0000020007b03960_0 .var "in_player_pipe", 3 0;
v0000020007b03dc0_0 .net "obstacle_type", 3 0, v0000020007b01660_0;  1 drivers
v0000020007b02ba0_0 .var "obstacle_type_pipe", 7 0;
v0000020007b03140_0 .net "opponent_addr", 9 0, L_0000020007b52210;  1 drivers
v0000020007b03e60_0 .net "opponent_x", 10 0, v0000020007b040e0_0;  1 drivers
v0000020007b024c0_0 .net "opponent_y", 10 0, v0000020007b03a00_0;  1 drivers
v0000020007b03b40_0 .net "output_color", 191 0, L_0000020007b4f8d0;  1 drivers
v0000020007b04180_0 .net "palette_addr", 79 0, L_0000020007b50af0;  1 drivers
v0000020007b022e0_0 .var "pixel_out", 11 0;
v0000020007b03820_0 .net "player_addr", 9 0, L_0000020007b04720;  1 drivers
v0000020007b02e20_0 .net "player_x", 10 0, v0000020007b03aa0_0;  1 drivers
v0000020007b04860_0 .net "player_y", 10 0, v0000020007b02d80_0;  1 drivers
v0000020007b03f00_0 .net "rst_in", 0 0, v0000020007b026a0_0;  1 drivers
v0000020007b02240_0 .net "sprite_addr", 9 0, L_0000020007b522b0;  1 drivers
v0000020007b04400_0 .net "sprite_type", 3 0, v0000020007b01ac0_0;  1 drivers
v0000020007b035a0_0 .var "sprite_type_pipe", 7 0;
v0000020007b03fa0_0 .net "vcount_in", 9 0, v0000020007b03be0_0;  1 drivers
L_0000020007b033c0 .part v0000020007b03be0_0, 0, 5;
L_0000020007b042c0 .arith/sum 5, L_0000020007b033c0, L_0000020007b068c8;
L_0000020007b031e0 .part v0000020007b02d80_0, 2, 5;
L_0000020007b02920 .arith/sub 5, L_0000020007b042c0, L_0000020007b031e0;
L_0000020007b03280 .part v0000020007b04680_0, 0, 5;
L_0000020007b04360 .arith/sum 5, L_0000020007b03280, L_0000020007b06910;
L_0000020007b044a0 .part v0000020007b03aa0_0, 2, 5;
L_0000020007b03c80 .arith/sub 5, L_0000020007b04360, L_0000020007b044a0;
L_0000020007b04720 .concat [ 5 5 0 0], L_0000020007b03c80, L_0000020007b02920;
L_0000020007b03320 .part v0000020007b03be0_0, 0, 5;
L_0000020007b04540 .arith/sum 5, L_0000020007b03320, L_0000020007b06958;
L_0000020007b045e0 .part v0000020007b03a00_0, 2, 5;
L_0000020007b02100 .arith/sub 5, L_0000020007b04540, L_0000020007b045e0;
L_0000020007b02380 .part v0000020007b04680_0, 0, 5;
L_0000020007b02420 .arith/sum 5, L_0000020007b02380, L_0000020007b069a0;
L_0000020007b52670 .part v0000020007b040e0_0, 2, 5;
L_0000020007b51270 .arith/sub 5, L_0000020007b02420, L_0000020007b52670;
L_0000020007b52210 .concat [ 5 5 0 0], L_0000020007b51270, L_0000020007b02100;
L_0000020007b52490 .part v0000020007b04680_0, 0, 5;
L_0000020007b51b30 .concat [ 5 5 0 0], L_0000020007b52490, L_0000020007b069e8;
L_0000020007b511d0 .part v0000020007b03be0_0, 0, 5;
L_0000020007b51310 .concat [ 5 5 0 0], L_0000020007b511d0, L_0000020007b06a30;
L_0000020007b525d0 .arith/mult 10, L_0000020007b51310, L_0000020007b06a78;
L_0000020007b522b0 .arith/sum 10, L_0000020007b51b30, L_0000020007b525d0;
L_0000020007b514f0 .concat [ 11 21 0 0], v0000020007b04680_0, L_0000020007b06ac0;
L_0000020007b523f0 .arith/sum 32, L_0000020007b514f0, L_0000020007b06b08;
L_0000020007b513b0 .part v0000020007b03aa0_0, 2, 9;
L_0000020007b516d0 .concat [ 9 23 0 0], L_0000020007b513b0, L_0000020007b06b50;
L_0000020007b51130 .cmp/ge 32, L_0000020007b523f0, L_0000020007b516d0;
L_0000020007b51f90 .part v0000020007b03aa0_0, 2, 9;
L_0000020007b51a90 .concat [ 9 23 0 0], L_0000020007b51f90, L_0000020007b06b98;
L_0000020007b51950 .arith/sum 32, L_0000020007b51a90, L_0000020007b06be0;
L_0000020007b51bd0 .concat [ 11 21 0 0], v0000020007b04680_0, L_0000020007b06c28;
L_0000020007b519f0 .cmp/ge 32, L_0000020007b51950, L_0000020007b51bd0;
L_0000020007b51450 .concat [ 10 22 0 0], v0000020007b03be0_0, L_0000020007b06c70;
L_0000020007b52710 .arith/sum 32, L_0000020007b51450, L_0000020007b06cb8;
L_0000020007b51590 .part v0000020007b02d80_0, 2, 9;
L_0000020007b52350 .concat [ 9 23 0 0], L_0000020007b51590, L_0000020007b06d00;
L_0000020007b527b0 .cmp/ge 32, L_0000020007b52710, L_0000020007b52350;
L_0000020007b52530 .part v0000020007b02d80_0, 2, 9;
L_0000020007b51db0 .concat [ 9 23 0 0], L_0000020007b52530, L_0000020007b06d48;
L_0000020007b51630 .arith/sum 32, L_0000020007b51db0, L_0000020007b06d90;
L_0000020007b51770 .concat [ 10 22 0 0], v0000020007b03be0_0, L_0000020007b06dd8;
L_0000020007b51810 .cmp/ge 32, L_0000020007b51630, L_0000020007b51770;
L_0000020007b518b0 .concat [ 11 21 0 0], v0000020007b04680_0, L_0000020007b06e20;
L_0000020007b51c70 .arith/sum 32, L_0000020007b518b0, L_0000020007b06e68;
L_0000020007b52030 .part v0000020007b040e0_0, 2, 9;
L_0000020007b51d10 .concat [ 9 23 0 0], L_0000020007b52030, L_0000020007b06eb0;
L_0000020007b51e50 .cmp/ge 32, L_0000020007b51c70, L_0000020007b51d10;
L_0000020007b51ef0 .part v0000020007b040e0_0, 2, 9;
L_0000020007b520d0 .concat [ 9 23 0 0], L_0000020007b51ef0, L_0000020007b06ef8;
L_0000020007b52170 .arith/sum 32, L_0000020007b520d0, L_0000020007b06f40;
L_0000020007b4ed90 .concat [ 11 21 0 0], v0000020007b04680_0, L_0000020007b06f88;
L_0000020007b4ee30 .cmp/ge 32, L_0000020007b52170, L_0000020007b4ed90;
L_0000020007b4ffb0 .concat [ 10 22 0 0], v0000020007b03be0_0, L_0000020007b06fd0;
L_0000020007b50410 .arith/sum 32, L_0000020007b4ffb0, L_0000020007b07018;
L_0000020007b4f1f0 .part v0000020007b03a00_0, 2, 9;
L_0000020007b4f330 .concat [ 9 23 0 0], L_0000020007b4f1f0, L_0000020007b07060;
L_0000020007b50690 .cmp/ge 32, L_0000020007b50410, L_0000020007b4f330;
L_0000020007b50c30 .part v0000020007b03a00_0, 2, 9;
L_0000020007b4ef70 .concat [ 9 23 0 0], L_0000020007b50c30, L_0000020007b070a8;
L_0000020007b50eb0 .arith/sum 32, L_0000020007b4ef70, L_0000020007b070f0;
L_0000020007b4fc90 .concat [ 10 22 0 0], v0000020007b03be0_0, L_0000020007b07138;
L_0000020007b50050 .cmp/ge 32, L_0000020007b50eb0, L_0000020007b4fc90;
L_0000020007b50190 .part v0000020007b03be0_0, 5, 4;
L_0000020007b4f3d0 .part v0000020007b04680_0, 5, 4;
L_0000020007b4f470 .concat [ 4 4 0 0], L_0000020007b4f3d0, L_0000020007b50190;
L_0000020007b4fdd0 .part v0000020007b03be0_0, 5, 4;
L_0000020007b504b0 .part v0000020007b04680_0, 5, 4;
L_0000020007b4ecf0 .concat [ 4 4 0 0], L_0000020007b504b0, L_0000020007b4fdd0;
L_0000020007b50870 .part L_0000020007b50af0, 0, 8;
L_0000020007b4fd30 .concat [ 4 28 0 0], v0000020007b01ac0_0, L_0000020007b07570;
L_0000020007b4fa10 .cmp/eq 32, L_0000020007b4fd30, L_0000020007b075b8;
L_0000020007b4f510 .part L_0000020007b50af0, 8, 8;
L_0000020007b4fe70 .concat [ 4 28 0 0], v0000020007b01ac0_0, L_0000020007b077f8;
L_0000020007b4f5b0 .cmp/eq 32, L_0000020007b4fe70, L_0000020007b07840;
L_0000020007b4f830 .part L_0000020007b50af0, 16, 8;
L_0000020007b4eed0 .concat [ 4 28 0 0], v0000020007b01ac0_0, L_0000020007b07a80;
L_0000020007b4f290 .cmp/eq 32, L_0000020007b4eed0, L_0000020007b07ac8;
L_0000020007b505f0 .part L_0000020007b50af0, 24, 8;
L_0000020007b51090 .concat [ 4 28 0 0], v0000020007b01ac0_0, L_0000020007b07d08;
L_0000020007b4ff10 .cmp/eq 32, L_0000020007b51090, L_0000020007b07d50;
L_0000020007b4f6f0 .part L_0000020007b50af0, 32, 8;
L_0000020007b50230 .concat [ 4 28 0 0], v0000020007b01ac0_0, L_0000020007b07f90;
L_0000020007b50a50 .cmp/eq 32, L_0000020007b50230, L_0000020007b07fd8;
L_0000020007b4f010 .part L_0000020007b50af0, 40, 8;
L_0000020007b4f650 .concat [ 4 28 0 0], v0000020007b01660_0, L_0000020007b08218;
L_0000020007b4ea70 .cmp/eq 32, L_0000020007b4f650, L_0000020007b08260;
L_0000020007b4eb10 .part L_0000020007b50af0, 48, 8;
L_0000020007b500f0 .concat [ 4 28 0 0], v0000020007b01660_0, L_0000020007b084a0;
L_0000020007b4fb50 .cmp/eq 32, L_0000020007b500f0, L_0000020007b084e8;
L_0000020007b502d0 .part L_0000020007b50af0, 56, 8;
L_0000020007b50ff0 .concat [ 4 28 0 0], v0000020007b01660_0, L_0000020007b08728;
L_0000020007b50370 .cmp/eq 32, L_0000020007b50ff0, L_0000020007b08770;
L_0000020007b50cd0 .part L_0000020007b50af0, 64, 8;
L_0000020007b4f790 .part v0000020007b03960_0, 1, 1;
LS_0000020007b50af0_0_0 .concat8 [ 8 8 8 8], v0000020007a51f70_0, v00000200079dc260_0, v00000200079db720_0, v0000020007a6aaa0_0;
LS_0000020007b50af0_0_4 .concat8 [ 8 8 8 8], v00000200079c5c90_0, v0000020007aee670_0, v0000020007aeed50_0, v0000020007aee170_0;
LS_0000020007b50af0_0_8 .concat8 [ 8 8 0 0], v0000020007af1e80_0, v0000020007af2380_0;
L_0000020007b50af0 .concat8 [ 32 32 16 0], LS_0000020007b50af0_0_0, LS_0000020007b50af0_0_4, LS_0000020007b50af0_0_8;
L_0000020007b4f0b0 .part L_0000020007b50af0, 72, 8;
L_0000020007b4f150 .part v0000020007b02ce0_0, 1, 1;
LS_0000020007b4f8d0_0_0 .concat [ 12 12 12 12], v0000020007af1700_0, v0000020007af0620_0, v0000020007af4e10_0, v0000020007af5630_0;
LS_0000020007b4f8d0_0_4 .concat [ 12 12 12 12], v0000020007af5e50_0, v0000020007af60d0_0, v0000020007af9510_0, v0000020007af96f0_0;
LS_0000020007b4f8d0_0_8 .concat [ 12 12 72 0], v0000020007afa410_0, v0000020007af8bb0_0, o0000020007a8e528;
L_0000020007b4f8d0 .concat [ 48 48 96 0], LS_0000020007b4f8d0_0_0, LS_0000020007b4f8d0_0_4, LS_0000020007b4f8d0_0_8;
S_0000020007902c70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 35, 4 35 0, S_0000020007902ae0;
 .timescale -9 -12;
v0000020007a50850_0 .var/2s "i", 31 0;
S_0000020007902e00 .scope module, "i0_black_square" "xilinx_single_port_ram_read_first" 4 112, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000020007984af0 .param/str "INIT_FILE" 0 5 14, "data/00_road_vert.mem";
P_0000020007984b28 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000020007984b60 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007984b98 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000020007a50df0 .array "BRAM", 0 1023, 7 0;
v0000020007a508f0_0 .net "addra", 9 0, L_0000020007b522b0;  alias, 1 drivers
v0000020007a51390_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b073c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007a517f0_0 .net "dina", 7 0, L_0000020007b073c0;  1 drivers
v0000020007a50990_0 .net "douta", 7 0, v0000020007a51f70_0;  1 drivers
L_0000020007b07450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007a50170_0 .net "ena", 0 0, L_0000020007b07450;  1 drivers
v0000020007a51890_0 .var "ram_data", 7 0;
L_0000020007b07498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007a50ad0_0 .net "regcea", 0 0, L_0000020007b07498;  1 drivers
v0000020007a51930_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007a51a70_0 .net "wea", 0 0, L_0000020007b07408;  1 drivers
S_0000020007ae6010 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007902e00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007ae6010
v0000020007a51c50_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i0_black_square.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000020007a51c50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000020007a51c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007a51c50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000020007ae61a0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007902e00;
 .timescale -9 -12;
v0000020007a51f70_0 .var "douta_reg", 7 0;
E_0000020007a7b930 .event posedge, v0000020007a51390_0;
S_0000020007ae6330 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007902e00;
 .timescale -9 -12;
S_0000020007ae64c0 .scope module, "i1_type" "xilinx_single_port_ram_read_first" 4 146, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000200079e39c0 .param/str "INIT_FILE" 0 5 14, "data/01_normal_sand.mem";
P_00000200079e39f8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_00000200079e3a30 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000200079e3a68 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000200079dc440 .array "BRAM", 0 1023, 7 0;
v00000200079dd020_0 .net "addra", 9 0, L_0000020007b522b0;  alias, 1 drivers
v00000200079dbae0_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b07648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000200079dd340_0 .net "dina", 7 0, L_0000020007b07648;  1 drivers
v00000200079dc8a0_0 .net "douta", 7 0, v00000200079dc260_0;  1 drivers
L_0000020007b076d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000200079dc940_0 .net "ena", 0 0, L_0000020007b076d8;  1 drivers
v00000200079dbf40_0 .var "ram_data", 7 0;
L_0000020007b07720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000200079dc9e0_0 .net "regcea", 0 0, L_0000020007b07720;  1 drivers
v00000200079dcb20_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000200079dcbc0_0 .net "wea", 0 0, L_0000020007b07690;  1 drivers
S_0000020007ae6650 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007ae64c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007ae6650
v00000200079dbe00_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i1_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v00000200079dbe00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v00000200079dbe00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000200079dbe00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000020007ae67e0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007ae64c0;
 .timescale -9 -12;
v00000200079dc260_0 .var "douta_reg", 7 0;
S_0000020007ae6970 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007ae64c0;
 .timescale -9 -12;
S_0000020007ae6b00 .scope module, "i2_type" "xilinx_single_port_ram_read_first" 4 180, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000200079d7d30 .param/str "INIT_FILE" 0 5 14, "data/02_road_horiz.mem";
P_00000200079d7d68 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_00000200079d7da0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000200079d7dd8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000200079db860 .array "BRAM", 0 1023, 7 0;
v00000200079dbb80_0 .net "addra", 9 0, L_0000020007b522b0;  alias, 1 drivers
v00000200079dc080_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b078d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007a6bfe0_0 .net "dina", 7 0, L_0000020007b078d0;  1 drivers
v0000020007a6b5e0_0 .net "douta", 7 0, v00000200079db720_0;  1 drivers
L_0000020007b07960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007a6a500_0 .net "ena", 0 0, L_0000020007b07960;  1 drivers
v0000020007a6b860_0 .var "ram_data", 7 0;
L_0000020007b079a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007a6ae60_0 .net "regcea", 0 0, L_0000020007b079a8;  1 drivers
v0000020007a6b0e0_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007a6a820_0 .net "wea", 0 0, L_0000020007b07918;  1 drivers
S_0000020007ae77d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007ae6b00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007ae77d0
v00000200079db5e0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i2_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v00000200079db5e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v00000200079db5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000200079db5e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000020007ae7960 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007ae6b00;
 .timescale -9 -12;
v00000200079db720_0 .var "douta_reg", 7 0;
S_0000020007ae7af0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007ae6b00;
 .timescale -9 -12;
S_0000020007ae7000 .scope module, "i3_type" "xilinx_single_port_ram_read_first" 4 214, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002000793a8b0 .param/str "INIT_FILE" 0 5 14, "data/";
P_000002000793a8e8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_000002000793a920 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000002000793a958 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000020007a6ab40 .array "BRAM", 0 1023, 7 0;
v0000020007a6abe0_0 .net "addra", 9 0, L_0000020007b522b0;  alias, 1 drivers
v0000020007a6af00_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b07b58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007a6bae0_0 .net "dina", 7 0, L_0000020007b07b58;  1 drivers
v0000020007a6a1e0_0 .net "douta", 7 0, v0000020007a6aaa0_0;  1 drivers
L_0000020007b07be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007a6bb80_0 .net "ena", 0 0, L_0000020007b07be8;  1 drivers
v0000020007a6bd60_0 .var "ram_data", 7 0;
L_0000020007b07c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007a6be00_0 .net "regcea", 0 0, L_0000020007b07c30;  1 drivers
v00000200079c4890_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000200079c5650_0 .net "wea", 0 0, L_0000020007b07ba0;  1 drivers
S_0000020007ae6ce0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007ae7000;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007ae6ce0
v0000020007a6aa00_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i3_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000020007a6aa00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000020007a6aa00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007a6aa00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000020007ae6e70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007ae7000;
 .timescale -9 -12;
v0000020007a6aaa0_0 .var "douta_reg", 7 0;
S_0000020007ae7640 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007ae7000;
 .timescale -9 -12;
S_0000020007ae7190 .scope module, "i4_type" "xilinx_single_port_ram_read_first" 4 248, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000020007962ff0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000020007963028 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000020007963060 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007963098 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000020007aef4d0 .array "BRAM", 0 1023, 7 0;
v0000020007aee8f0_0 .net "addra", 9 0, L_0000020007b522b0;  alias, 1 drivers
v0000020007aef2f0_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b07de0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007aee490_0 .net "dina", 7 0, L_0000020007b07de0;  1 drivers
v0000020007aef390_0 .net "douta", 7 0, v00000200079c5c90_0;  1 drivers
L_0000020007b07e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007aef750_0 .net "ena", 0 0, L_0000020007b07e70;  1 drivers
v0000020007aee350_0 .var "ram_data", 7 0;
L_0000020007b07eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007aefb10_0 .net "regcea", 0 0, L_0000020007b07eb8;  1 drivers
v0000020007aedef0_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007aedd10_0 .net "wea", 0 0, L_0000020007b07e28;  1 drivers
S_0000020007ae7320 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007ae7190;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007ae7320
v00000200079c4b10_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i4_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v00000200079c4b10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v00000200079c4b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000200079c4b10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000020007ae74b0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007ae7190;
 .timescale -9 -12;
v00000200079c5c90_0 .var "douta_reg", 7 0;
S_0000020007aebd00 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007ae7190;
 .timescale -9 -12;
S_0000020007aed2e0 .scope module, "i5_type" "xilinx_single_port_ram_read_first" 4 282, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000020007af00d0 .param/str "INIT_FILE" 0 5 14, "data/05_finish.mem";
P_0000020007af0108 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000020007af0140 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af0178 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000020007aef610 .array "BRAM", 0 1023, 7 0;
v0000020007aeec10_0 .net "addra", 9 0, L_0000020007b522b0;  alias, 1 drivers
v0000020007aeefd0_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b08068 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007aeedf0_0 .net "dina", 7 0, L_0000020007b08068;  1 drivers
v0000020007aef6b0_0 .net "douta", 7 0, v0000020007aee670_0;  1 drivers
L_0000020007b080f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007aef070_0 .net "ena", 0 0, L_0000020007b080f8;  1 drivers
v0000020007aee990_0 .var "ram_data", 7 0;
L_0000020007b08140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007aee530_0 .net "regcea", 0 0, L_0000020007b08140;  1 drivers
v0000020007aef110_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b080b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007aee710_0 .net "wea", 0 0, L_0000020007b080b0;  1 drivers
S_0000020007aebe90 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007aed2e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007aebe90
v0000020007aef890_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i5_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0000020007aef890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0000020007aef890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007aef890_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0000020007aed470 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007aed2e0;
 .timescale -9 -12;
v0000020007aee670_0 .var "douta_reg", 7 0;
S_0000020007aed920 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007aed2e0;
 .timescale -9 -12;
S_0000020007aecfc0 .scope module, "i6_type" "xilinx_single_port_ram_read_first" 4 316, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000020007af01c0 .param/str "INIT_FILE" 0 5 14, "data/06_oil_spill.mem";
P_0000020007af01f8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000020007af0230 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af0268 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000020007aeecb0 .array "BRAM", 0 1023, 7 0;
v0000020007aeee90_0 .net "addra", 9 0, L_0000020007b522b0;  alias, 1 drivers
v0000020007aeef30_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b082f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007aef570_0 .net "dina", 7 0, L_0000020007b082f0;  1 drivers
v0000020007aef7f0_0 .net "douta", 7 0, v0000020007aeed50_0;  1 drivers
L_0000020007b08380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007aee7b0_0 .net "ena", 0 0, L_0000020007b08380;  1 drivers
v0000020007aede50_0 .var "ram_data", 7 0;
L_0000020007b083c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007aefbb0_0 .net "regcea", 0 0, L_0000020007b083c8;  1 drivers
v0000020007aee850_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b08338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007aef1b0_0 .net "wea", 0 0, L_0000020007b08338;  1 drivers
S_0000020007aed790 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007aecfc0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007aed790
v0000020007aeeb70_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i6_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0000020007aeeb70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0000020007aeeb70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007aeeb70_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0000020007aedab0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007aecfc0;
 .timescale -9 -12;
v0000020007aeed50_0 .var "douta_reg", 7 0;
S_0000020007aec020 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007aecfc0;
 .timescale -9 -12;
S_0000020007aec1b0 .scope module, "i7_type" "xilinx_single_port_ram_read_first" 4 350, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000020007af02b0 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000020007af02e8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000020007af0320 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af0358 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000020007aeead0 .array "BRAM", 0 1023, 7 0;
v0000020007aee3f0_0 .net "addra", 9 0, L_0000020007b522b0;  alias, 1 drivers
v0000020007aee5d0_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b08578 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007aee210_0 .net "dina", 7 0, L_0000020007b08578;  1 drivers
v0000020007aeea30_0 .net "douta", 7 0, v0000020007aee170_0;  1 drivers
L_0000020007b08608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007aef930_0 .net "ena", 0 0, L_0000020007b08608;  1 drivers
v0000020007aee030_0 .var "ram_data", 7 0;
L_0000020007b08650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007aef9d0_0 .net "regcea", 0 0, L_0000020007b08650;  1 drivers
v0000020007aefa70_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b085c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007aee0d0_0 .net "wea", 0 0, L_0000020007b085c0;  1 drivers
S_0000020007aec340 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007aec1b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007aec340
v0000020007aef250_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i7_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v0000020007aef250_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0000020007aef250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007aef250_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0000020007aec4d0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007aec1b0;
 .timescale -9 -12;
v0000020007aee170_0 .var "douta_reg", 7 0;
S_0000020007aec660 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007aec1b0;
 .timescale -9 -12;
S_0000020007aec7f0 .scope module, "i8_mario" "xilinx_single_port_ram_read_first" 4 386, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000020007af03a0 .param/str "INIT_FILE" 0 5 14, "data/08_mario_icon.mem";
P_0000020007af03d8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000020007af0410 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af0448 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000020007af0bc0 .array "BRAM", 0 1023, 7 0;
v0000020007af0d00_0 .net "addra", 9 0, L_0000020007b04720;  alias, 1 drivers
v0000020007af2060_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b08800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007af0e40_0 .net "dina", 7 0, L_0000020007b08800;  1 drivers
v0000020007af0b20_0 .net "douta", 7 0, v0000020007af1e80_0;  1 drivers
v0000020007af22e0_0 .net "ena", 0 0, L_00000200079ecdf0;  alias, 1 drivers
v0000020007af1f20_0 .var "ram_data", 7 0;
L_0000020007b08890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007af1fc0_0 .net "regcea", 0 0, L_0000020007b08890;  1 drivers
v0000020007af0580_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b08848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007af1340_0 .net "wea", 0 0, L_0000020007b08848;  1 drivers
S_0000020007aed600 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007aec7f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007aed600
v0000020007af12a0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i8_mario.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v0000020007af12a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0000020007af12a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af12a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0000020007aec980 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007aec7f0;
 .timescale -9 -12;
v0000020007af1e80_0 .var "douta_reg", 7 0;
S_0000020007aecb10 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007aec7f0;
 .timescale -9 -12;
S_0000020007aed150 .scope module, "i9_luigi" "xilinx_single_port_ram_read_first" 4 422, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000020007af24a0 .param/str "INIT_FILE" 0 5 14, "data/09_luigi_icon.mem";
P_0000020007af24d8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0000020007af2510 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af2548 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000020007af10c0 .array "BRAM", 0 1023, 7 0;
v0000020007af0a80_0 .net "addra", 9 0, L_0000020007b52210;  alias, 1 drivers
v0000020007af1c00_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b089b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020007af1160_0 .net "dina", 7 0, L_0000020007b089b0;  1 drivers
v0000020007af21a0_0 .net "douta", 7 0, v0000020007af2380_0;  1 drivers
v0000020007af1de0_0 .net "ena", 0 0, L_00000200079ec920;  alias, 1 drivers
v0000020007af04e0_0 .var "ram_data", 7 0;
L_0000020007b08a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007af13e0_0 .net "regcea", 0 0, L_0000020007b08a40;  1 drivers
v0000020007af2240_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b089f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007af1020_0 .net "wea", 0 0, L_0000020007b089f8;  1 drivers
S_0000020007aecca0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007aed150;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007aecca0
v0000020007af1520_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.i9_luigi.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v0000020007af1520_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0000020007af1520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af1520_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0000020007aece30 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007aed150;
 .timescale -9 -12;
v0000020007af2380_0 .var "douta_reg", 7 0;
S_0000020007af30d0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007aed150;
 .timescale -9 -12;
S_0000020007af4390 .scope module, "p0_black_square_pal" "xilinx_single_port_ram_read_first" 4 128, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007af45a0 .param/str "INIT_FILE" 0 5 14, "data/00_road_vert_pal.mem";
P_0000020007af45d8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007af4610 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af4648 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af18e0 .array "BRAM", 0 255, 11 0;
v0000020007af1200_0 .net "addra", 7 0, L_0000020007b50870;  1 drivers
v0000020007af06c0_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b074e0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af15c0_0 .net "dina", 11 0, L_0000020007b074e0;  1 drivers
v0000020007af1660_0 .net "douta", 11 0, v0000020007af1700_0;  1 drivers
v0000020007af0760_0 .net "ena", 0 0, L_0000020007b4fa10;  1 drivers
v0000020007af1480_0 .var "ram_data", 11 0;
L_0000020007b07600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007af1ca0_0 .net "regcea", 0 0, L_0000020007b07600;  1 drivers
v0000020007af17a0_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007af1980_0 .net "wea", 0 0, L_0000020007b07528;  1 drivers
S_0000020007af25e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af4390;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af25e0
v0000020007af0940_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p0_black_square_pal.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v0000020007af0940_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v0000020007af0940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af0940_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_0000020007af3d50 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af4390;
 .timescale -9 -12;
v0000020007af1700_0 .var "douta_reg", 11 0;
S_0000020007af3a30 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af4390;
 .timescale -9 -12;
S_0000020007af2770 .scope module, "p1_type" "xilinx_single_port_ram_read_first" 4 162, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007af4690 .param/str "INIT_FILE" 0 5 14, "data/01_normal_sand_pal.mem";
P_0000020007af46c8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007af4700 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af4738 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af1ac0 .array "BRAM", 0 255, 11 0;
v0000020007af0800_0 .net "addra", 7 0, L_0000020007b4f510;  1 drivers
v0000020007af08a0_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b07768 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af09e0_0 .net "dina", 11 0, L_0000020007b07768;  1 drivers
v0000020007af0da0_0 .net "douta", 11 0, v0000020007af0620_0;  1 drivers
v0000020007af0f80_0 .net "ena", 0 0, L_0000020007b4f5b0;  1 drivers
v0000020007af1b60_0 .var "ram_data", 11 0;
L_0000020007b07888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007af2100_0 .net "regcea", 0 0, L_0000020007b07888;  1 drivers
v0000020007af1d40_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b077b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007af5590_0 .net "wea", 0 0, L_0000020007b077b0;  1 drivers
S_0000020007af3bc0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af2770;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af3bc0
v0000020007af1a20_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p1_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v0000020007af1a20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v0000020007af1a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af1a20_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_0000020007af2900 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af2770;
 .timescale -9 -12;
v0000020007af0620_0 .var "douta_reg", 11 0;
S_0000020007af3580 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af2770;
 .timescale -9 -12;
S_0000020007af38a0 .scope module, "p2_type" "xilinx_single_port_ram_read_first" 4 196, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007af6790 .param/str "INIT_FILE" 0 5 14, "data/02_road_horiz_pal.mem";
P_0000020007af67c8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007af6800 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af6838 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af56d0 .array "BRAM", 0 255, 11 0;
v0000020007af5270_0 .net "addra", 7 0, L_0000020007b4f830;  1 drivers
v0000020007af4d70_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b079f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af51d0_0 .net "dina", 11 0, L_0000020007b079f0;  1 drivers
v0000020007af5d10_0 .net "douta", 11 0, v0000020007af4e10_0;  1 drivers
v0000020007af6490_0 .net "ena", 0 0, L_0000020007b4f290;  1 drivers
v0000020007af5bd0_0 .var "ram_data", 11 0;
L_0000020007b07b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007af5a90_0 .net "regcea", 0 0, L_0000020007b07b10;  1 drivers
v0000020007af4910_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007af54f0_0 .net "wea", 0 0, L_0000020007b07a38;  1 drivers
S_0000020007af2a90 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af38a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af2a90
v0000020007af5db0_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p2_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v0000020007af5db0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v0000020007af5db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af5db0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_0000020007af2c20 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af38a0;
 .timescale -9 -12;
v0000020007af4e10_0 .var "douta_reg", 11 0;
S_0000020007af3ee0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af38a0;
 .timescale -9 -12;
S_0000020007af2db0 .scope module, "p3_type" "xilinx_single_port_ram_read_first" 4 230, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007af6880 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000020007af68b8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007af68f0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af6928 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af5770 .array "BRAM", 0 255, 11 0;
v0000020007af59f0_0 .net "addra", 7 0, L_0000020007b505f0;  1 drivers
v0000020007af5090_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b07c78 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af4af0_0 .net "dina", 11 0, L_0000020007b07c78;  1 drivers
v0000020007af5b30_0 .net "douta", 11 0, v0000020007af5630_0;  1 drivers
v0000020007af58b0_0 .net "ena", 0 0, L_0000020007b4ff10;  1 drivers
v0000020007af49b0_0 .var "ram_data", 11 0;
L_0000020007b07d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007af5130_0 .net "regcea", 0 0, L_0000020007b07d98;  1 drivers
v0000020007af5c70_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007af5950_0 .net "wea", 0 0, L_0000020007b07cc0;  1 drivers
S_0000020007af2f40 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af2db0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af2f40
v0000020007af6170_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p3_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v0000020007af6170_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v0000020007af6170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af6170_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_0000020007af4070 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af2db0;
 .timescale -9 -12;
v0000020007af5630_0 .var "douta_reg", 11 0;
S_0000020007af4200 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af2db0;
 .timescale -9 -12;
S_0000020007af3260 .scope module, "p4_type" "xilinx_single_port_ram_read_first" 4 264, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007af6970 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000020007af69a8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007af69e0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af6a18 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af5ef0 .array "BRAM", 0 255, 11 0;
v0000020007af5310_0 .net "addra", 7 0, L_0000020007b4f6f0;  1 drivers
v0000020007af5f90_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b07f00 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af4b90_0 .net "dina", 11 0, L_0000020007b07f00;  1 drivers
v0000020007af53b0_0 .net "douta", 11 0, v0000020007af5e50_0;  1 drivers
v0000020007af47d0_0 .net "ena", 0 0, L_0000020007b50a50;  1 drivers
v0000020007af6210_0 .var "ram_data", 11 0;
L_0000020007b08020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007af4eb0_0 .net "regcea", 0 0, L_0000020007b08020;  1 drivers
v0000020007af4870_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b07f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007af5450_0 .net "wea", 0 0, L_0000020007b07f48;  1 drivers
S_0000020007af33f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af3260;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af33f0
v0000020007af6670_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p4_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v0000020007af6670_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v0000020007af6670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af6670_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_0000020007af3710 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af3260;
 .timescale -9 -12;
v0000020007af5e50_0 .var "douta_reg", 11 0;
S_0000020007af8860 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af3260;
 .timescale -9 -12;
S_0000020007af6ab0 .scope module, "p5_type" "xilinx_single_port_ram_read_first" 4 298, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007af8a70 .param/str "INIT_FILE" 0 5 14, "data/05_finish_pal.mem";
P_0000020007af8aa8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007af8ae0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007af8b18 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af62b0 .array "BRAM", 0 255, 11 0;
v0000020007af4f50_0 .net "addra", 7 0, L_0000020007b4f010;  1 drivers
v0000020007af4a50_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b08188 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af4ff0_0 .net "dina", 11 0, L_0000020007b08188;  1 drivers
v0000020007af6350_0 .net "douta", 11 0, v0000020007af60d0_0;  1 drivers
v0000020007af63f0_0 .net "ena", 0 0, L_0000020007b4ea70;  1 drivers
v0000020007af6530_0 .var "ram_data", 11 0;
L_0000020007b082a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007af9dd0_0 .net "regcea", 0 0, L_0000020007b082a8;  1 drivers
v0000020007af8e30_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b081d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007afa190_0 .net "wea", 0 0, L_0000020007b081d0;  1 drivers
S_0000020007af7410 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af6ab0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af7410
v0000020007af6030_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p5_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v0000020007af6030_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v0000020007af6030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af6030_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_0000020007af8090 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af6ab0;
 .timescale -9 -12;
v0000020007af60d0_0 .var "douta_reg", 11 0;
S_0000020007af6f60 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af6ab0;
 .timescale -9 -12;
S_0000020007af6dd0 .scope module, "p6_type" "xilinx_single_port_ram_read_first" 4 332, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007afab70 .param/str "INIT_FILE" 0 5 14, "data/06_oil_spill_pal.mem";
P_0000020007afaba8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007afabe0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007afac18 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af95b0 .array "BRAM", 0 255, 11 0;
v0000020007af9ab0_0 .net "addra", 7 0, L_0000020007b4eb10;  1 drivers
v0000020007af9fb0_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b08410 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af9470_0 .net "dina", 11 0, L_0000020007b08410;  1 drivers
v0000020007af9b50_0 .net "douta", 11 0, v0000020007af9510_0;  1 drivers
v0000020007af98d0_0 .net "ena", 0 0, L_0000020007b4fb50;  1 drivers
v0000020007af9c90_0 .var "ram_data", 11 0;
L_0000020007b08530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007afa050_0 .net "regcea", 0 0, L_0000020007b08530;  1 drivers
v0000020007af9650_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b08458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007afa4b0_0 .net "wea", 0 0, L_0000020007b08458;  1 drivers
S_0000020007af78c0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af6dd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af78c0
v0000020007af8f70_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p6_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v0000020007af8f70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v0000020007af8f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af8f70_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_0000020007af7d70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af6dd0;
 .timescale -9 -12;
v0000020007af9510_0 .var "douta_reg", 11 0;
S_0000020007af7730 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af6dd0;
 .timescale -9 -12;
S_0000020007af7f00 .scope module, "p7_type" "xilinx_single_port_ram_read_first" 4 366, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007afaf80 .param/str "INIT_FILE" 0 5 14, "data/";
P_0000020007afafb8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007afaff0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007afb028 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af9790 .array "BRAM", 0 255, 11 0;
v0000020007afa230_0 .net "addra", 7 0, L_0000020007b502d0;  1 drivers
v0000020007af93d0_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b08698 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af9830_0 .net "dina", 11 0, L_0000020007b08698;  1 drivers
v0000020007afa870_0 .net "douta", 11 0, v0000020007af96f0_0;  1 drivers
v0000020007af9970_0 .net "ena", 0 0, L_0000020007b50370;  1 drivers
v0000020007af9a10_0 .var "ram_data", 11 0;
L_0000020007b087b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007afa2d0_0 .net "regcea", 0 0, L_0000020007b087b8;  1 drivers
v0000020007af9bf0_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b086e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007af90b0_0 .net "wea", 0 0, L_0000020007b086e0;  1 drivers
S_0000020007af7a50 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af7f00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af7a50
v0000020007af9e70_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p7_type.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_17.34 ;
    %load/vec4 v0000020007af9e70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v0000020007af9e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af9e70_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_17.34;
T_17.35 ;
    %end;
S_0000020007af8220 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af7f00;
 .timescale -9 -12;
v0000020007af96f0_0 .var "douta_reg", 11 0;
S_0000020007af83b0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af7f00;
 .timescale -9 -12;
S_0000020007af7be0 .scope module, "p8_mario" "xilinx_single_port_ram_read_first" 4 402, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007afacb0 .param/str "INIT_FILE" 0 5 14, "data/08_mario_icon_pal.mem";
P_0000020007aface8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007afad20 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007afad58 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af9d30 .array "BRAM", 0 255, 11 0;
v0000020007af8ed0_0 .net "addra", 7 0, L_0000020007b50cd0;  1 drivers
v0000020007afa550_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b088d8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007afa5f0_0 .net "dina", 11 0, L_0000020007b088d8;  1 drivers
v0000020007af9150_0 .net "douta", 11 0, v0000020007afa410_0;  1 drivers
v0000020007afa690_0 .net "ena", 0 0, L_0000020007b4f790;  1 drivers
v0000020007afa730_0 .var "ram_data", 11 0;
L_0000020007b08968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007afa910_0 .net "regcea", 0 0, L_0000020007b08968;  1 drivers
v0000020007afa7d0_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b08920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007afa9b0_0 .net "wea", 0 0, L_0000020007b08920;  1 drivers
S_0000020007af70f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af7be0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af70f0
v0000020007af9f10_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p8_mario.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_18.36 ;
    %load/vec4 v0000020007af9f10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v0000020007af9f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007af9f10_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_18.36;
T_18.37 ;
    %end;
S_0000020007af7280 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af7be0;
 .timescale -9 -12;
v0000020007afa410_0 .var "douta_reg", 11 0;
S_0000020007af75a0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af7be0;
 .timescale -9 -12;
S_0000020007af8540 .scope module, "p9_luigi" "xilinx_single_port_ram_read_first" 4 438, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0000020007afb7f0 .param/str "INIT_FILE" 0 5 14, "data/09_luigi_icon_pal.mem";
P_0000020007afb828 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007afb860 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007afb898 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001100>;
v0000020007af8c50 .array "BRAM", 0 255, 11 0;
v0000020007af8cf0_0 .net "addra", 7 0, L_0000020007b4f0b0;  1 drivers
v0000020007af8d90_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b08a88 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020007af9010_0 .net "dina", 11 0, L_0000020007b08a88;  1 drivers
v0000020007af9290_0 .net "douta", 11 0, v0000020007af8bb0_0;  1 drivers
v0000020007b01980_0 .net "ena", 0 0, L_0000020007b4f150;  1 drivers
v0000020007b01b60_0 .var "ram_data", 11 0;
L_0000020007b08b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007b01160_0 .net "regcea", 0 0, L_0000020007b08b18;  1 drivers
v0000020007b00d00_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b08ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007b008a0_0 .net "wea", 0 0, L_0000020007b08ad0;  1 drivers
S_0000020007af86d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007af8540;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007af86d0
v0000020007afaa50_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.p9_luigi.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_19.38 ;
    %load/vec4 v0000020007afaa50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v0000020007afaa50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007afaa50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_19.38;
T_19.39 ;
    %end;
S_0000020007af6c40 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007af8540;
 .timescale -9 -12;
v0000020007af8bb0_0 .var "douta_reg", 11 0;
S_0000020007afbfe0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007af8540;
 .timescale -9 -12;
S_0000020007afd750 .scope module, "track" "xilinx_single_port_ram_read_first" 4 75, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 4 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 4 "douta";
P_0000020007afb070 .param/str "INIT_FILE" 0 5 14, "data/track.mem";
P_0000020007afb0a8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007afb0e0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007afb118 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000000100>;
v0000020007b00760 .array "BRAM", 0 255, 3 0;
v0000020007b01200_0 .net "addra", 7 0, L_0000020007b4f470;  1 drivers
v0000020007b01480_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b07180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000020007b010c0_0 .net "dina", 3 0, L_0000020007b07180;  1 drivers
v0000020007b00580_0 .net "douta", 3 0, v0000020007b01ac0_0;  alias, 1 drivers
L_0000020007b07210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007b018e0_0 .net "ena", 0 0, L_0000020007b07210;  1 drivers
v0000020007b00da0_0 .var "ram_data", 3 0;
L_0000020007b07258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007b012a0_0 .net "regcea", 0 0, L_0000020007b07258;  1 drivers
v0000020007b00bc0_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b071c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007b009e0_0 .net "wea", 0 0, L_0000020007b071c8;  1 drivers
S_0000020007afbcc0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007afd750;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007afbcc0
v0000020007b00c60_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.track.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_20.40 ;
    %load/vec4 v0000020007b00c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v0000020007b00c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007b00c60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_20.40;
T_20.41 ;
    %end;
S_0000020007afda70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007afd750;
 .timescale -9 -12;
v0000020007b01ac0_0 .var "douta_reg", 3 0;
S_0000020007afc300 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007afd750;
 .timescale -9 -12;
S_0000020007afbe50 .scope module, "track_obstacles" "xilinx_single_port_ram_read_first" 4 91, 5 10 0, S_0000020007902ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 4 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 4 "douta";
P_0000020007afae90 .param/str "INIT_FILE" 0 5 14, "data/track_obstacles.mem";
P_0000020007afaec8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_0000020007afaf00 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000020007afaf38 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000000100>;
v0000020007b01a20 .array "BRAM", 0 255, 3 0;
v0000020007b006c0_0 .net "addra", 7 0, L_0000020007b4ecf0;  1 drivers
v0000020007b01340_0 .net "clka", 0 0, v0000020007b04220_0;  alias, 1 drivers
L_0000020007b072a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000020007b01520_0 .net "dina", 3 0, L_0000020007b072a0;  1 drivers
v0000020007b00ee0_0 .net "douta", 3 0, v0000020007b01660_0;  alias, 1 drivers
L_0000020007b07330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007b01020_0 .net "ena", 0 0, L_0000020007b07330;  1 drivers
v0000020007b015c0_0 .var "ram_data", 3 0;
L_0000020007b07378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020007b00e40_0 .net "regcea", 0 0, L_0000020007b07378;  1 drivers
v0000020007b00f80_0 .net "rsta", 0 0, v0000020007b026a0_0;  alias, 1 drivers
L_0000020007b072e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020007b01700_0 .net "wea", 0 0, L_0000020007b072e8;  1 drivers
S_0000020007afcad0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000020007afbe50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000020007afcad0
v0000020007b00620_0 .var/i "depth", 31 0;
TD_track_view_tb.uut.track_obstacles.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_21.42 ;
    %load/vec4 v0000020007b00620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.43, 5;
    %load/vec4 v0000020007b00620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020007b00620_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_21.42;
T_21.43 ;
    %end;
S_0000020007afc170 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000020007afbe50;
 .timescale -9 -12;
v0000020007b01660_0 .var "douta_reg", 3 0;
S_0000020007afc7b0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000020007afbe50;
 .timescale -9 -12;
    .scope S_0000020007afc300;
T_22 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007afb070, v0000020007b00760, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0000020007afda70;
T_23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020007b01ac0_0, 0, 4;
    %end;
    .thread T_23, $init;
    .scope S_0000020007afda70;
T_24 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007b00bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020007b01ac0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000020007b012a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000020007b00da0_0;
    %assign/vec4 v0000020007b01ac0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000020007afd750;
T_25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020007b00da0_0, 0, 4;
    %end;
    .thread T_25, $init;
    .scope S_0000020007afd750;
T_26 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007b018e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000020007b009e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000020007b010c0_0;
    %load/vec4 v0000020007b01200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007b00760, 0, 4;
T_26.2 ;
    %load/vec4 v0000020007b01200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007b00760, 4;
    %assign/vec4 v0000020007b00da0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000020007afc7b0;
T_27 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007afae90, v0000020007b01a20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0000020007afc170;
T_28 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020007b01660_0, 0, 4;
    %end;
    .thread T_28, $init;
    .scope S_0000020007afc170;
T_29 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007b00f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020007b01660_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000020007b00e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000020007b015c0_0;
    %assign/vec4 v0000020007b01660_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000020007afbe50;
T_30 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020007b015c0_0, 0, 4;
    %end;
    .thread T_30, $init;
    .scope S_0000020007afbe50;
T_31 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007b01020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000020007b01700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000020007b01520_0;
    %load/vec4 v0000020007b006c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007b01a20, 0, 4;
T_31.2 ;
    %load/vec4 v0000020007b006c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007b01a20, 4;
    %assign/vec4 v0000020007b015c0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000020007ae6330;
T_32 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007984af0, v0000020007a50df0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0000020007ae61a0;
T_33 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007a51f70_0, 0, 8;
    %end;
    .thread T_33, $init;
    .scope S_0000020007ae61a0;
T_34 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007a51930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020007a51f70_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000020007a50ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000020007a51890_0;
    %assign/vec4 v0000020007a51f70_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000020007902e00;
T_35 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007a51890_0, 0, 8;
    %end;
    .thread T_35, $init;
    .scope S_0000020007902e00;
T_36 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007a50170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0000020007a51a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000020007a517f0_0;
    %load/vec4 v0000020007a508f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007a50df0, 0, 4;
T_36.2 ;
    %load/vec4 v0000020007a508f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020007a50df0, 4;
    %assign/vec4 v0000020007a51890_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000020007af3a30;
T_37 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af45a0, v0000020007af18e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0000020007af3d50;
T_38 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af1700_0, 0, 12;
    %end;
    .thread T_38, $init;
    .scope S_0000020007af3d50;
T_39 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af1700_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000020007af1ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0000020007af1480_0;
    %assign/vec4 v0000020007af1700_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000020007af4390;
T_40 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af1480_0, 0, 12;
    %end;
    .thread T_40, $init;
    .scope S_0000020007af4390;
T_41 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af0760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0000020007af1980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0000020007af15c0_0;
    %load/vec4 v0000020007af1200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af18e0, 0, 4;
T_41.2 ;
    %load/vec4 v0000020007af1200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af18e0, 4;
    %assign/vec4 v0000020007af1480_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000020007ae6970;
T_42 ;
    %vpi_call/w 5 33 "$readmemh", P_00000200079e39c0, v00000200079dc440, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0000020007ae67e0;
T_43 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000200079dc260_0, 0, 8;
    %end;
    .thread T_43, $init;
    .scope S_0000020007ae67e0;
T_44 ;
    %wait E_0000020007a7b930;
    %load/vec4 v00000200079dcb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000200079dc260_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v00000200079dc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v00000200079dbf40_0;
    %assign/vec4 v00000200079dc260_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000020007ae64c0;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000200079dbf40_0, 0, 8;
    %end;
    .thread T_45, $init;
    .scope S_0000020007ae64c0;
T_46 ;
    %wait E_0000020007a7b930;
    %load/vec4 v00000200079dc940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v00000200079dcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v00000200079dd340_0;
    %load/vec4 v00000200079dd020_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200079dc440, 0, 4;
T_46.2 ;
    %load/vec4 v00000200079dd020_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000200079dc440, 4;
    %assign/vec4 v00000200079dbf40_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000020007af3580;
T_47 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af4690, v0000020007af1ac0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_47;
    .scope S_0000020007af2900;
T_48 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af0620_0, 0, 12;
    %end;
    .thread T_48, $init;
    .scope S_0000020007af2900;
T_49 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af0620_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000020007af2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0000020007af1b60_0;
    %assign/vec4 v0000020007af0620_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000020007af2770;
T_50 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af1b60_0, 0, 12;
    %end;
    .thread T_50, $init;
    .scope S_0000020007af2770;
T_51 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af0f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000020007af5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0000020007af09e0_0;
    %load/vec4 v0000020007af0800_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af1ac0, 0, 4;
T_51.2 ;
    %load/vec4 v0000020007af0800_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af1ac0, 4;
    %assign/vec4 v0000020007af1b60_0, 0;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000020007ae7af0;
T_52 ;
    %vpi_call/w 5 33 "$readmemh", P_00000200079d7d30, v00000200079db860, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_52;
    .scope S_0000020007ae7960;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000200079db720_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_0000020007ae7960;
T_54 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007a6b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000200079db720_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000020007a6ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000020007a6b860_0;
    %assign/vec4 v00000200079db720_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000020007ae6b00;
T_55 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007a6b860_0, 0, 8;
    %end;
    .thread T_55, $init;
    .scope S_0000020007ae6b00;
T_56 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007a6a500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0000020007a6a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0000020007a6bfe0_0;
    %load/vec4 v00000200079dbb80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200079db860, 0, 4;
T_56.2 ;
    %load/vec4 v00000200079dbb80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000200079db860, 4;
    %assign/vec4 v0000020007a6b860_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000020007af3ee0;
T_57 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af6790, v0000020007af56d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0000020007af2c20;
T_58 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af4e10_0, 0, 12;
    %end;
    .thread T_58, $init;
    .scope S_0000020007af2c20;
T_59 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af4910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af4e10_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000020007af5a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000020007af5bd0_0;
    %assign/vec4 v0000020007af4e10_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000020007af38a0;
T_60 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af5bd0_0, 0, 12;
    %end;
    .thread T_60, $init;
    .scope S_0000020007af38a0;
T_61 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0000020007af54f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0000020007af51d0_0;
    %load/vec4 v0000020007af5270_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af56d0, 0, 4;
T_61.2 ;
    %load/vec4 v0000020007af5270_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af56d0, 4;
    %assign/vec4 v0000020007af5bd0_0, 0;
T_61.0 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000020007ae7640;
T_62 ;
    %vpi_call/w 5 33 "$readmemh", P_000002000793a8b0, v0000020007a6ab40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_62;
    .scope S_0000020007ae6e70;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007a6aaa0_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_0000020007ae6e70;
T_64 ;
    %wait E_0000020007a7b930;
    %load/vec4 v00000200079c4890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020007a6aaa0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000020007a6be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0000020007a6bd60_0;
    %assign/vec4 v0000020007a6aaa0_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000020007ae7000;
T_65 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007a6bd60_0, 0, 8;
    %end;
    .thread T_65, $init;
    .scope S_0000020007ae7000;
T_66 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007a6bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v00000200079c5650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0000020007a6bae0_0;
    %load/vec4 v0000020007a6abe0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007a6ab40, 0, 4;
T_66.2 ;
    %load/vec4 v0000020007a6abe0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020007a6ab40, 4;
    %assign/vec4 v0000020007a6bd60_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000020007af4200;
T_67 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af6880, v0000020007af5770, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_67;
    .scope S_0000020007af4070;
T_68 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af5630_0, 0, 12;
    %end;
    .thread T_68, $init;
    .scope S_0000020007af4070;
T_69 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af5c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af5630_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0000020007af5130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0000020007af49b0_0;
    %assign/vec4 v0000020007af5630_0, 0;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0000020007af2db0;
T_70 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af49b0_0, 0, 12;
    %end;
    .thread T_70, $init;
    .scope S_0000020007af2db0;
T_71 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af58b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0000020007af5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0000020007af4af0_0;
    %load/vec4 v0000020007af59f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af5770, 0, 4;
T_71.2 ;
    %load/vec4 v0000020007af59f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af5770, 4;
    %assign/vec4 v0000020007af49b0_0, 0;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0000020007aebd00;
T_72 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007962ff0, v0000020007aef4d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_72;
    .scope S_0000020007ae74b0;
T_73 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000200079c5c90_0, 0, 8;
    %end;
    .thread T_73, $init;
    .scope S_0000020007ae74b0;
T_74 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007aedef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000200079c5c90_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0000020007aefb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0000020007aee350_0;
    %assign/vec4 v00000200079c5c90_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000020007ae7190;
T_75 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007aee350_0, 0, 8;
    %end;
    .thread T_75, $init;
    .scope S_0000020007ae7190;
T_76 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007aef750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0000020007aedd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0000020007aee490_0;
    %load/vec4 v0000020007aee8f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007aef4d0, 0, 4;
T_76.2 ;
    %load/vec4 v0000020007aee8f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020007aef4d0, 4;
    %assign/vec4 v0000020007aee350_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0000020007af8860;
T_77 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af6970, v0000020007af5ef0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_77;
    .scope S_0000020007af3710;
T_78 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af5e50_0, 0, 12;
    %end;
    .thread T_78, $init;
    .scope S_0000020007af3710;
T_79 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af5e50_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000020007af4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0000020007af6210_0;
    %assign/vec4 v0000020007af5e50_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000020007af3260;
T_80 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af6210_0, 0, 12;
    %end;
    .thread T_80, $init;
    .scope S_0000020007af3260;
T_81 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0000020007af5450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0000020007af4b90_0;
    %load/vec4 v0000020007af5310_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af5ef0, 0, 4;
T_81.2 ;
    %load/vec4 v0000020007af5310_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af5ef0, 4;
    %assign/vec4 v0000020007af6210_0, 0;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0000020007aed920;
T_82 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af00d0, v0000020007aef610, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_82;
    .scope S_0000020007aed470;
T_83 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007aee670_0, 0, 8;
    %end;
    .thread T_83, $init;
    .scope S_0000020007aed470;
T_84 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007aef110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020007aee670_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0000020007aee530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0000020007aee990_0;
    %assign/vec4 v0000020007aee670_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000020007aed2e0;
T_85 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007aee990_0, 0, 8;
    %end;
    .thread T_85, $init;
    .scope S_0000020007aed2e0;
T_86 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007aef070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0000020007aee710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0000020007aeedf0_0;
    %load/vec4 v0000020007aeec10_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007aef610, 0, 4;
T_86.2 ;
    %load/vec4 v0000020007aeec10_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020007aef610, 4;
    %assign/vec4 v0000020007aee990_0, 0;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000020007af6f60;
T_87 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af8a70, v0000020007af62b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_87;
    .scope S_0000020007af8090;
T_88 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af60d0_0, 0, 12;
    %end;
    .thread T_88, $init;
    .scope S_0000020007af8090;
T_89 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af8e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af60d0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0000020007af9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0000020007af6530_0;
    %assign/vec4 v0000020007af60d0_0, 0;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0000020007af6ab0;
T_90 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af6530_0, 0, 12;
    %end;
    .thread T_90, $init;
    .scope S_0000020007af6ab0;
T_91 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af63f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0000020007afa190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0000020007af4ff0_0;
    %load/vec4 v0000020007af4f50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af62b0, 0, 4;
T_91.2 ;
    %load/vec4 v0000020007af4f50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af62b0, 4;
    %assign/vec4 v0000020007af6530_0, 0;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0000020007aec020;
T_92 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af01c0, v0000020007aeecb0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_92;
    .scope S_0000020007aedab0;
T_93 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007aeed50_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_0000020007aedab0;
T_94 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007aee850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020007aeed50_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0000020007aefbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0000020007aede50_0;
    %assign/vec4 v0000020007aeed50_0, 0;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0000020007aecfc0;
T_95 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007aede50_0, 0, 8;
    %end;
    .thread T_95, $init;
    .scope S_0000020007aecfc0;
T_96 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007aee7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0000020007aef1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0000020007aef570_0;
    %load/vec4 v0000020007aeee90_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007aeecb0, 0, 4;
T_96.2 ;
    %load/vec4 v0000020007aeee90_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020007aeecb0, 4;
    %assign/vec4 v0000020007aede50_0, 0;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000020007af7730;
T_97 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007afab70, v0000020007af95b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_97;
    .scope S_0000020007af7d70;
T_98 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af9510_0, 0, 12;
    %end;
    .thread T_98, $init;
    .scope S_0000020007af7d70;
T_99 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af9650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af9510_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0000020007afa050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0000020007af9c90_0;
    %assign/vec4 v0000020007af9510_0, 0;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0000020007af6dd0;
T_100 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af9c90_0, 0, 12;
    %end;
    .thread T_100, $init;
    .scope S_0000020007af6dd0;
T_101 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af98d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0000020007afa4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0000020007af9470_0;
    %load/vec4 v0000020007af9ab0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af95b0, 0, 4;
T_101.2 ;
    %load/vec4 v0000020007af9ab0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af95b0, 4;
    %assign/vec4 v0000020007af9c90_0, 0;
T_101.0 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0000020007aec660;
T_102 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af02b0, v0000020007aeead0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_102;
    .scope S_0000020007aec4d0;
T_103 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007aee170_0, 0, 8;
    %end;
    .thread T_103, $init;
    .scope S_0000020007aec4d0;
T_104 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007aefa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020007aee170_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0000020007aef9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v0000020007aee030_0;
    %assign/vec4 v0000020007aee170_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0000020007aec1b0;
T_105 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007aee030_0, 0, 8;
    %end;
    .thread T_105, $init;
    .scope S_0000020007aec1b0;
T_106 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007aef930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0000020007aee0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0000020007aee210_0;
    %load/vec4 v0000020007aee3f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007aeead0, 0, 4;
T_106.2 ;
    %load/vec4 v0000020007aee3f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020007aeead0, 4;
    %assign/vec4 v0000020007aee030_0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0000020007af83b0;
T_107 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007afaf80, v0000020007af9790, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_107;
    .scope S_0000020007af8220;
T_108 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af96f0_0, 0, 12;
    %end;
    .thread T_108, $init;
    .scope S_0000020007af8220;
T_109 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af9bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af96f0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0000020007afa2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0000020007af9a10_0;
    %assign/vec4 v0000020007af96f0_0, 0;
T_109.2 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0000020007af7f00;
T_110 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af9a10_0, 0, 12;
    %end;
    .thread T_110, $init;
    .scope S_0000020007af7f00;
T_111 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %load/vec4 v0000020007af90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0000020007af9830_0;
    %load/vec4 v0000020007afa230_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af9790, 0, 4;
T_111.2 ;
    %load/vec4 v0000020007afa230_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af9790, 4;
    %assign/vec4 v0000020007af9a10_0, 0;
T_111.0 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0000020007aecb10;
T_112 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af03a0, v0000020007af0bc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_112;
    .scope S_0000020007aec980;
T_113 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007af1e80_0, 0, 8;
    %end;
    .thread T_113, $init;
    .scope S_0000020007aec980;
T_114 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020007af1e80_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0000020007af1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0000020007af1f20_0;
    %assign/vec4 v0000020007af1e80_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0000020007aec7f0;
T_115 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007af1f20_0, 0, 8;
    %end;
    .thread T_115, $init;
    .scope S_0000020007aec7f0;
T_116 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v0000020007af1340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0000020007af0e40_0;
    %load/vec4 v0000020007af0d00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af0bc0, 0, 4;
T_116.2 ;
    %load/vec4 v0000020007af0d00_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020007af0bc0, 4;
    %assign/vec4 v0000020007af1f20_0, 0;
T_116.0 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0000020007af75a0;
T_117 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007afacb0, v0000020007af9d30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_117;
    .scope S_0000020007af7280;
T_118 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007afa410_0, 0, 12;
    %end;
    .thread T_118, $init;
    .scope S_0000020007af7280;
T_119 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007afa7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007afa410_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0000020007afa910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0000020007afa730_0;
    %assign/vec4 v0000020007afa410_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0000020007af7be0;
T_120 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007afa730_0, 0, 12;
    %end;
    .thread T_120, $init;
    .scope S_0000020007af7be0;
T_121 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007afa690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0000020007afa9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0000020007afa5f0_0;
    %load/vec4 v0000020007af8ed0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af9d30, 0, 4;
T_121.2 ;
    %load/vec4 v0000020007af8ed0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af9d30, 4;
    %assign/vec4 v0000020007afa730_0, 0;
T_121.0 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0000020007af30d0;
T_122 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007af24a0, v0000020007af10c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_122;
    .scope S_0000020007aece30;
T_123 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007af2380_0, 0, 8;
    %end;
    .thread T_123, $init;
    .scope S_0000020007aece30;
T_124 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020007af2380_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0000020007af13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0000020007af04e0_0;
    %assign/vec4 v0000020007af2380_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0000020007aed150;
T_125 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020007af04e0_0, 0, 8;
    %end;
    .thread T_125, $init;
    .scope S_0000020007aed150;
T_126 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007af1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0000020007af1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0000020007af1160_0;
    %load/vec4 v0000020007af0a80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af10c0, 0, 4;
T_126.2 ;
    %load/vec4 v0000020007af0a80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020007af10c0, 4;
    %assign/vec4 v0000020007af04e0_0, 0;
T_126.0 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0000020007afbfe0;
T_127 ;
    %vpi_call/w 5 33 "$readmemh", P_0000020007afb7f0, v0000020007af8c50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_127;
    .scope S_0000020007af6c40;
T_128 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007af8bb0_0, 0, 12;
    %end;
    .thread T_128, $init;
    .scope S_0000020007af6c40;
T_129 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007b00d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000020007af8bb0_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0000020007b01160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v0000020007b01b60_0;
    %assign/vec4 v0000020007af8bb0_0, 0;
T_129.2 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0000020007af8540;
T_130 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000020007b01b60_0, 0, 12;
    %end;
    .thread T_130, $init;
    .scope S_0000020007af8540;
T_131 ;
    %wait E_0000020007a7b930;
    %load/vec4 v0000020007b01980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %load/vec4 v0000020007b008a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0000020007af9010_0;
    %load/vec4 v0000020007af8cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020007af8c50, 0, 4;
T_131.2 ;
    %load/vec4 v0000020007af8cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020007af8c50, 4;
    %assign/vec4 v0000020007b01b60_0, 0;
T_131.0 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0000020007902ae0;
T_132 ;
    %wait E_0000020007a7b930;
    %fork t_1, S_0000020007902c70;
    %jmp t_0;
    .scope S_0000020007902c70;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020007a50850_0, 0, 32;
T_132.0 ;
    %load/vec4 v0000020007a50850_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_132.1, 5;
    %load/vec4 v0000020007b03960_0;
    %load/vec4 v0000020007a50850_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000020007a50850_0;
    %assign/vec4/off/d v0000020007b03960_0, 4, 5;
    %load/vec4 v0000020007b02ce0_0;
    %load/vec4 v0000020007a50850_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000020007a50850_0;
    %assign/vec4/off/d v0000020007b02ce0_0, 4, 5;
    %load/vec4 v0000020007a50850_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000020007a50850_0, 0, 32;
    %jmp T_132.0;
T_132.1 ;
    %end;
    .scope S_0000020007902ae0;
t_0 %join;
    %load/vec4 v0000020007b038c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020007b03960_0, 4, 5;
    %load/vec4 v0000020007b02b00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020007b02ce0_0, 4, 5;
    %load/vec4 v0000020007b04400_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020007b035a0_0, 4, 5;
    %load/vec4 v0000020007b035a0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020007b035a0_0, 4, 5;
    %load/vec4 v0000020007b03dc0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020007b02ba0_0, 4, 5;
    %load/vec4 v0000020007b02ba0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020007b02ba0_0, 4, 5;
    %load/vec4 v0000020007b03960_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %load/vec4 v0000020007b03b40_0;
    %parti/s 12, 96, 8;
    %cmpi/e 1030, 0, 12;
    %jmp/0xz  T_132.4, 4;
    %load/vec4 v0000020007b03b40_0;
    %load/vec4 v0000020007b035a0_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %assign/vec4 v0000020007b022e0_0, 0;
    %jmp T_132.5;
T_132.4 ;
    %load/vec4 v0000020007b03b40_0;
    %parti/s 12, 96, 8;
    %assign/vec4 v0000020007b022e0_0, 0;
T_132.5 ;
    %jmp T_132.3;
T_132.2 ;
    %load/vec4 v0000020007b02ce0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.6, 8;
    %load/vec4 v0000020007b03b40_0;
    %parti/s 12, 108, 8;
    %cmpi/e 1030, 0, 12;
    %jmp/0xz  T_132.8, 4;
    %load/vec4 v0000020007b03b40_0;
    %load/vec4 v0000020007b035a0_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %assign/vec4 v0000020007b022e0_0, 0;
    %jmp T_132.9;
T_132.8 ;
    %load/vec4 v0000020007b03b40_0;
    %parti/s 12, 108, 8;
    %assign/vec4 v0000020007b022e0_0, 0;
T_132.9 ;
    %jmp T_132.7;
T_132.6 ;
    %load/vec4 v0000020007b02ba0_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_132.10, 4;
    %load/vec4 v0000020007b03b40_0;
    %load/vec4 v0000020007b02ba0_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %cmpi/e 1030, 0, 12;
    %jmp/0xz  T_132.12, 4;
    %load/vec4 v0000020007b03b40_0;
    %load/vec4 v0000020007b035a0_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %assign/vec4 v0000020007b022e0_0, 0;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0000020007b03b40_0;
    %load/vec4 v0000020007b02ba0_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %assign/vec4 v0000020007b022e0_0, 0;
T_132.13 ;
    %jmp T_132.11;
T_132.10 ;
    %load/vec4 v0000020007b03b40_0;
    %load/vec4 v0000020007b035a0_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %muli 12, 0, 8;
    %part/u 12;
    %assign/vec4 v0000020007b022e0_0, 0;
T_132.11 ;
T_132.7 ;
T_132.3 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0000020007962e60;
T_133 ;
    %delay 10000, 0;
    %load/vec4 v0000020007b04220_0;
    %nor/r;
    %store/vec4 v0000020007b04220_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0000020007962e60;
T_134 ;
    %vpi_call/w 3 34 "$dumpfile", "track_view.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020007962e60 {0 0 0};
    %vpi_call/w 3 36 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020007b04220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020007b026a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020007b026a0_0, 0, 1;
    %pushi/vec4 1960, 0, 11;
    %store/vec4 v0000020007b03aa0_0, 0, 11;
    %pushi/vec4 1960, 0, 11;
    %store/vec4 v0000020007b02d80_0, 0, 11;
    %pushi/vec4 224, 0, 11;
    %store/vec4 v0000020007b040e0_0, 0, 11;
    %pushi/vec4 224, 0, 11;
    %store/vec4 v0000020007b03a00_0, 0, 11;
    %delay 20000, 0;
    %fork t_3, S_000002000793a590;
    %jmp t_2;
    .scope S_000002000793a590;
t_3 ;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000020007a516b0_0, 0, 32;
T_134.0 ;
    %load/vec4 v0000020007a516b0_0;
    %cmpi/s 65, 0, 32;
    %jmp/0xz T_134.1, 5;
    %fork t_5, S_000002000793a720;
    %jmp t_4;
    .scope S_000002000793a720;
t_5 ;
    %pushi/vec4 96, 0, 32;
    %store/vec4 v0000020007a51250_0, 0, 32;
T_134.2 ;
    %load/vec4 v0000020007a51250_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_134.3, 5;
    %load/vec4 v0000020007a51250_0;
    %pad/s 11;
    %store/vec4 v0000020007b04680_0, 0, 11;
    %load/vec4 v0000020007a516b0_0;
    %pad/s 10;
    %store/vec4 v0000020007b03be0_0, 0, 10;
    %delay 20000, 0;
    %load/vec4 v0000020007a51250_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000020007a51250_0, 0, 32;
    %jmp T_134.2;
T_134.3 ;
    %end;
    .scope S_000002000793a590;
t_4 %join;
    %load/vec4 v0000020007a516b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000020007a516b0_0, 0, 32;
    %jmp T_134.0;
T_134.1 ;
    %end;
    .scope S_0000020007962e60;
t_2 %join;
    %delay 10000000, 0;
    %vpi_call/w 3 58 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_134;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/track_view_tb.sv";
    "src/track_view.sv";
    "src/xilinx_single_port_ram_read_first.v";
