
DMA_double_buff_DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d3c  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08001f34  08001f34  00011f34  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001fe8  08001fe8  00011fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001fec  08001fec  00011fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001ff0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d4  20000004  08001ff4  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000d8  08001ff4  000200d8  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001484f  00000000  00000000  00020032  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002767  00000000  00000000  00034881  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000067bf  00000000  00000000  00036fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008b0  00000000  00000000  0003d7a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000bc0  00000000  00000000  0003e058  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000557f  00000000  00000000  0003ec18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003c01  00000000  00000000  00044197  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00047d98  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001868  00000000  00000000  00047e14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000004 	.word	0x20000004
 8000214:	00000000 	.word	0x00000000
 8000218:	08001f1c 	.word	0x08001f1c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000008 	.word	0x20000008
 8000234:	08001f1c 	.word	0x08001f1c

08000238 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000238:	4b08      	ldr	r3, [pc, #32]	; (800025c <HAL_InitTick+0x24>)
{
 800023a:	b510      	push	{r4, lr}
 800023c:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 800023e:	6818      	ldr	r0, [r3, #0]
 8000240:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000244:	fbb0 f0f3 	udiv	r0, r0, r3
 8000248:	f000 f87a 	bl	8000340 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800024c:	2200      	movs	r2, #0
 800024e:	4621      	mov	r1, r4
 8000250:	f04f 30ff 	mov.w	r0, #4294967295
 8000254:	f000 f830 	bl	80002b8 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000258:	2000      	movs	r0, #0
 800025a:	bd10      	pop	{r4, pc}
 800025c:	20000000 	.word	0x20000000

08000260 <HAL_Init>:
{
 8000260:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000262:	2003      	movs	r0, #3
 8000264:	f000 f816 	bl	8000294 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000268:	2000      	movs	r0, #0
 800026a:	f7ff ffe5 	bl	8000238 <HAL_InitTick>
  HAL_MspInit();
 800026e:	f001 fd30 	bl	8001cd2 <HAL_MspInit>
}
 8000272:	2000      	movs	r0, #0
 8000274:	bd08      	pop	{r3, pc}
	...

08000278 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000278:	4a02      	ldr	r2, [pc, #8]	; (8000284 <HAL_IncTick+0xc>)
 800027a:	6813      	ldr	r3, [r2, #0]
 800027c:	3301      	adds	r3, #1
 800027e:	6013      	str	r3, [r2, #0]
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	20000020 	.word	0x20000020

08000288 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000288:	4b01      	ldr	r3, [pc, #4]	; (8000290 <HAL_GetTick+0x8>)
 800028a:	6818      	ldr	r0, [r3, #0]
}
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000020 	.word	0x20000020

08000294 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000294:	4a07      	ldr	r2, [pc, #28]	; (80002b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000296:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000298:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800029a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800029e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002a2:	041b      	lsls	r3, r3, #16
 80002a4:	0c1b      	lsrs	r3, r3, #16
 80002a6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80002ae:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80002b0:	60d3      	str	r3, [r2, #12]
 80002b2:	4770      	bx	lr
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002b8:	4b19      	ldr	r3, [pc, #100]	; (8000320 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002ba:	b530      	push	{r4, r5, lr}
 80002bc:	68dc      	ldr	r4, [r3, #12]
 80002be:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002c2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002c6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002c8:	2b04      	cmp	r3, #4
 80002ca:	bf28      	it	cs
 80002cc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ce:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002d0:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002d4:	bf8c      	ite	hi
 80002d6:	3c03      	subhi	r4, #3
 80002d8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002da:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) < 0)
 80002de:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80002e4:	ea01 0103 	and.w	r1, r1, r3
 80002e8:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002ec:	fa05 f404 	lsl.w	r4, r5, r4
 80002f0:	f104 34ff 	add.w	r4, r4, #4294967295
 80002f4:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f8:	ea42 0201 	orr.w	r2, r2, r1
 80002fc:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) < 0)
 8000300:	da05      	bge.n	800030e <HAL_NVIC_SetPriority+0x56>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000302:	f000 000f 	and.w	r0, r0, #15
 8000306:	b2d2      	uxtb	r2, r2
 8000308:	4b06      	ldr	r3, [pc, #24]	; (8000324 <HAL_NVIC_SetPriority+0x6c>)
 800030a:	541a      	strb	r2, [r3, r0]
 800030c:	bd30      	pop	{r4, r5, pc}
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800030e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000312:	b2d2      	uxtb	r2, r2
 8000314:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000318:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 800031c:	bd30      	pop	{r4, r5, pc}
 800031e:	bf00      	nop
 8000320:	e000ed00 	.word	0xe000ed00
 8000324:	e000ed14 	.word	0xe000ed14

08000328 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000328:	0942      	lsrs	r2, r0, #5
 800032a:	2301      	movs	r3, #1
 800032c:	f000 001f 	and.w	r0, r0, #31
 8000330:	fa03 f000 	lsl.w	r0, r3, r0
 8000334:	4b01      	ldr	r3, [pc, #4]	; (800033c <HAL_NVIC_EnableIRQ+0x14>)
 8000336:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800033a:	4770      	bx	lr
 800033c:	e000e100 	.word	0xe000e100

08000340 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000340:	3801      	subs	r0, #1
 8000342:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000346:	d20a      	bcs.n	800035e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000348:	4b06      	ldr	r3, [pc, #24]	; (8000364 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800034a:	21f0      	movs	r1, #240	; 0xf0
 800034c:	4a06      	ldr	r2, [pc, #24]	; (8000368 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800034e:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000350:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000352:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000356:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000358:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800035a:	601a      	str	r2, [r3, #0]
 800035c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800035e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	e000e010 	.word	0xe000e010
 8000368:	e000ed00 	.word	0xe000ed00

0800036c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800036c:	4b04      	ldr	r3, [pc, #16]	; (8000380 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800036e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	bf0c      	ite	eq
 8000374:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000378:	f022 0204 	bicne.w	r2, r2, #4
 800037c:	601a      	str	r2, [r3, #0]
 800037e:	4770      	bx	lr
 8000380:	e000e010 	.word	0xe000e010

08000384 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000384:	4770      	bx	lr

08000386 <HAL_SYSTICK_IRQHandler>:
{
 8000386:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000388:	f7ff fffc 	bl	8000384 <HAL_SYSTICK_Callback>
 800038c:	bd08      	pop	{r3, pc}

0800038e <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800038e:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if(hdac == NULL)
 8000390:	4604      	mov	r4, r0
 8000392:	b168      	cbz	r0, 80003b0 <HAL_DAC_Init+0x22>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8000394:	7903      	ldrb	r3, [r0, #4]
 8000396:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800039a:	b913      	cbnz	r3, 80003a2 <HAL_DAC_Init+0x14>
  { 
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 800039c:	7142      	strb	r2, [r0, #5]
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800039e:	f001 fcc9 	bl	8001d34 <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80003a2:	2302      	movs	r3, #2
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80003a4:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80003a6:	7123      	strb	r3, [r4, #4]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80003a8:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80003aa:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80003ac:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 80003ae:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 80003b0:	2001      	movs	r0, #1
}
 80003b2:	bd10      	pop	{r4, pc}

080003b4 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80003b4:	4770      	bx	lr

080003b6 <HAL_DAC_IRQHandler>:
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80003b6:	6803      	ldr	r3, [r0, #0]
 80003b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003ba:	0491      	lsls	r1, r2, #18
{
 80003bc:	b510      	push	{r4, lr}
 80003be:	4604      	mov	r4, r0
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80003c0:	d50e      	bpl.n	80003e0 <HAL_DAC_IRQHandler+0x2a>
    hdac->State = HAL_DAC_STATE_ERROR;
 80003c2:	2204      	movs	r2, #4
 80003c4:	7102      	strb	r2, [r0, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 80003c6:	6902      	ldr	r2, [r0, #16]
 80003c8:	f042 0201 	orr.w	r2, r2, #1
 80003cc:	6102      	str	r2, [r0, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80003ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80003d2:	635a      	str	r2, [r3, #52]	; 0x34
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80003d4:	681a      	ldr	r2, [r3, #0]
 80003d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80003da:	601a      	str	r2, [r3, #0]
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80003dc:	f7ff ffea 	bl	80003b4 <HAL_DAC_DMAUnderrunCallbackCh1>
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80003e0:	6823      	ldr	r3, [r4, #0]
 80003e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003e4:	0092      	lsls	r2, r2, #2
 80003e6:	d511      	bpl.n	800040c <HAL_DAC_IRQHandler+0x56>
    hdac->State = HAL_DAC_STATE_ERROR;
 80003e8:	2204      	movs	r2, #4
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80003ea:	4620      	mov	r0, r4
    hdac->State = HAL_DAC_STATE_ERROR;
 80003ec:	7122      	strb	r2, [r4, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80003ee:	6922      	ldr	r2, [r4, #16]
 80003f0:	f042 0202 	orr.w	r2, r2, #2
 80003f4:	6122      	str	r2, [r4, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80003f6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80003fa:	635a      	str	r2, [r3, #52]	; 0x34
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80003fc:	681a      	ldr	r2, [r3, #0]
 80003fe:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8000402:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8000406:	601a      	str	r2, [r3, #0]
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8000408:	f000 b821 	b.w	800044e <HAL_DACEx_DMAUnderrunCallbackCh2>
 800040c:	bd10      	pop	{r4, pc}

0800040e <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800040e:	7943      	ldrb	r3, [r0, #5]
 8000410:	2b01      	cmp	r3, #1
 8000412:	f04f 0302 	mov.w	r3, #2
{
 8000416:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdac);
 8000418:	d017      	beq.n	800044a <HAL_DAC_ConfigChannel+0x3c>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800041a:	6804      	ldr	r4, [r0, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800041c:	f640 75fe 	movw	r5, #4094	; 0xffe
  hdac->State = HAL_DAC_STATE_BUSY;
 8000420:	7103      	strb	r3, [r0, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000422:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8000424:	6823      	ldr	r3, [r4, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000426:	ea23 0505 	bic.w	r5, r3, r5
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800042a:	c90a      	ldmia	r1, {r1, r3}
 800042c:	430b      	orrs	r3, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800042e:	21c0      	movs	r1, #192	; 0xc0
  tmpreg1 |= tmpreg2 << Channel;
 8000430:	4093      	lsls	r3, r2
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000432:	fa01 f202 	lsl.w	r2, r1, r2
  tmpreg1 |= tmpreg2 << Channel;
 8000436:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 8000438:	6023      	str	r3, [r4, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800043a:	6823      	ldr	r3, [r4, #0]
 800043c:	ea23 0202 	bic.w	r2, r3, r2
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000440:	2301      	movs	r3, #1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000442:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8000444:	7103      	strb	r3, [r0, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000446:	2300      	movs	r3, #0
 8000448:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 800044a:	4618      	mov	r0, r3
  
  /* Return function status */
  return HAL_OK;
}
 800044c:	bd30      	pop	{r4, r5, pc}

0800044e <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800044e:	4770      	bx	lr

08000450 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000450:	6803      	ldr	r3, [r0, #0]
 8000452:	2118      	movs	r1, #24
 8000454:	b2da      	uxtb	r2, r3
 8000456:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800045a:	3a10      	subs	r2, #16
 800045c:	f023 0303 	bic.w	r3, r3, #3
 8000460:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000464:	4904      	ldr	r1, [pc, #16]	; (8000478 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8000466:	2a03      	cmp	r2, #3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000468:	5c89      	ldrb	r1, [r1, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800046a:	bf88      	it	hi
 800046c:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800046e:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000470:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 8000472:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	08001f34 	.word	0x08001f34

0800047c <HAL_DMA_Init>:
{
 800047c:	b570      	push	{r4, r5, r6, lr}
 800047e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000480:	f7ff ff02 	bl	8000288 <HAL_GetTick>
 8000484:	4605      	mov	r5, r0
  if(hdma == NULL)
 8000486:	2c00      	cmp	r4, #0
 8000488:	d071      	beq.n	800056e <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 800048a:	2300      	movs	r3, #0
  __HAL_DMA_DISABLE(hdma);
 800048c:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 800048e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8000492:	2302      	movs	r3, #2
 8000494:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8000498:	6813      	ldr	r3, [r2, #0]
 800049a:	f023 0301 	bic.w	r3, r3, #1
 800049e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80004a0:	6821      	ldr	r1, [r4, #0]
 80004a2:	680b      	ldr	r3, [r1, #0]
 80004a4:	07d8      	lsls	r0, r3, #31
 80004a6:	d43c      	bmi.n	8000522 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80004a8:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80004aa:	4d32      	ldr	r5, [pc, #200]	; (8000574 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80004ac:	6862      	ldr	r2, [r4, #4]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80004ae:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80004b0:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80004b2:	69a0      	ldr	r0, [r4, #24]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80004b4:	4313      	orrs	r3, r2
 80004b6:	68e2      	ldr	r2, [r4, #12]
 80004b8:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80004ba:	6922      	ldr	r2, [r4, #16]
 80004bc:	4313      	orrs	r3, r2
 80004be:	6962      	ldr	r2, [r4, #20]
 80004c0:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80004c2:	69e2      	ldr	r2, [r4, #28]
 80004c4:	4303      	orrs	r3, r0
 80004c6:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80004c8:	6a22      	ldr	r2, [r4, #32]
 80004ca:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80004cc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80004ce:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80004d0:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80004d4:	bf01      	itttt	eq
 80004d6:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 80004d8:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 80004da:	4335      	orreq	r5, r6
 80004dc:	432b      	orreq	r3, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80004de:	2a04      	cmp	r2, #4
  hdma->Instance->CR = tmp;  
 80004e0:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80004e2:	694b      	ldr	r3, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80004e4:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 80004e8:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80004ec:	d10b      	bne.n	8000506 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 80004ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80004f0:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 80004f2:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80004f4:	b13d      	cbz	r5, 8000506 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80004f6:	b9f8      	cbnz	r0, 8000538 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 80004f8:	2a01      	cmp	r2, #1
 80004fa:	d02d      	beq.n	8000558 <HAL_DMA_Init+0xdc>
 80004fc:	d301      	bcc.n	8000502 <HAL_DMA_Init+0x86>
 80004fe:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000500:	d101      	bne.n	8000506 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000502:	01ea      	lsls	r2, r5, #7
 8000504:	d42b      	bmi.n	800055e <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8000506:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000508:	4620      	mov	r0, r4
 800050a:	f7ff ffa1 	bl	8000450 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800050e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000510:	233f      	movs	r3, #63	; 0x3f
 8000512:	4093      	lsls	r3, r2
 8000514:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000516:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000518:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800051a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800051c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000520:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000522:	f7ff feb1 	bl	8000288 <HAL_GetTick>
 8000526:	1b40      	subs	r0, r0, r5
 8000528:	2805      	cmp	r0, #5
 800052a:	d9b9      	bls.n	80004a0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800052c:	2320      	movs	r3, #32
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800052e:	2003      	movs	r0, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000530:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000532:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8000536:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000538:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800053c:	d113      	bne.n	8000566 <HAL_DMA_Init+0xea>
    switch (tmp)
 800053e:	2a03      	cmp	r2, #3
 8000540:	d8e1      	bhi.n	8000506 <HAL_DMA_Init+0x8a>
 8000542:	a001      	add	r0, pc, #4	; (adr r0, 8000548 <HAL_DMA_Init+0xcc>)
 8000544:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000548:	0800055f 	.word	0x0800055f
 800054c:	08000503 	.word	0x08000503
 8000550:	0800055f 	.word	0x0800055f
 8000554:	08000559 	.word	0x08000559
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000558:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800055c:	d1d3      	bne.n	8000506 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800055e:	2340      	movs	r3, #64	; 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8000560:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000562:	6563      	str	r3, [r4, #84]	; 0x54
 8000564:	e7e5      	b.n	8000532 <HAL_DMA_Init+0xb6>
    switch (tmp)
 8000566:	2a02      	cmp	r2, #2
 8000568:	d9f9      	bls.n	800055e <HAL_DMA_Init+0xe2>
 800056a:	2a03      	cmp	r2, #3
 800056c:	e7c8      	b.n	8000500 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 800056e:	2001      	movs	r0, #1
 8000570:	bd70      	pop	{r4, r5, r6, pc}
 8000572:	bf00      	nop
 8000574:	e010803f 	.word	0xe010803f

08000578 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0;
 8000578:	2300      	movs	r3, #0
{
 800057a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0;
 800057c:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800057e:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 8000580:	4b59      	ldr	r3, [pc, #356]	; (80006e8 <HAL_DMA_IRQHandler+0x170>)
{
 8000582:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000584:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600;
 8000586:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000588:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800058a:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800058c:	409a      	lsls	r2, r3
 800058e:	4216      	tst	r6, r2
 8000590:	d00c      	beq.n	80005ac <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000592:	6801      	ldr	r1, [r0, #0]
 8000594:	6808      	ldr	r0, [r1, #0]
 8000596:	0740      	lsls	r0, r0, #29
 8000598:	d508      	bpl.n	80005ac <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800059a:	6808      	ldr	r0, [r1, #0]
 800059c:	f020 0004 	bic.w	r0, r0, #4
 80005a0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80005a2:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80005a4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80005a6:	f042 0201 	orr.w	r2, r2, #1
 80005aa:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80005ac:	4a4f      	ldr	r2, [pc, #316]	; (80006ec <HAL_DMA_IRQHandler+0x174>)
 80005ae:	409a      	lsls	r2, r3
 80005b0:	4216      	tst	r6, r2
 80005b2:	d008      	beq.n	80005c6 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80005b4:	6821      	ldr	r1, [r4, #0]
 80005b6:	6949      	ldr	r1, [r1, #20]
 80005b8:	0609      	lsls	r1, r1, #24
 80005ba:	d504      	bpl.n	80005c6 <HAL_DMA_IRQHandler+0x4e>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80005bc:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80005be:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80005c0:	f042 0202 	orr.w	r2, r2, #2
 80005c4:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80005c6:	4a4a      	ldr	r2, [pc, #296]	; (80006f0 <HAL_DMA_IRQHandler+0x178>)
 80005c8:	409a      	lsls	r2, r3
 80005ca:	4216      	tst	r6, r2
 80005cc:	d008      	beq.n	80005e0 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80005ce:	6821      	ldr	r1, [r4, #0]
 80005d0:	6809      	ldr	r1, [r1, #0]
 80005d2:	0788      	lsls	r0, r1, #30
 80005d4:	d504      	bpl.n	80005e0 <HAL_DMA_IRQHandler+0x68>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80005d6:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80005d8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80005da:	f042 0204 	orr.w	r2, r2, #4
 80005de:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80005e0:	2210      	movs	r2, #16
 80005e2:	409a      	lsls	r2, r3
 80005e4:	4216      	tst	r6, r2
 80005e6:	d010      	beq.n	800060a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80005e8:	6823      	ldr	r3, [r4, #0]
 80005ea:	6819      	ldr	r1, [r3, #0]
 80005ec:	0709      	lsls	r1, r1, #28
 80005ee:	d50c      	bpl.n	800060a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80005f0:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80005f2:	681a      	ldr	r2, [r3, #0]
 80005f4:	0350      	lsls	r0, r2, #13
 80005f6:	d535      	bpl.n	8000664 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	0319      	lsls	r1, r3, #12
 80005fc:	d401      	bmi.n	8000602 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80005fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000600:	e000      	b.n	8000604 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000602:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8000604:	b10b      	cbz	r3, 800060a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8000606:	4620      	mov	r0, r4
 8000608:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800060a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800060c:	2220      	movs	r2, #32
 800060e:	408a      	lsls	r2, r1
 8000610:	4216      	tst	r6, r2
 8000612:	d038      	beq.n	8000686 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000614:	6823      	ldr	r3, [r4, #0]
 8000616:	6818      	ldr	r0, [r3, #0]
 8000618:	06c6      	lsls	r6, r0, #27
 800061a:	d534      	bpl.n	8000686 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800061c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800061e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000622:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000624:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000626:	d125      	bne.n	8000674 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000628:	f022 0216 	bic.w	r2, r2, #22
 800062c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800062e:	695a      	ldr	r2, [r3, #20]
 8000630:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000634:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000636:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000638:	b90a      	cbnz	r2, 800063e <HAL_DMA_IRQHandler+0xc6>
 800063a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800063c:	b11a      	cbz	r2, 8000646 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	f022 0208 	bic.w	r2, r2, #8
 8000644:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000646:	233f      	movs	r3, #63	; 0x3f
 8000648:	408b      	lsls	r3, r1
 800064a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 800064c:	2300      	movs	r3, #0
 800064e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000652:	2301      	movs	r3, #1
 8000654:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000658:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800065a:	b10b      	cbz	r3, 8000660 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 800065c:	4620      	mov	r0, r4
 800065e:	4798      	blx	r3
}
 8000660:	b003      	add	sp, #12
 8000662:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	05d2      	lsls	r2, r2, #23
 8000668:	d4c9      	bmi.n	80005fe <HAL_DMA_IRQHandler+0x86>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	f022 0208 	bic.w	r2, r2, #8
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	e7c4      	b.n	80005fe <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000674:	0350      	lsls	r0, r2, #13
 8000676:	d528      	bpl.n	80006ca <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	0319      	lsls	r1, r3, #12
 800067c:	d432      	bmi.n	80006e4 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 800067e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8000680:	b10b      	cbz	r3, 8000686 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8000682:	4620      	mov	r0, r4
 8000684:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000686:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000688:	2b00      	cmp	r3, #0
 800068a:	d0e9      	beq.n	8000660 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800068c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800068e:	07da      	lsls	r2, r3, #31
 8000690:	d519      	bpl.n	80006c6 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000692:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8000694:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8000696:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800069a:	6813      	ldr	r3, [r2, #0]
 800069c:	f023 0301 	bic.w	r3, r3, #1
 80006a0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 80006a2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80006a6:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80006aa:	9b01      	ldr	r3, [sp, #4]
 80006ac:	3301      	adds	r3, #1
 80006ae:	429f      	cmp	r7, r3
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	d302      	bcc.n	80006ba <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80006b4:	6813      	ldr	r3, [r2, #0]
 80006b6:	07db      	lsls	r3, r3, #31
 80006b8:	d4f7      	bmi.n	80006aa <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 80006ba:	2300      	movs	r3, #0
 80006bc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80006c0:	2301      	movs	r3, #1
 80006c2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80006c6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80006c8:	e7c7      	b.n	800065a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80006d0:	d108      	bne.n	80006e4 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80006d2:	6819      	ldr	r1, [r3, #0]
 80006d4:	f021 0110 	bic.w	r1, r1, #16
 80006d8:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80006da:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80006dc:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80006e0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80006e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80006e6:	e7cb      	b.n	8000680 <HAL_DMA_IRQHandler+0x108>
 80006e8:	20000000 	.word	0x20000000
 80006ec:	00800001 	.word	0x00800001
 80006f0:	00800004 	.word	0x00800004

080006f4 <HAL_DMA_RegisterCallback>:
  __HAL_LOCK(hdma);
 80006f4:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 80006f8:	2b01      	cmp	r3, #1
{
 80006fa:	b510      	push	{r4, lr}
 80006fc:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80006fe:	d01f      	beq.n	8000740 <HAL_DMA_RegisterCallback+0x4c>
 8000700:	2301      	movs	r3, #1
 8000702:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000706:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 800070a:	4298      	cmp	r0, r3
 800070c:	d113      	bne.n	8000736 <HAL_DMA_RegisterCallback+0x42>
    switch (CallbackID)
 800070e:	2905      	cmp	r1, #5
 8000710:	d805      	bhi.n	800071e <HAL_DMA_RegisterCallback+0x2a>
 8000712:	e8df f001 	tbb	[pc, r1]
 8000716:	0603      	.short	0x0603
 8000718:	0e0c0a08 	.word	0x0e0c0a08
      hdma->XferCpltCallback = pCallback;
 800071c:	63e2      	str	r2, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800071e:	2000      	movs	r0, #0
 8000720:	e00a      	b.n	8000738 <HAL_DMA_RegisterCallback+0x44>
      hdma->XferHalfCpltCallback = pCallback;
 8000722:	6422      	str	r2, [r4, #64]	; 0x40
 8000724:	e7fb      	b.n	800071e <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferM1CpltCallback = pCallback;
 8000726:	6462      	str	r2, [r4, #68]	; 0x44
 8000728:	e7f9      	b.n	800071e <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferM1HalfCpltCallback = pCallback;
 800072a:	64a2      	str	r2, [r4, #72]	; 0x48
 800072c:	e7f7      	b.n	800071e <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferErrorCallback = pCallback;
 800072e:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000730:	e7f5      	b.n	800071e <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferAbortCallback = pCallback;
 8000732:	6522      	str	r2, [r4, #80]	; 0x50
 8000734:	e7f3      	b.n	800071e <HAL_DMA_RegisterCallback+0x2a>
    status =  HAL_ERROR;
 8000736:	4618      	mov	r0, r3
  __HAL_UNLOCK(hdma);
 8000738:	2300      	movs	r3, #0
 800073a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return status;
 800073e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma);
 8000740:	2002      	movs	r0, #2
}
 8000742:	bd10      	pop	{r4, pc}

08000744 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8000744:	b570      	push	{r4, r5, r6, lr}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000746:	6886      	ldr	r6, [r0, #8]
 8000748:	2e80      	cmp	r6, #128	; 0x80
 800074a:	d104      	bne.n	8000756 <HAL_DMAEx_MultiBufferStart_IT+0x12>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800074c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000750:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000752:	2001      	movs	r0, #1
 8000754:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000756:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800075a:	2c01      	cmp	r4, #1
 800075c:	f000 81d8 	beq.w	8000b10 <HAL_DMAEx_MultiBufferStart_IT+0x3cc>
 8000760:	2401      	movs	r4, #1
 8000762:	2500      	movs	r5, #0
 8000764:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000768:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 800076c:	2c01      	cmp	r4, #1
 800076e:	f04f 0402 	mov.w	r4, #2
 8000772:	f040 81cb 	bne.w	8000b0c <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000776:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800077a:	2e40      	cmp	r6, #64	; 0x40
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800077c:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800077e:	6545      	str	r5, [r0, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8000780:	6825      	ldr	r5, [r4, #0]
 8000782:	f445 2580 	orr.w	r5, r5, #262144	; 0x40000
 8000786:	6025      	str	r5, [r4, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 8000788:	6123      	str	r3, [r4, #16]
  hdma->Instance->NDTR = DataLength;
 800078a:	9b04      	ldr	r3, [sp, #16]
 800078c:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800078e:	d13f      	bne.n	8000810 <HAL_DMAEx_MultiBufferStart_IT+0xcc>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8000790:	60a2      	str	r2, [r4, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8000792:	60e1      	str	r1, [r4, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000794:	4bb0      	ldr	r3, [pc, #704]	; (8000a58 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8000796:	429c      	cmp	r4, r3
 8000798:	d942      	bls.n	8000820 <HAL_DMAEx_MultiBufferStart_IT+0xdc>
 800079a:	3318      	adds	r3, #24
 800079c:	429c      	cmp	r4, r3
 800079e:	d03a      	beq.n	8000816 <HAL_DMAEx_MultiBufferStart_IT+0xd2>
 80007a0:	4aae      	ldr	r2, [pc, #696]	; (8000a5c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80007a2:	4294      	cmp	r4, r2
 80007a4:	d039      	beq.n	800081a <HAL_DMAEx_MultiBufferStart_IT+0xd6>
 80007a6:	3218      	adds	r2, #24
 80007a8:	4294      	cmp	r4, r2
 80007aa:	bf14      	ite	ne
 80007ac:	f04f 6200 	movne.w	r2, #134217728	; 0x8000000
 80007b0:	f44f 1200 	moveq.w	r2, #2097152	; 0x200000
 80007b4:	49aa      	ldr	r1, [pc, #680]	; (8000a60 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80007b6:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80007b8:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80007ba:	f040 80b3 	bne.w	8000924 <HAL_DMAEx_MultiBufferStart_IT+0x1e0>
 80007be:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80007c0:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80007c2:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80007c4:	f040 80e6 	bne.w	8000994 <HAL_DMAEx_MultiBufferStart_IT+0x250>
 80007c8:	2208      	movs	r2, #8
 80007ca:	49a5      	ldr	r1, [pc, #660]	; (8000a60 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80007cc:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80007ce:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80007d0:	f040 8118 	bne.w	8000a04 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>
 80007d4:	4aa3      	ldr	r2, [pc, #652]	; (8000a64 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80007d6:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80007d8:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80007da:	f040 8163 	bne.w	8000aa4 <HAL_DMAEx_MultiBufferStart_IT+0x360>
 80007de:	4ba2      	ldr	r3, [pc, #648]	; (8000a68 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80007e0:	4a9f      	ldr	r2, [pc, #636]	; (8000a60 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80007e2:	60d3      	str	r3, [r2, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80007e4:	6823      	ldr	r3, [r4, #0]
 80007e6:	f043 0316 	orr.w	r3, r3, #22
 80007ea:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80007ec:	6963      	ldr	r3, [r4, #20]
 80007ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007f2:	6163      	str	r3, [r4, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80007f4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80007f6:	b90b      	cbnz	r3, 80007fc <HAL_DMAEx_MultiBufferStart_IT+0xb8>
 80007f8:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80007fa:	b11b      	cbz	r3, 8000804 <HAL_DMAEx_MultiBufferStart_IT+0xc0>
      hdma->Instance->CR  |= DMA_IT_HT;
 80007fc:	6823      	ldr	r3, [r4, #0]
 80007fe:	f043 0308 	orr.w	r3, r3, #8
 8000802:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma); 
 8000804:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000806:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 8000808:	f043 0301 	orr.w	r3, r3, #1
 800080c:	6023      	str	r3, [r4, #0]
 800080e:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8000810:	60a1      	str	r1, [r4, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8000812:	60e2      	str	r2, [r4, #12]
 8000814:	e7be      	b.n	8000794 <HAL_DMAEx_MultiBufferStart_IT+0x50>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000816:	2220      	movs	r2, #32
 8000818:	e7cc      	b.n	80007b4 <HAL_DMAEx_MultiBufferStart_IT+0x70>
 800081a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800081e:	e7c9      	b.n	80007b4 <HAL_DMAEx_MultiBufferStart_IT+0x70>
 8000820:	4b92      	ldr	r3, [pc, #584]	; (8000a6c <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8000822:	429c      	cmp	r4, r3
 8000824:	d92a      	bls.n	800087c <HAL_DMAEx_MultiBufferStart_IT+0x138>
 8000826:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800082a:	429c      	cmp	r4, r3
 800082c:	d021      	beq.n	8000872 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 800082e:	4a90      	ldr	r2, [pc, #576]	; (8000a70 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8000830:	4294      	cmp	r4, r2
 8000832:	d020      	beq.n	8000876 <HAL_DMAEx_MultiBufferStart_IT+0x132>
 8000834:	3218      	adds	r2, #24
 8000836:	4294      	cmp	r4, r2
 8000838:	bf14      	ite	ne
 800083a:	f04f 6200 	movne.w	r2, #134217728	; 0x8000000
 800083e:	f44f 1200 	moveq.w	r2, #2097152	; 0x200000
 8000842:	4987      	ldr	r1, [pc, #540]	; (8000a60 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000844:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000846:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000848:	d17a      	bne.n	8000940 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 800084a:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800084c:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800084e:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8000850:	f040 80ae 	bne.w	80009b0 <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8000854:	2208      	movs	r2, #8
 8000856:	4982      	ldr	r1, [pc, #520]	; (8000a60 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8000858:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800085a:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800085c:	f040 80e0 	bne.w	8000a20 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>
 8000860:	4a80      	ldr	r2, [pc, #512]	; (8000a64 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8000862:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8000864:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8000866:	f040 812a 	bne.w	8000abe <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 800086a:	4b7f      	ldr	r3, [pc, #508]	; (8000a68 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800086c:	4a7c      	ldr	r2, [pc, #496]	; (8000a60 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800086e:	6093      	str	r3, [r2, #8]
 8000870:	e7b8      	b.n	80007e4 <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000872:	2220      	movs	r2, #32
 8000874:	e7e5      	b.n	8000842 <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 8000876:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800087a:	e7e2      	b.n	8000842 <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 800087c:	4b7d      	ldr	r3, [pc, #500]	; (8000a74 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800087e:	429c      	cmp	r4, r3
 8000880:	d928      	bls.n	80008d4 <HAL_DMAEx_MultiBufferStart_IT+0x190>
 8000882:	3318      	adds	r3, #24
 8000884:	429c      	cmp	r4, r3
 8000886:	d020      	beq.n	80008ca <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8000888:	4a7b      	ldr	r2, [pc, #492]	; (8000a78 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800088a:	4294      	cmp	r4, r2
 800088c:	d01f      	beq.n	80008ce <HAL_DMAEx_MultiBufferStart_IT+0x18a>
 800088e:	3218      	adds	r2, #24
 8000890:	4294      	cmp	r4, r2
 8000892:	bf14      	ite	ne
 8000894:	f04f 6200 	movne.w	r2, #134217728	; 0x8000000
 8000898:	f44f 1200 	moveq.w	r2, #2097152	; 0x200000
 800089c:	4977      	ldr	r1, [pc, #476]	; (8000a7c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800089e:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80008a0:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80008a2:	d15b      	bne.n	800095c <HAL_DMAEx_MultiBufferStart_IT+0x218>
 80008a4:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80008a6:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80008a8:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80008aa:	f040 808f 	bne.w	80009cc <HAL_DMAEx_MultiBufferStart_IT+0x288>
 80008ae:	2208      	movs	r2, #8
 80008b0:	4972      	ldr	r1, [pc, #456]	; (8000a7c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80008b2:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80008b4:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80008b6:	f040 80c1 	bne.w	8000a3c <HAL_DMAEx_MultiBufferStart_IT+0x2f8>
 80008ba:	4a6a      	ldr	r2, [pc, #424]	; (8000a64 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80008bc:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80008be:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80008c0:	f040 810a 	bne.w	8000ad8 <HAL_DMAEx_MultiBufferStart_IT+0x394>
 80008c4:	4b68      	ldr	r3, [pc, #416]	; (8000a68 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80008c6:	4a6d      	ldr	r2, [pc, #436]	; (8000a7c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80008c8:	e78b      	b.n	80007e2 <HAL_DMAEx_MultiBufferStart_IT+0x9e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80008ca:	2220      	movs	r2, #32
 80008cc:	e7e6      	b.n	800089c <HAL_DMAEx_MultiBufferStart_IT+0x158>
 80008ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008d2:	e7e3      	b.n	800089c <HAL_DMAEx_MultiBufferStart_IT+0x158>
 80008d4:	4b6a      	ldr	r3, [pc, #424]	; (8000a80 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80008d6:	429c      	cmp	r4, r3
 80008d8:	d01f      	beq.n	800091a <HAL_DMAEx_MultiBufferStart_IT+0x1d6>
 80008da:	4a6a      	ldr	r2, [pc, #424]	; (8000a84 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80008dc:	4294      	cmp	r4, r2
 80008de:	d01e      	beq.n	800091e <HAL_DMAEx_MultiBufferStart_IT+0x1da>
 80008e0:	3218      	adds	r2, #24
 80008e2:	4294      	cmp	r4, r2
 80008e4:	bf14      	ite	ne
 80008e6:	f04f 6200 	movne.w	r2, #134217728	; 0x8000000
 80008ea:	f44f 1200 	moveq.w	r2, #2097152	; 0x200000
 80008ee:	4963      	ldr	r1, [pc, #396]	; (8000a7c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80008f0:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80008f2:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80008f4:	d140      	bne.n	8000978 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 80008f6:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80008f8:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80008fa:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80008fc:	d174      	bne.n	80009e8 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>
 80008fe:	2208      	movs	r2, #8
 8000900:	495e      	ldr	r1, [pc, #376]	; (8000a7c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8000902:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8000904:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8000906:	f040 80bf 	bne.w	8000a88 <HAL_DMAEx_MultiBufferStart_IT+0x344>
 800090a:	4a56      	ldr	r2, [pc, #344]	; (8000a64 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800090c:	429c      	cmp	r4, r3
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800090e:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8000910:	f040 80ef 	bne.w	8000af2 <HAL_DMAEx_MultiBufferStart_IT+0x3ae>
 8000914:	4b54      	ldr	r3, [pc, #336]	; (8000a68 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8000916:	4a59      	ldr	r2, [pc, #356]	; (8000a7c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8000918:	e7a9      	b.n	800086e <HAL_DMAEx_MultiBufferStart_IT+0x12a>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800091a:	2220      	movs	r2, #32
 800091c:	e7e7      	b.n	80008ee <HAL_DMAEx_MultiBufferStart_IT+0x1aa>
 800091e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000922:	e7e4      	b.n	80008ee <HAL_DMAEx_MultiBufferStart_IT+0x1aa>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000924:	4a4d      	ldr	r2, [pc, #308]	; (8000a5c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8000926:	4294      	cmp	r4, r2
 8000928:	d007      	beq.n	800093a <HAL_DMAEx_MultiBufferStart_IT+0x1f6>
 800092a:	3218      	adds	r2, #24
 800092c:	4294      	cmp	r4, r2
 800092e:	bf14      	ite	ne
 8000930:	f04f 6280 	movne.w	r2, #67108864	; 0x4000000
 8000934:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 8000938:	e742      	b.n	80007c0 <HAL_DMAEx_MultiBufferStart_IT+0x7c>
 800093a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800093e:	e73f      	b.n	80007c0 <HAL_DMAEx_MultiBufferStart_IT+0x7c>
 8000940:	4a4b      	ldr	r2, [pc, #300]	; (8000a70 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8000942:	4294      	cmp	r4, r2
 8000944:	d007      	beq.n	8000956 <HAL_DMAEx_MultiBufferStart_IT+0x212>
 8000946:	3218      	adds	r2, #24
 8000948:	4294      	cmp	r4, r2
 800094a:	bf14      	ite	ne
 800094c:	f04f 6280 	movne.w	r2, #67108864	; 0x4000000
 8000950:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 8000954:	e77a      	b.n	800084c <HAL_DMAEx_MultiBufferStart_IT+0x108>
 8000956:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800095a:	e777      	b.n	800084c <HAL_DMAEx_MultiBufferStart_IT+0x108>
 800095c:	4a46      	ldr	r2, [pc, #280]	; (8000a78 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800095e:	4294      	cmp	r4, r2
 8000960:	d007      	beq.n	8000972 <HAL_DMAEx_MultiBufferStart_IT+0x22e>
 8000962:	3218      	adds	r2, #24
 8000964:	4294      	cmp	r4, r2
 8000966:	bf14      	ite	ne
 8000968:	f04f 6280 	movne.w	r2, #67108864	; 0x4000000
 800096c:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 8000970:	e799      	b.n	80008a6 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8000972:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000976:	e796      	b.n	80008a6 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8000978:	4a42      	ldr	r2, [pc, #264]	; (8000a84 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 800097a:	4294      	cmp	r4, r2
 800097c:	d007      	beq.n	800098e <HAL_DMAEx_MultiBufferStart_IT+0x24a>
 800097e:	3218      	adds	r2, #24
 8000980:	4294      	cmp	r4, r2
 8000982:	bf14      	ite	ne
 8000984:	f04f 6280 	movne.w	r2, #67108864	; 0x4000000
 8000988:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 800098c:	e7b4      	b.n	80008f8 <HAL_DMAEx_MultiBufferStart_IT+0x1b4>
 800098e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000992:	e7b1      	b.n	80008f8 <HAL_DMAEx_MultiBufferStart_IT+0x1b4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8000994:	4a31      	ldr	r2, [pc, #196]	; (8000a5c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8000996:	4294      	cmp	r4, r2
 8000998:	d007      	beq.n	80009aa <HAL_DMAEx_MultiBufferStart_IT+0x266>
 800099a:	3218      	adds	r2, #24
 800099c:	4294      	cmp	r4, r2
 800099e:	bf14      	ite	ne
 80009a0:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
 80009a4:	f44f 2200 	moveq.w	r2, #524288	; 0x80000
 80009a8:	e70f      	b.n	80007ca <HAL_DMAEx_MultiBufferStart_IT+0x86>
 80009aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009ae:	e70c      	b.n	80007ca <HAL_DMAEx_MultiBufferStart_IT+0x86>
 80009b0:	4a2f      	ldr	r2, [pc, #188]	; (8000a70 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80009b2:	4294      	cmp	r4, r2
 80009b4:	d007      	beq.n	80009c6 <HAL_DMAEx_MultiBufferStart_IT+0x282>
 80009b6:	3218      	adds	r2, #24
 80009b8:	4294      	cmp	r4, r2
 80009ba:	bf14      	ite	ne
 80009bc:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
 80009c0:	f44f 2200 	moveq.w	r2, #524288	; 0x80000
 80009c4:	e747      	b.n	8000856 <HAL_DMAEx_MultiBufferStart_IT+0x112>
 80009c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009ca:	e744      	b.n	8000856 <HAL_DMAEx_MultiBufferStart_IT+0x112>
 80009cc:	4a2a      	ldr	r2, [pc, #168]	; (8000a78 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80009ce:	4294      	cmp	r4, r2
 80009d0:	d007      	beq.n	80009e2 <HAL_DMAEx_MultiBufferStart_IT+0x29e>
 80009d2:	3218      	adds	r2, #24
 80009d4:	4294      	cmp	r4, r2
 80009d6:	bf14      	ite	ne
 80009d8:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
 80009dc:	f44f 2200 	moveq.w	r2, #524288	; 0x80000
 80009e0:	e766      	b.n	80008b0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80009e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009e6:	e763      	b.n	80008b0 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80009e8:	4a26      	ldr	r2, [pc, #152]	; (8000a84 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80009ea:	4294      	cmp	r4, r2
 80009ec:	d007      	beq.n	80009fe <HAL_DMAEx_MultiBufferStart_IT+0x2ba>
 80009ee:	3218      	adds	r2, #24
 80009f0:	4294      	cmp	r4, r2
 80009f2:	bf14      	ite	ne
 80009f4:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
 80009f8:	f44f 2200 	moveq.w	r2, #524288	; 0x80000
 80009fc:	e780      	b.n	8000900 <HAL_DMAEx_MultiBufferStart_IT+0x1bc>
 80009fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a02:	e77d      	b.n	8000900 <HAL_DMAEx_MultiBufferStart_IT+0x1bc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8000a04:	4a15      	ldr	r2, [pc, #84]	; (8000a5c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8000a06:	4294      	cmp	r4, r2
 8000a08:	d007      	beq.n	8000a1a <HAL_DMAEx_MultiBufferStart_IT+0x2d6>
 8000a0a:	3218      	adds	r2, #24
 8000a0c:	4294      	cmp	r4, r2
 8000a0e:	bf14      	ite	ne
 8000a10:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
 8000a14:	f44f 2280 	moveq.w	r2, #262144	; 0x40000
 8000a18:	e6dd      	b.n	80007d6 <HAL_DMAEx_MultiBufferStart_IT+0x92>
 8000a1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a1e:	e6da      	b.n	80007d6 <HAL_DMAEx_MultiBufferStart_IT+0x92>
 8000a20:	4a13      	ldr	r2, [pc, #76]	; (8000a70 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8000a22:	4294      	cmp	r4, r2
 8000a24:	d007      	beq.n	8000a36 <HAL_DMAEx_MultiBufferStart_IT+0x2f2>
 8000a26:	3218      	adds	r2, #24
 8000a28:	4294      	cmp	r4, r2
 8000a2a:	bf14      	ite	ne
 8000a2c:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
 8000a30:	f44f 2280 	moveq.w	r2, #262144	; 0x40000
 8000a34:	e715      	b.n	8000862 <HAL_DMAEx_MultiBufferStart_IT+0x11e>
 8000a36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a3a:	e712      	b.n	8000862 <HAL_DMAEx_MultiBufferStart_IT+0x11e>
 8000a3c:	4a0e      	ldr	r2, [pc, #56]	; (8000a78 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8000a3e:	4294      	cmp	r4, r2
 8000a40:	d007      	beq.n	8000a52 <HAL_DMAEx_MultiBufferStart_IT+0x30e>
 8000a42:	3218      	adds	r2, #24
 8000a44:	4294      	cmp	r4, r2
 8000a46:	bf14      	ite	ne
 8000a48:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
 8000a4c:	f44f 2280 	moveq.w	r2, #262144	; 0x40000
 8000a50:	e734      	b.n	80008bc <HAL_DMAEx_MultiBufferStart_IT+0x178>
 8000a52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a56:	e731      	b.n	80008bc <HAL_DMAEx_MultiBufferStart_IT+0x178>
 8000a58:	40026458 	.word	0x40026458
 8000a5c:	40026488 	.word	0x40026488
 8000a60:	40026400 	.word	0x40026400
 8000a64:	00800004 	.word	0x00800004
 8000a68:	00800001 	.word	0x00800001
 8000a6c:	400260b8 	.word	0x400260b8
 8000a70:	40026428 	.word	0x40026428
 8000a74:	40026058 	.word	0x40026058
 8000a78:	40026088 	.word	0x40026088
 8000a7c:	40026000 	.word	0x40026000
 8000a80:	40026010 	.word	0x40026010
 8000a84:	40026028 	.word	0x40026028
 8000a88:	4a22      	ldr	r2, [pc, #136]	; (8000b14 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>)
 8000a8a:	4294      	cmp	r4, r2
 8000a8c:	d007      	beq.n	8000a9e <HAL_DMAEx_MultiBufferStart_IT+0x35a>
 8000a8e:	3218      	adds	r2, #24
 8000a90:	4294      	cmp	r4, r2
 8000a92:	bf14      	ite	ne
 8000a94:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
 8000a98:	f44f 2280 	moveq.w	r2, #262144	; 0x40000
 8000a9c:	e736      	b.n	800090c <HAL_DMAEx_MultiBufferStart_IT+0x1c8>
 8000a9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aa2:	e733      	b.n	800090c <HAL_DMAEx_MultiBufferStart_IT+0x1c8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8000aa4:	4b1c      	ldr	r3, [pc, #112]	; (8000b18 <HAL_DMAEx_MultiBufferStart_IT+0x3d4>)
 8000aa6:	429c      	cmp	r4, r3
 8000aa8:	d007      	beq.n	8000aba <HAL_DMAEx_MultiBufferStart_IT+0x376>
 8000aaa:	3318      	adds	r3, #24
 8000aac:	429c      	cmp	r4, r3
 8000aae:	bf14      	ite	ne
 8000ab0:	f44f 0380 	movne.w	r3, #4194304	; 0x400000
 8000ab4:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 8000ab8:	e692      	b.n	80007e0 <HAL_DMAEx_MultiBufferStart_IT+0x9c>
 8000aba:	2340      	movs	r3, #64	; 0x40
 8000abc:	e690      	b.n	80007e0 <HAL_DMAEx_MultiBufferStart_IT+0x9c>
 8000abe:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <HAL_DMAEx_MultiBufferStart_IT+0x3d8>)
 8000ac0:	429c      	cmp	r4, r3
 8000ac2:	d007      	beq.n	8000ad4 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 8000ac4:	3318      	adds	r3, #24
 8000ac6:	429c      	cmp	r4, r3
 8000ac8:	bf14      	ite	ne
 8000aca:	f44f 0380 	movne.w	r3, #4194304	; 0x400000
 8000ace:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 8000ad2:	e6cb      	b.n	800086c <HAL_DMAEx_MultiBufferStart_IT+0x128>
 8000ad4:	2340      	movs	r3, #64	; 0x40
 8000ad6:	e6c9      	b.n	800086c <HAL_DMAEx_MultiBufferStart_IT+0x128>
 8000ad8:	4b11      	ldr	r3, [pc, #68]	; (8000b20 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 8000ada:	429c      	cmp	r4, r3
 8000adc:	d007      	beq.n	8000aee <HAL_DMAEx_MultiBufferStart_IT+0x3aa>
 8000ade:	3318      	adds	r3, #24
 8000ae0:	429c      	cmp	r4, r3
 8000ae2:	bf14      	ite	ne
 8000ae4:	f44f 0380 	movne.w	r3, #4194304	; 0x400000
 8000ae8:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 8000aec:	e6eb      	b.n	80008c6 <HAL_DMAEx_MultiBufferStart_IT+0x182>
 8000aee:	2340      	movs	r3, #64	; 0x40
 8000af0:	e6e9      	b.n	80008c6 <HAL_DMAEx_MultiBufferStart_IT+0x182>
 8000af2:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>)
 8000af4:	429c      	cmp	r4, r3
 8000af6:	d007      	beq.n	8000b08 <HAL_DMAEx_MultiBufferStart_IT+0x3c4>
 8000af8:	3318      	adds	r3, #24
 8000afa:	429c      	cmp	r4, r3
 8000afc:	bf14      	ite	ne
 8000afe:	f44f 0380 	movne.w	r3, #4194304	; 0x400000
 8000b02:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 8000b06:	e706      	b.n	8000916 <HAL_DMAEx_MultiBufferStart_IT+0x1d2>
 8000b08:	2340      	movs	r3, #64	; 0x40
 8000b0a:	e704      	b.n	8000916 <HAL_DMAEx_MultiBufferStart_IT+0x1d2>
    __HAL_UNLOCK(hdma);	  
 8000b0c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8000b10:	2002      	movs	r0, #2
}
 8000b12:	bd70      	pop	{r4, r5, r6, pc}
 8000b14:	40026028 	.word	0x40026028
 8000b18:	40026488 	.word	0x40026488
 8000b1c:	40026428 	.word	0x40026428
 8000b20:	40026088 	.word	0x40026088

08000b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b28:	680b      	ldr	r3, [r1, #0]
{
 8000b2a:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8000cf0 <HAL_GPIO_Init+0x1cc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b30:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000b32:	2300      	movs	r3, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b34:	4a6c      	ldr	r2, [pc, #432]	; (8000ce8 <HAL_GPIO_Init+0x1c4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000b36:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 8000cf4 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 8000b3a:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b3e:	9c01      	ldr	r4, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8000b40:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b44:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000b48:	45b6      	cmp	lr, r6
 8000b4a:	f040 80b3 	bne.w	8000cb4 <HAL_GPIO_Init+0x190>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b4e:	684c      	ldr	r4, [r1, #4]
 8000b50:	f024 0710 	bic.w	r7, r4, #16
 8000b54:	2f02      	cmp	r7, #2
 8000b56:	d116      	bne.n	8000b86 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8000b58:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000b5c:	f003 0b07 	and.w	fp, r3, #7
 8000b60:	f04f 0c0f 	mov.w	ip, #15
 8000b64:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8000b68:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000b6c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000b70:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000b74:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000b78:	690d      	ldr	r5, [r1, #16]
 8000b7a:	fa05 f50b 	lsl.w	r5, r5, fp
 8000b7e:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000b82:	f8ca 5020 	str.w	r5, [sl, #32]
 8000b86:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b8a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000b8c:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b90:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b94:	fa05 f50a 	lsl.w	r5, r5, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b98:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b9a:	fa0c fc0a 	lsl.w	ip, ip, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b9e:	43ed      	mvns	r5, r5
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ba0:	2f01      	cmp	r7, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000ba2:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ba6:	ea4c 0c0b 	orr.w	ip, ip, fp
      GPIOx->MODER = temp;
 8000baa:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bae:	d811      	bhi.n	8000bd4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000bb0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000bb2:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8000bb6:	68cf      	ldr	r7, [r1, #12]
 8000bb8:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000bbc:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000bc0:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000bc2:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bc4:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000bc8:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000bcc:	409f      	lsls	r7, r3
 8000bce:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000bd2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000bd4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000bd6:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000bd8:	688f      	ldr	r7, [r1, #8]
 8000bda:	fa07 f70a 	lsl.w	r7, r7, sl
 8000bde:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000be0:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000be2:	00e5      	lsls	r5, r4, #3
 8000be4:	d566      	bpl.n	8000cb4 <HAL_GPIO_Init+0x190>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be6:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8000bea:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bee:	f003 0e03 	and.w	lr, r3, #3
 8000bf2:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bf6:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 8000bfa:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bfe:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c02:	f8c8 5044 	str.w	r5, [r8, #68]	; 0x44
 8000c06:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8000c0a:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8000c0e:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 8000c12:	9503      	str	r5, [sp, #12]
 8000c14:	9d03      	ldr	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000c16:	fa0c f50e 	lsl.w	r5, ip, lr
        temp = SYSCFG->EXTICR[position >> 2];
 8000c1a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000c1e:	ea2a 0c05 	bic.w	ip, sl, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c22:	4d32      	ldr	r5, [pc, #200]	; (8000cec <HAL_GPIO_Init+0x1c8>)
 8000c24:	42a8      	cmp	r0, r5
 8000c26:	d04c      	beq.n	8000cc2 <HAL_GPIO_Init+0x19e>
 8000c28:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c2c:	42a8      	cmp	r0, r5
 8000c2e:	d04a      	beq.n	8000cc6 <HAL_GPIO_Init+0x1a2>
 8000c30:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c34:	42a8      	cmp	r0, r5
 8000c36:	d048      	beq.n	8000cca <HAL_GPIO_Init+0x1a6>
 8000c38:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c3c:	42a8      	cmp	r0, r5
 8000c3e:	d046      	beq.n	8000cce <HAL_GPIO_Init+0x1aa>
 8000c40:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c44:	42a8      	cmp	r0, r5
 8000c46:	d044      	beq.n	8000cd2 <HAL_GPIO_Init+0x1ae>
 8000c48:	4548      	cmp	r0, r9
 8000c4a:	d044      	beq.n	8000cd6 <HAL_GPIO_Init+0x1b2>
 8000c4c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000c50:	42a8      	cmp	r0, r5
 8000c52:	d042      	beq.n	8000cda <HAL_GPIO_Init+0x1b6>
 8000c54:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c58:	42a8      	cmp	r0, r5
 8000c5a:	d040      	beq.n	8000cde <HAL_GPIO_Init+0x1ba>
 8000c5c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c60:	42a8      	cmp	r0, r5
 8000c62:	d03e      	beq.n	8000ce2 <HAL_GPIO_Init+0x1be>
 8000c64:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c68:	42a8      	cmp	r0, r5
 8000c6a:	bf14      	ite	ne
 8000c6c:	250a      	movne	r5, #10
 8000c6e:	2509      	moveq	r5, #9
 8000c70:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c74:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c78:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c7c:	60bd      	str	r5, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c7e:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->IMR;
 8000c82:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000c84:	bf0c      	ite	eq
 8000c86:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c88:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c8a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8000c8e:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000c90:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000c92:	bf0c      	ite	eq
 8000c94:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c96:	4335      	orrne	r5, r6
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c98:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8000c9c:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000c9e:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000ca0:	bf0c      	ite	eq
 8000ca2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000ca4:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ca6:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8000ca8:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000caa:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000cac:	bf54      	ite	pl
 8000cae:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000cb0:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000cb2:	60d5      	str	r5, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	2b10      	cmp	r3, #16
 8000cb8:	f47f af3f 	bne.w	8000b3a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000cbc:	b005      	add	sp, #20
 8000cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000cc2:	2500      	movs	r5, #0
 8000cc4:	e7d4      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000cc6:	2501      	movs	r5, #1
 8000cc8:	e7d2      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000cca:	2502      	movs	r5, #2
 8000ccc:	e7d0      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000cce:	2503      	movs	r5, #3
 8000cd0:	e7ce      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000cd2:	2504      	movs	r5, #4
 8000cd4:	e7cc      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000cd6:	2505      	movs	r5, #5
 8000cd8:	e7ca      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000cda:	2506      	movs	r5, #6
 8000cdc:	e7c8      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000cde:	2507      	movs	r5, #7
 8000ce0:	e7c6      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000ce2:	2508      	movs	r5, #8
 8000ce4:	e7c4      	b.n	8000c70 <HAL_GPIO_Init+0x14c>
 8000ce6:	bf00      	nop
 8000ce8:	40013c00 	.word	0x40013c00
 8000cec:	40020000 	.word	0x40020000
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40021400 	.word	0x40021400

08000cf8 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000cf8:	6943      	ldr	r3, [r0, #20]
 8000cfa:	4059      	eors	r1, r3
 8000cfc:	6141      	str	r1, [r0, #20]
 8000cfe:	4770      	bx	lr

08000d00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d00:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d04:	4604      	mov	r4, r0
 8000d06:	b918      	cbnz	r0, 8000d10 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000d08:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000d0a:	b002      	add	sp, #8
 8000d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d10:	6803      	ldr	r3, [r0, #0]
 8000d12:	07d8      	lsls	r0, r3, #31
 8000d14:	d410      	bmi.n	8000d38 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d16:	6823      	ldr	r3, [r4, #0]
 8000d18:	0799      	lsls	r1, r3, #30
 8000d1a:	d45e      	bmi.n	8000dda <HAL_RCC_OscConfig+0xda>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d1c:	6823      	ldr	r3, [r4, #0]
 8000d1e:	0719      	lsls	r1, r3, #28
 8000d20:	f100 80a3 	bmi.w	8000e6a <HAL_RCC_OscConfig+0x16a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d24:	6823      	ldr	r3, [r4, #0]
 8000d26:	075a      	lsls	r2, r3, #29
 8000d28:	f100 80c4 	bmi.w	8000eb4 <HAL_RCC_OscConfig+0x1b4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d2c:	69a2      	ldr	r2, [r4, #24]
 8000d2e:	2a00      	cmp	r2, #0
 8000d30:	f040 812e 	bne.w	8000f90 <HAL_RCC_OscConfig+0x290>
  return HAL_OK;
 8000d34:	2000      	movs	r0, #0
 8000d36:	e7e8      	b.n	8000d0a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d38:	4b93      	ldr	r3, [pc, #588]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000d3a:	689a      	ldr	r2, [r3, #8]
 8000d3c:	f002 020c 	and.w	r2, r2, #12
 8000d40:	2a04      	cmp	r2, #4
 8000d42:	d007      	beq.n	8000d54 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d44:	689a      	ldr	r2, [r3, #8]
 8000d46:	f002 020c 	and.w	r2, r2, #12
 8000d4a:	2a08      	cmp	r2, #8
 8000d4c:	d10a      	bne.n	8000d64 <HAL_RCC_OscConfig+0x64>
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	025a      	lsls	r2, r3, #9
 8000d52:	d507      	bpl.n	8000d64 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d54:	4b8c      	ldr	r3, [pc, #560]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	039b      	lsls	r3, r3, #14
 8000d5a:	d5dc      	bpl.n	8000d16 <HAL_RCC_OscConfig+0x16>
 8000d5c:	6863      	ldr	r3, [r4, #4]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d1d9      	bne.n	8000d16 <HAL_RCC_OscConfig+0x16>
 8000d62:	e7d1      	b.n	8000d08 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d64:	6863      	ldr	r3, [r4, #4]
 8000d66:	4d88      	ldr	r5, [pc, #544]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d6c:	d111      	bne.n	8000d92 <HAL_RCC_OscConfig+0x92>
 8000d6e:	682b      	ldr	r3, [r5, #0]
 8000d70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d74:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d76:	f7ff fa87 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d7a:	4d83      	ldr	r5, [pc, #524]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8000d7c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d7e:	682b      	ldr	r3, [r5, #0]
 8000d80:	039f      	lsls	r7, r3, #14
 8000d82:	d4c8      	bmi.n	8000d16 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d84:	f7ff fa80 	bl	8000288 <HAL_GetTick>
 8000d88:	1b80      	subs	r0, r0, r6
 8000d8a:	2864      	cmp	r0, #100	; 0x64
 8000d8c:	d9f7      	bls.n	8000d7e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000d8e:	2003      	movs	r0, #3
 8000d90:	e7bb      	b.n	8000d0a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d92:	b99b      	cbnz	r3, 8000dbc <HAL_RCC_OscConfig+0xbc>
 8000d94:	682b      	ldr	r3, [r5, #0]
 8000d96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d9a:	602b      	str	r3, [r5, #0]
 8000d9c:	682b      	ldr	r3, [r5, #0]
 8000d9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000da2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000da4:	f7ff fa70 	bl	8000288 <HAL_GetTick>
 8000da8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000daa:	682b      	ldr	r3, [r5, #0]
 8000dac:	0398      	lsls	r0, r3, #14
 8000dae:	d5b2      	bpl.n	8000d16 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000db0:	f7ff fa6a 	bl	8000288 <HAL_GetTick>
 8000db4:	1b80      	subs	r0, r0, r6
 8000db6:	2864      	cmp	r0, #100	; 0x64
 8000db8:	d9f7      	bls.n	8000daa <HAL_RCC_OscConfig+0xaa>
 8000dba:	e7e8      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dc0:	682b      	ldr	r3, [r5, #0]
 8000dc2:	d103      	bne.n	8000dcc <HAL_RCC_OscConfig+0xcc>
 8000dc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dc8:	602b      	str	r3, [r5, #0]
 8000dca:	e7d0      	b.n	8000d6e <HAL_RCC_OscConfig+0x6e>
 8000dcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dd0:	602b      	str	r3, [r5, #0]
 8000dd2:	682b      	ldr	r3, [r5, #0]
 8000dd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dd8:	e7cc      	b.n	8000d74 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dda:	4b6b      	ldr	r3, [pc, #428]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000ddc:	689a      	ldr	r2, [r3, #8]
 8000dde:	f012 0f0c 	tst.w	r2, #12
 8000de2:	d007      	beq.n	8000df4 <HAL_RCC_OscConfig+0xf4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000de4:	689a      	ldr	r2, [r3, #8]
 8000de6:	f002 020c 	and.w	r2, r2, #12
 8000dea:	2a08      	cmp	r2, #8
 8000dec:	d111      	bne.n	8000e12 <HAL_RCC_OscConfig+0x112>
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	0259      	lsls	r1, r3, #9
 8000df2:	d40e      	bmi.n	8000e12 <HAL_RCC_OscConfig+0x112>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000df4:	4b64      	ldr	r3, [pc, #400]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	0792      	lsls	r2, r2, #30
 8000dfa:	d502      	bpl.n	8000e02 <HAL_RCC_OscConfig+0x102>
 8000dfc:	68e2      	ldr	r2, [r4, #12]
 8000dfe:	2a01      	cmp	r2, #1
 8000e00:	d182      	bne.n	8000d08 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	6921      	ldr	r1, [r4, #16]
 8000e06:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000e0a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000e0e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e10:	e784      	b.n	8000d1c <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000e12:	68e3      	ldr	r3, [r4, #12]
 8000e14:	4d5c      	ldr	r5, [pc, #368]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000e16:	b1bb      	cbz	r3, 8000e48 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_ENABLE();
 8000e18:	682b      	ldr	r3, [r5, #0]
 8000e1a:	f043 0301 	orr.w	r3, r3, #1
 8000e1e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000e20:	f7ff fa32 	bl	8000288 <HAL_GetTick>
 8000e24:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e26:	682b      	ldr	r3, [r5, #0]
 8000e28:	079f      	lsls	r7, r3, #30
 8000e2a:	d507      	bpl.n	8000e3c <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e2c:	682b      	ldr	r3, [r5, #0]
 8000e2e:	6922      	ldr	r2, [r4, #16]
 8000e30:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e34:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e38:	602b      	str	r3, [r5, #0]
 8000e3a:	e76f      	b.n	8000d1c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e3c:	f7ff fa24 	bl	8000288 <HAL_GetTick>
 8000e40:	1b80      	subs	r0, r0, r6
 8000e42:	2802      	cmp	r0, #2
 8000e44:	d9ef      	bls.n	8000e26 <HAL_RCC_OscConfig+0x126>
 8000e46:	e7a2      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000e48:	682b      	ldr	r3, [r5, #0]
 8000e4a:	f023 0301 	bic.w	r3, r3, #1
 8000e4e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000e50:	f7ff fa1a 	bl	8000288 <HAL_GetTick>
 8000e54:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e56:	682b      	ldr	r3, [r5, #0]
 8000e58:	0798      	lsls	r0, r3, #30
 8000e5a:	f57f af5f 	bpl.w	8000d1c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e5e:	f7ff fa13 	bl	8000288 <HAL_GetTick>
 8000e62:	1b80      	subs	r0, r0, r6
 8000e64:	2802      	cmp	r0, #2
 8000e66:	d9f6      	bls.n	8000e56 <HAL_RCC_OscConfig+0x156>
 8000e68:	e791      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000e6a:	6963      	ldr	r3, [r4, #20]
 8000e6c:	4d46      	ldr	r5, [pc, #280]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000e6e:	b183      	cbz	r3, 8000e92 <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 8000e70:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000e78:	f7ff fa06 	bl	8000288 <HAL_GetTick>
 8000e7c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e7e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e80:	079b      	lsls	r3, r3, #30
 8000e82:	f53f af4f 	bmi.w	8000d24 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e86:	f7ff f9ff 	bl	8000288 <HAL_GetTick>
 8000e8a:	1b80      	subs	r0, r0, r6
 8000e8c:	2802      	cmp	r0, #2
 8000e8e:	d9f6      	bls.n	8000e7e <HAL_RCC_OscConfig+0x17e>
 8000e90:	e77d      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000e92:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e94:	f023 0301 	bic.w	r3, r3, #1
 8000e98:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000e9a:	f7ff f9f5 	bl	8000288 <HAL_GetTick>
 8000e9e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ea0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000ea2:	079f      	lsls	r7, r3, #30
 8000ea4:	f57f af3e 	bpl.w	8000d24 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ea8:	f7ff f9ee 	bl	8000288 <HAL_GetTick>
 8000eac:	1b80      	subs	r0, r0, r6
 8000eae:	2802      	cmp	r0, #2
 8000eb0:	d9f6      	bls.n	8000ea0 <HAL_RCC_OscConfig+0x1a0>
 8000eb2:	e76c      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eb4:	4b34      	ldr	r3, [pc, #208]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000eb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eb8:	00d0      	lsls	r0, r2, #3
 8000eba:	d427      	bmi.n	8000f0c <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ebc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8000ebe:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ec0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ec4:	641a      	str	r2, [r3, #64]	; 0x40
 8000ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ecc:	9301      	str	r3, [sp, #4]
 8000ece:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ed0:	4d2e      	ldr	r5, [pc, #184]	; (8000f8c <HAL_RCC_OscConfig+0x28c>)
 8000ed2:	682b      	ldr	r3, [r5, #0]
 8000ed4:	05d9      	lsls	r1, r3, #23
 8000ed6:	d51b      	bpl.n	8000f10 <HAL_RCC_OscConfig+0x210>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed8:	68a3      	ldr	r3, [r4, #8]
 8000eda:	4d2b      	ldr	r5, [pc, #172]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d127      	bne.n	8000f30 <HAL_RCC_OscConfig+0x230>
 8000ee0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ee2:	f043 0301 	orr.w	r3, r3, #1
 8000ee6:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ee8:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000eec:	f7ff f9cc 	bl	8000288 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ef0:	4f25      	ldr	r7, [pc, #148]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8000ef2:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ef4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ef6:	079b      	lsls	r3, r3, #30
 8000ef8:	d53f      	bpl.n	8000f7a <HAL_RCC_OscConfig+0x27a>
    if(pwrclkchanged == SET)
 8000efa:	2e00      	cmp	r6, #0
 8000efc:	f43f af16 	beq.w	8000d2c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f00:	4a21      	ldr	r2, [pc, #132]	; (8000f88 <HAL_RCC_OscConfig+0x288>)
 8000f02:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f08:	6413      	str	r3, [r2, #64]	; 0x40
 8000f0a:	e70f      	b.n	8000d2c <HAL_RCC_OscConfig+0x2c>
  FlagStatus pwrclkchanged = RESET;
 8000f0c:	2600      	movs	r6, #0
 8000f0e:	e7df      	b.n	8000ed0 <HAL_RCC_OscConfig+0x1d0>
      PWR->CR1 |= PWR_CR1_DBP;
 8000f10:	682b      	ldr	r3, [r5, #0]
 8000f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f16:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000f18:	f7ff f9b6 	bl	8000288 <HAL_GetTick>
 8000f1c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f1e:	682b      	ldr	r3, [r5, #0]
 8000f20:	05da      	lsls	r2, r3, #23
 8000f22:	d4d9      	bmi.n	8000ed8 <HAL_RCC_OscConfig+0x1d8>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000f24:	f7ff f9b0 	bl	8000288 <HAL_GetTick>
 8000f28:	1bc0      	subs	r0, r0, r7
 8000f2a:	2864      	cmp	r0, #100	; 0x64
 8000f2c:	d9f7      	bls.n	8000f1e <HAL_RCC_OscConfig+0x21e>
 8000f2e:	e72e      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f30:	b9ab      	cbnz	r3, 8000f5e <HAL_RCC_OscConfig+0x25e>
 8000f32:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f34:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f38:	f023 0301 	bic.w	r3, r3, #1
 8000f3c:	672b      	str	r3, [r5, #112]	; 0x70
 8000f3e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f40:	f023 0304 	bic.w	r3, r3, #4
 8000f44:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000f46:	f7ff f99f 	bl	8000288 <HAL_GetTick>
 8000f4a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f4c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f4e:	0798      	lsls	r0, r3, #30
 8000f50:	d5d3      	bpl.n	8000efa <HAL_RCC_OscConfig+0x1fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f52:	f7ff f999 	bl	8000288 <HAL_GetTick>
 8000f56:	1bc0      	subs	r0, r0, r7
 8000f58:	4540      	cmp	r0, r8
 8000f5a:	d9f7      	bls.n	8000f4c <HAL_RCC_OscConfig+0x24c>
 8000f5c:	e717      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f5e:	2b05      	cmp	r3, #5
 8000f60:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f62:	d103      	bne.n	8000f6c <HAL_RCC_OscConfig+0x26c>
 8000f64:	f043 0304 	orr.w	r3, r3, #4
 8000f68:	672b      	str	r3, [r5, #112]	; 0x70
 8000f6a:	e7b9      	b.n	8000ee0 <HAL_RCC_OscConfig+0x1e0>
 8000f6c:	f023 0301 	bic.w	r3, r3, #1
 8000f70:	672b      	str	r3, [r5, #112]	; 0x70
 8000f72:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f74:	f023 0304 	bic.w	r3, r3, #4
 8000f78:	e7b5      	b.n	8000ee6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f7a:	f7ff f985 	bl	8000288 <HAL_GetTick>
 8000f7e:	eba0 0008 	sub.w	r0, r0, r8
 8000f82:	42a8      	cmp	r0, r5
 8000f84:	d9b6      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x1f4>
 8000f86:	e702      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f90:	4d24      	ldr	r5, [pc, #144]	; (8001024 <HAL_RCC_OscConfig+0x324>)
 8000f92:	68ab      	ldr	r3, [r5, #8]
 8000f94:	f003 030c 	and.w	r3, r3, #12
 8000f98:	2b08      	cmp	r3, #8
 8000f9a:	f43f aeb5 	beq.w	8000d08 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8000f9e:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fa0:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000fa2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000fa6:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fa8:	d12f      	bne.n	800100a <HAL_RCC_OscConfig+0x30a>
        tickstart = HAL_GetTick();
 8000faa:	f7ff f96d 	bl	8000288 <HAL_GetTick>
 8000fae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fb0:	682b      	ldr	r3, [r5, #0]
 8000fb2:	0199      	lsls	r1, r3, #6
 8000fb4:	d423      	bmi.n	8000ffe <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fb6:	6a22      	ldr	r2, [r4, #32]
 8000fb8:	69e3      	ldr	r3, [r4, #28]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000fbe:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000fc2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000fc4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000fc8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000fca:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000fce:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fd0:	4c14      	ldr	r4, [pc, #80]	; (8001024 <HAL_RCC_OscConfig+0x324>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fd2:	0852      	lsrs	r2, r2, #1
 8000fd4:	3a01      	subs	r2, #1
 8000fd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fda:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000fdc:	682b      	ldr	r3, [r5, #0]
 8000fde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fe2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000fe4:	f7ff f950 	bl	8000288 <HAL_GetTick>
 8000fe8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fea:	6823      	ldr	r3, [r4, #0]
 8000fec:	019a      	lsls	r2, r3, #6
 8000fee:	f53f aea1 	bmi.w	8000d34 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ff2:	f7ff f949 	bl	8000288 <HAL_GetTick>
 8000ff6:	1b40      	subs	r0, r0, r5
 8000ff8:	2802      	cmp	r0, #2
 8000ffa:	d9f6      	bls.n	8000fea <HAL_RCC_OscConfig+0x2ea>
 8000ffc:	e6c7      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ffe:	f7ff f943 	bl	8000288 <HAL_GetTick>
 8001002:	1b80      	subs	r0, r0, r6
 8001004:	2802      	cmp	r0, #2
 8001006:	d9d3      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x2b0>
 8001008:	e6c1      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 800100a:	f7ff f93d 	bl	8000288 <HAL_GetTick>
 800100e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001010:	682b      	ldr	r3, [r5, #0]
 8001012:	019b      	lsls	r3, r3, #6
 8001014:	f57f ae8e 	bpl.w	8000d34 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001018:	f7ff f936 	bl	8000288 <HAL_GetTick>
 800101c:	1b00      	subs	r0, r0, r4
 800101e:	2802      	cmp	r0, #2
 8001020:	d9f6      	bls.n	8001010 <HAL_RCC_OscConfig+0x310>
 8001022:	e6b4      	b.n	8000d8e <HAL_RCC_OscConfig+0x8e>
 8001024:	40023800 	.word	0x40023800

08001028 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <HAL_RCC_GetSysClockFreq+0x48>)
 800102a:	689a      	ldr	r2, [r3, #8]
 800102c:	f002 020c 	and.w	r2, r2, #12
 8001030:	2a04      	cmp	r2, #4
 8001032:	d003      	beq.n	800103c <HAL_RCC_GetSysClockFreq+0x14>
 8001034:	2a08      	cmp	r2, #8
 8001036:	d003      	beq.n	8001040 <HAL_RCC_GetSysClockFreq+0x18>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001038:	480e      	ldr	r0, [pc, #56]	; (8001074 <HAL_RCC_GetSysClockFreq+0x4c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800103a:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800103c:	480e      	ldr	r0, [pc, #56]	; (8001078 <HAL_RCC_GetSysClockFreq+0x50>)
 800103e:	4770      	bx	lr
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001040:	685a      	ldr	r2, [r3, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001042:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001044:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8001048:	685b      	ldr	r3, [r3, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800104a:	0249      	lsls	r1, r1, #9
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 800104c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001050:	bf4c      	ite	mi
 8001052:	4809      	ldrmi	r0, [pc, #36]	; (8001078 <HAL_RCC_GetSysClockFreq+0x50>)
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8001054:	4807      	ldrpl	r0, [pc, #28]	; (8001074 <HAL_RCC_GetSysClockFreq+0x4c>)
 8001056:	fbb0 f0f2 	udiv	r0, r0, r2
 800105a:	4358      	muls	r0, r3
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <HAL_RCC_GetSysClockFreq+0x48>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001064:	3301      	adds	r3, #1
 8001066:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001068:	fbb0 f0f3 	udiv	r0, r0, r3
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800
 8001074:	00f42400 	.word	0x00f42400
 8001078:	017d7840 	.word	0x017d7840

0800107c <HAL_RCC_ClockConfig>:
{
 800107c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001080:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001082:	4604      	mov	r4, r0
 8001084:	b910      	cbnz	r0, 800108c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001086:	2001      	movs	r0, #1
 8001088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800108c:	4a3f      	ldr	r2, [pc, #252]	; (800118c <HAL_RCC_ClockConfig+0x110>)
 800108e:	6813      	ldr	r3, [r2, #0]
 8001090:	f003 030f 	and.w	r3, r3, #15
 8001094:	428b      	cmp	r3, r1
 8001096:	d328      	bcc.n	80010ea <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001098:	6822      	ldr	r2, [r4, #0]
 800109a:	0796      	lsls	r6, r2, #30
 800109c:	d430      	bmi.n	8001100 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800109e:	07d0      	lsls	r0, r2, #31
 80010a0:	d436      	bmi.n	8001110 <HAL_RCC_ClockConfig+0x94>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80010a2:	4a3a      	ldr	r2, [pc, #232]	; (800118c <HAL_RCC_ClockConfig+0x110>)
 80010a4:	6813      	ldr	r3, [r2, #0]
 80010a6:	f003 030f 	and.w	r3, r3, #15
 80010aa:	429d      	cmp	r5, r3
 80010ac:	d35a      	bcc.n	8001164 <HAL_RCC_ClockConfig+0xe8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010ae:	6822      	ldr	r2, [r4, #0]
 80010b0:	0751      	lsls	r1, r2, #29
 80010b2:	d462      	bmi.n	800117a <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010b4:	0713      	lsls	r3, r2, #28
 80010b6:	d507      	bpl.n	80010c8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010b8:	4a35      	ldr	r2, [pc, #212]	; (8001190 <HAL_RCC_ClockConfig+0x114>)
 80010ba:	6921      	ldr	r1, [r4, #16]
 80010bc:	6893      	ldr	r3, [r2, #8]
 80010be:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80010c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80010c6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010c8:	f7ff ffae 	bl	8001028 <HAL_RCC_GetSysClockFreq>
 80010cc:	4b30      	ldr	r3, [pc, #192]	; (8001190 <HAL_RCC_ClockConfig+0x114>)
 80010ce:	4a31      	ldr	r2, [pc, #196]	; (8001194 <HAL_RCC_ClockConfig+0x118>)
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010d6:	5cd3      	ldrb	r3, [r2, r3]
 80010d8:	40d8      	lsrs	r0, r3
 80010da:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <HAL_RCC_ClockConfig+0x11c>)
 80010dc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80010de:	2000      	movs	r0, #0
 80010e0:	f7ff f8aa 	bl	8000238 <HAL_InitTick>
  return HAL_OK;
 80010e4:	2000      	movs	r0, #0
 80010e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ea:	6813      	ldr	r3, [r2, #0]
 80010ec:	f023 030f 	bic.w	r3, r3, #15
 80010f0:	430b      	orrs	r3, r1
 80010f2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010f4:	6813      	ldr	r3, [r2, #0]
 80010f6:	f003 030f 	and.w	r3, r3, #15
 80010fa:	4299      	cmp	r1, r3
 80010fc:	d1c3      	bne.n	8001086 <HAL_RCC_ClockConfig+0xa>
 80010fe:	e7cb      	b.n	8001098 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001100:	4923      	ldr	r1, [pc, #140]	; (8001190 <HAL_RCC_ClockConfig+0x114>)
 8001102:	68a0      	ldr	r0, [r4, #8]
 8001104:	688b      	ldr	r3, [r1, #8]
 8001106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800110a:	4303      	orrs	r3, r0
 800110c:	608b      	str	r3, [r1, #8]
 800110e:	e7c6      	b.n	800109e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001110:	6861      	ldr	r1, [r4, #4]
 8001112:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <HAL_RCC_ClockConfig+0x114>)
 8001114:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001116:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001118:	d11c      	bne.n	8001154 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800111e:	d0b2      	beq.n	8001086 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001120:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001122:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001126:	4e1a      	ldr	r6, [pc, #104]	; (8001190 <HAL_RCC_ClockConfig+0x114>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001128:	f022 0203 	bic.w	r2, r2, #3
 800112c:	430a      	orrs	r2, r1
 800112e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001130:	f7ff f8aa 	bl	8000288 <HAL_GetTick>
 8001134:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001136:	68b3      	ldr	r3, [r6, #8]
 8001138:	6862      	ldr	r2, [r4, #4]
 800113a:	f003 030c 	and.w	r3, r3, #12
 800113e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001142:	d0ae      	beq.n	80010a2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001144:	f7ff f8a0 	bl	8000288 <HAL_GetTick>
 8001148:	1bc0      	subs	r0, r0, r7
 800114a:	4540      	cmp	r0, r8
 800114c:	d9f3      	bls.n	8001136 <HAL_RCC_ClockConfig+0xba>
        return HAL_TIMEOUT;
 800114e:	2003      	movs	r0, #3
}
 8001150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001154:	2902      	cmp	r1, #2
 8001156:	d102      	bne.n	800115e <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001158:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800115c:	e7df      	b.n	800111e <HAL_RCC_ClockConfig+0xa2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115e:	f012 0f02 	tst.w	r2, #2
 8001162:	e7dc      	b.n	800111e <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001164:	6813      	ldr	r3, [r2, #0]
 8001166:	f023 030f 	bic.w	r3, r3, #15
 800116a:	432b      	orrs	r3, r5
 800116c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800116e:	6813      	ldr	r3, [r2, #0]
 8001170:	f003 030f 	and.w	r3, r3, #15
 8001174:	429d      	cmp	r5, r3
 8001176:	d186      	bne.n	8001086 <HAL_RCC_ClockConfig+0xa>
 8001178:	e799      	b.n	80010ae <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800117a:	4905      	ldr	r1, [pc, #20]	; (8001190 <HAL_RCC_ClockConfig+0x114>)
 800117c:	68e0      	ldr	r0, [r4, #12]
 800117e:	688b      	ldr	r3, [r1, #8]
 8001180:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001184:	4303      	orrs	r3, r0
 8001186:	608b      	str	r3, [r1, #8]
 8001188:	e794      	b.n	80010b4 <HAL_RCC_ClockConfig+0x38>
 800118a:	bf00      	nop
 800118c:	40023c00 	.word	0x40023c00
 8001190:	40023800 	.word	0x40023800
 8001194:	08001fd7 	.word	0x08001fd7
 8001198:	20000000 	.word	0x20000000

0800119c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800119c:	4b01      	ldr	r3, [pc, #4]	; (80011a4 <HAL_RCC_GetHCLKFreq+0x8>)
 800119e:	6818      	ldr	r0, [r3, #0]
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000000 	.word	0x20000000

080011a8 <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80011a8:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80011aa:	2302      	movs	r3, #2
 80011ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 80011b0:	6813      	ldr	r3, [r2, #0]
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80011b8:	2301      	movs	r3, #1
 80011ba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
}
 80011be:	2000      	movs	r0, #0
 80011c0:	4770      	bx	lr

080011c2 <HAL_TIM_PeriodElapsedCallback>:
 80011c2:	4770      	bx	lr

080011c4 <HAL_TIM_OC_DelayElapsedCallback>:
 80011c4:	4770      	bx	lr

080011c6 <HAL_TIM_IC_CaptureCallback>:
 80011c6:	4770      	bx	lr

080011c8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80011c8:	4770      	bx	lr

080011ca <HAL_TIM_TriggerCallback>:
 80011ca:	4770      	bx	lr

080011cc <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80011cc:	6803      	ldr	r3, [r0, #0]
 80011ce:	691a      	ldr	r2, [r3, #16]
 80011d0:	0791      	lsls	r1, r2, #30
{
 80011d2:	b510      	push	{r4, lr}
 80011d4:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80011d6:	d50f      	bpl.n	80011f8 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80011d8:	68da      	ldr	r2, [r3, #12]
 80011da:	0792      	lsls	r2, r2, #30
 80011dc:	d50c      	bpl.n	80011f8 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80011de:	f06f 0202 	mvn.w	r2, #2
 80011e2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80011e4:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80011e6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80011e8:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80011ea:	0799      	lsls	r1, r3, #30
 80011ec:	f000 8085 	beq.w	80012fa <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80011f0:	f7ff ffe9 	bl	80011c6 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80011f4:	2300      	movs	r3, #0
 80011f6:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80011f8:	6823      	ldr	r3, [r4, #0]
 80011fa:	691a      	ldr	r2, [r3, #16]
 80011fc:	0752      	lsls	r2, r2, #29
 80011fe:	d510      	bpl.n	8001222 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001200:	68da      	ldr	r2, [r3, #12]
 8001202:	0750      	lsls	r0, r2, #29
 8001204:	d50d      	bpl.n	8001222 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001206:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800120a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800120c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800120e:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8001210:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001212:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8001214:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001218:	d075      	beq.n	8001306 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 800121a:	f7ff ffd4 	bl	80011c6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800121e:	2300      	movs	r3, #0
 8001220:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001222:	6823      	ldr	r3, [r4, #0]
 8001224:	691a      	ldr	r2, [r3, #16]
 8001226:	0711      	lsls	r1, r2, #28
 8001228:	d50f      	bpl.n	800124a <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800122a:	68da      	ldr	r2, [r3, #12]
 800122c:	0712      	lsls	r2, r2, #28
 800122e:	d50c      	bpl.n	800124a <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001230:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001234:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001236:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001238:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800123a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800123c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800123e:	079b      	lsls	r3, r3, #30
 8001240:	d067      	beq.n	8001312 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001242:	f7ff ffc0 	bl	80011c6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001246:	2300      	movs	r3, #0
 8001248:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800124a:	6823      	ldr	r3, [r4, #0]
 800124c:	691a      	ldr	r2, [r3, #16]
 800124e:	06d0      	lsls	r0, r2, #27
 8001250:	d510      	bpl.n	8001274 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001252:	68da      	ldr	r2, [r3, #12]
 8001254:	06d1      	lsls	r1, r2, #27
 8001256:	d50d      	bpl.n	8001274 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001258:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800125c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800125e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001260:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8001262:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001264:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8001266:	f413 7f40 	tst.w	r3, #768	; 0x300
 800126a:	d058      	beq.n	800131e <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 800126c:	f7ff ffab 	bl	80011c6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001270:	2300      	movs	r3, #0
 8001272:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001274:	6823      	ldr	r3, [r4, #0]
 8001276:	691a      	ldr	r2, [r3, #16]
 8001278:	07d2      	lsls	r2, r2, #31
 800127a:	d508      	bpl.n	800128e <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800127c:	68da      	ldr	r2, [r3, #12]
 800127e:	07d0      	lsls	r0, r2, #31
 8001280:	d505      	bpl.n	800128e <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001282:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001286:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001288:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800128a:	f7ff ff9a 	bl	80011c2 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800128e:	6823      	ldr	r3, [r4, #0]
 8001290:	691a      	ldr	r2, [r3, #16]
 8001292:	0611      	lsls	r1, r2, #24
 8001294:	d508      	bpl.n	80012a8 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001296:	68da      	ldr	r2, [r3, #12]
 8001298:	0612      	lsls	r2, r2, #24
 800129a:	d505      	bpl.n	80012a8 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800129c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80012a0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80012a2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80012a4:	f000 f8eb 	bl	800147e <HAL_TIMEx_BreakCallback>
    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80012a8:	6823      	ldr	r3, [r4, #0]
 80012aa:	691a      	ldr	r2, [r3, #16]
 80012ac:	05d0      	lsls	r0, r2, #23
 80012ae:	d508      	bpl.n	80012c2 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80012b0:	68da      	ldr	r2, [r3, #12]
 80012b2:	0611      	lsls	r1, r2, #24
 80012b4:	d505      	bpl.n	80012c2 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80012b6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80012ba:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80012bc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80012be:	f000 f8de 	bl	800147e <HAL_TIMEx_BreakCallback>
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80012c2:	6823      	ldr	r3, [r4, #0]
 80012c4:	691a      	ldr	r2, [r3, #16]
 80012c6:	0652      	lsls	r2, r2, #25
 80012c8:	d508      	bpl.n	80012dc <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	0650      	lsls	r0, r2, #25
 80012ce:	d505      	bpl.n	80012dc <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80012d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80012d4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80012d6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80012d8:	f7ff ff77 	bl	80011ca <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80012dc:	6823      	ldr	r3, [r4, #0]
 80012de:	691a      	ldr	r2, [r3, #16]
 80012e0:	0691      	lsls	r1, r2, #26
 80012e2:	d522      	bpl.n	800132a <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80012e4:	68da      	ldr	r2, [r3, #12]
 80012e6:	0692      	lsls	r2, r2, #26
 80012e8:	d51f      	bpl.n	800132a <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80012ea:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80012ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80012f0:	611a      	str	r2, [r3, #16]
    }
  }
}
 80012f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80012f6:	f000 b8c1 	b.w	800147c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80012fa:	f7ff ff63 	bl	80011c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80012fe:	4620      	mov	r0, r4
 8001300:	f7ff ff62 	bl	80011c8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001304:	e776      	b.n	80011f4 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001306:	f7ff ff5d 	bl	80011c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800130a:	4620      	mov	r0, r4
 800130c:	f7ff ff5c 	bl	80011c8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001310:	e785      	b.n	800121e <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001312:	f7ff ff57 	bl	80011c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001316:	4620      	mov	r0, r4
 8001318:	f7ff ff56 	bl	80011c8 <HAL_TIM_PWM_PulseFinishedCallback>
 800131c:	e793      	b.n	8001246 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800131e:	f7ff ff51 	bl	80011c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001322:	4620      	mov	r0, r4
 8001324:	f7ff ff50 	bl	80011c8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001328:	e7a2      	b.n	8001270 <HAL_TIM_IRQHandler+0xa4>
 800132a:	bd10      	pop	{r4, pc}

0800132c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800132c:	4a30      	ldr	r2, [pc, #192]	; (80013f0 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800132e:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001330:	4290      	cmp	r0, r2
 8001332:	d012      	beq.n	800135a <TIM_Base_SetConfig+0x2e>
 8001334:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001338:	d00f      	beq.n	800135a <TIM_Base_SetConfig+0x2e>
 800133a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800133e:	4290      	cmp	r0, r2
 8001340:	d00b      	beq.n	800135a <TIM_Base_SetConfig+0x2e>
 8001342:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001346:	4290      	cmp	r0, r2
 8001348:	d007      	beq.n	800135a <TIM_Base_SetConfig+0x2e>
 800134a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800134e:	4290      	cmp	r0, r2
 8001350:	d003      	beq.n	800135a <TIM_Base_SetConfig+0x2e>
 8001352:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001356:	4290      	cmp	r0, r2
 8001358:	d11d      	bne.n	8001396 <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800135a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800135c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001360:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001362:	4a23      	ldr	r2, [pc, #140]	; (80013f0 <TIM_Base_SetConfig+0xc4>)
 8001364:	4290      	cmp	r0, r2
 8001366:	d104      	bne.n	8001372 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001368:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800136c:	68ca      	ldr	r2, [r1, #12]
 800136e:	4313      	orrs	r3, r2
 8001370:	e028      	b.n	80013c4 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001372:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001376:	d0f7      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 8001378:	4a1e      	ldr	r2, [pc, #120]	; (80013f4 <TIM_Base_SetConfig+0xc8>)
 800137a:	4290      	cmp	r0, r2
 800137c:	d0f4      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 800137e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001382:	4290      	cmp	r0, r2
 8001384:	d0f0      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 8001386:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800138a:	4290      	cmp	r0, r2
 800138c:	d0ec      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 800138e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001392:	4290      	cmp	r0, r2
 8001394:	d0e8      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 8001396:	4a18      	ldr	r2, [pc, #96]	; (80013f8 <TIM_Base_SetConfig+0xcc>)
 8001398:	4290      	cmp	r0, r2
 800139a:	d0e5      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 800139c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013a0:	4290      	cmp	r0, r2
 80013a2:	d0e1      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 80013a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013a8:	4290      	cmp	r0, r2
 80013aa:	d0dd      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 80013ac:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80013b0:	4290      	cmp	r0, r2
 80013b2:	d0d9      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 80013b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013b8:	4290      	cmp	r0, r2
 80013ba:	d0d5      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
 80013bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013c0:	4290      	cmp	r0, r2
 80013c2:	d0d1      	beq.n	8001368 <TIM_Base_SetConfig+0x3c>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80013c4:	694a      	ldr	r2, [r1, #20]
 80013c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013ca:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80013cc:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80013ce:	688b      	ldr	r3, [r1, #8]
 80013d0:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80013d2:	680b      	ldr	r3, [r1, #0]
 80013d4:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <TIM_Base_SetConfig+0xc4>)
 80013d8:	4298      	cmp	r0, r3
 80013da:	d006      	beq.n	80013ea <TIM_Base_SetConfig+0xbe>
 80013dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013e0:	4298      	cmp	r0, r3
 80013e2:	d002      	beq.n	80013ea <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80013e4:	2301      	movs	r3, #1
 80013e6:	6143      	str	r3, [r0, #20]
}
 80013e8:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80013ea:	690b      	ldr	r3, [r1, #16]
 80013ec:	6303      	str	r3, [r0, #48]	; 0x30
 80013ee:	e7f9      	b.n	80013e4 <TIM_Base_SetConfig+0xb8>
 80013f0:	40010000 	.word	0x40010000
 80013f4:	40000400 	.word	0x40000400
 80013f8:	40014000 	.word	0x40014000

080013fc <HAL_TIM_Base_Init>:
{ 
 80013fc:	b510      	push	{r4, lr}
  if(htim == NULL)
 80013fe:	4604      	mov	r4, r0
 8001400:	b1a0      	cbz	r0, 800142c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001402:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001406:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800140a:	b91b      	cbnz	r3, 8001414 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800140c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001410:	f000 fce0 	bl	8001dd4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001414:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001416:	6820      	ldr	r0, [r4, #0]
 8001418:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 800141a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800141e:	f7ff ff85 	bl	800132c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001422:	2301      	movs	r3, #1
  return HAL_OK;
 8001424:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001426:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800142a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800142c:	2001      	movs	r0, #1
}
 800142e:	bd10      	pop	{r4, pc}

08001430 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8001430:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001434:	2b01      	cmp	r3, #1
{
 8001436:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001438:	d01c      	beq.n	8001474 <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800143a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800143c:	4d0e      	ldr	r5, [pc, #56]	; (8001478 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 800143e:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001440:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 8001442:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001444:	d003      	beq.n	800144e <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8001446:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800144a:	42aa      	cmp	r2, r5
 800144c:	d103      	bne.n	8001456 <HAL_TIMEx_MasterConfigSynchronization+0x26>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800144e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001452:	684d      	ldr	r5, [r1, #4]
 8001454:	432b      	orrs	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001456:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001458:	f023 0370 	bic.w	r3, r3, #112	; 0x70

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800145c:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 800145e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001462:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001464:	4321      	orrs	r1, r4
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001466:	6053      	str	r3, [r2, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8001468:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 800146a:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 800146c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8001470:	4618      	mov	r0, r3
 8001472:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8001474:	2002      	movs	r0, #2
} 
 8001476:	bd30      	pop	{r4, r5, pc}
 8001478:	40010000 	.word	0x40010000

0800147c <HAL_TIMEx_CommutationCallback>:
 800147c:	4770      	bx	lr

0800147e <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800147e:	4770      	bx	lr

08001480 <TransferM1CompleteCh2>:
}



static void TransferM1CompleteCh2(DMA_HandleTypeDef *DmaHandle)
{
 8001480:	4770      	bx	lr
	...

08001484 <TransferM1CompleteCh1>:
	HAL_GPIO_TogglePin(GPIOJ, GPIO_PIN_13);
 8001484:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001488:	4801      	ldr	r0, [pc, #4]	; (8001490 <TransferM1CompleteCh1+0xc>)
 800148a:	f7ff bc35 	b.w	8000cf8 <HAL_GPIO_TogglePin>
 800148e:	bf00      	nop
 8001490:	40022400 	.word	0x40022400

08001494 <TransferM0CompleteCh1>:
	HAL_GPIO_TogglePin(GPIOJ, GPIO_PIN_5);
 8001494:	2120      	movs	r1, #32
 8001496:	4801      	ldr	r0, [pc, #4]	; (800149c <TransferM0CompleteCh1+0x8>)
 8001498:	f7ff bc2e 	b.w	8000cf8 <HAL_GPIO_TogglePin>
 800149c:	40022400 	.word	0x40022400

080014a0 <TransferM0CompleteCh2>:
 80014a0:	4770      	bx	lr
	...

080014a4 <SystemClock_Config>:
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a4:	4b21      	ldr	r3, [pc, #132]	; (800152c <SystemClock_Config+0x88>)
 80014a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
{
 80014ac:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	641a      	str	r2, [r3, #64]	; 0x40
{
 80014b0:	b094      	sub	sp, #80	; 0x50
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014b4:	2401      	movs	r4, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014b6:	4a1e      	ldr	r2, [pc, #120]	; (8001530 <SystemClock_Config+0x8c>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014b8:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014c2:	6813      	ldr	r3, [r2, #0]
 80014c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014cc:	6013      	str	r3, [r2, #0]
 80014ce:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014d0:	9407      	str	r4, [sp, #28]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014d2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014d6:	9301      	str	r3, [sp, #4]
 80014d8:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014de:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014e0:	2300      	movs	r3, #0
 80014e2:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e4:	f7ff fc0c 	bl	8000d00 <HAL_RCC_OscConfig>
 80014e8:	4601      	mov	r1, r0
 80014ea:	b100      	cbz	r0, 80014ee <SystemClock_Config+0x4a>
 80014ec:	e7fe      	b.n	80014ec <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ee:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f0:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014f2:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014f4:	9006      	str	r0, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014f6:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80014f8:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014fa:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014fc:	f7ff fdbe 	bl	800107c <HAL_RCC_ClockConfig>
 8001500:	4604      	mov	r4, r0
 8001502:	b100      	cbz	r0, 8001506 <SystemClock_Config+0x62>
 8001504:	e7fe      	b.n	8001504 <SystemClock_Config+0x60>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001506:	f7ff fe49 	bl	800119c <HAL_RCC_GetHCLKFreq>
 800150a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800150e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001512:	f7fe ff15 	bl	8000340 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001516:	2004      	movs	r0, #4
 8001518:	f7fe ff28 	bl	800036c <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800151c:	4622      	mov	r2, r4
 800151e:	4621      	mov	r1, r4
 8001520:	f04f 30ff 	mov.w	r0, #4294967295
 8001524:	f7fe fec8 	bl	80002b8 <HAL_NVIC_SetPriority>
}
 8001528:	b014      	add	sp, #80	; 0x50
 800152a:	bd10      	pop	{r4, pc}
 800152c:	40023800 	.word	0x40023800
 8001530:	40007000 	.word	0x40007000

08001534 <HAL_DAC_Start_DMA_double_buff>:
/* Funciones de la HAL modificadas ------------------------------------------ */
/* Funcin de la HAL Cube modificada para
 * poder trabajar con los doubles buffers disponibles
 * en la DMA y el envo de datos al DAC. */
HAL_StatusTypeDef HAL_DAC_Start_DMA_double_buff(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t* qData, uint32_t Length, uint32_t Alignment)
{
 8001534:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001538:	469a      	mov	sl, r3
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800153a:	7943      	ldrb	r3, [r0, #5]
{
 800153c:	4604      	mov	r4, r0
 800153e:	460f      	mov	r7, r1
  __HAL_LOCK(hdac);
 8001540:	2b01      	cmp	r3, #1
{
 8001542:	4690      	mov	r8, r2
 8001544:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 8001548:	f04f 0502 	mov.w	r5, #2
 800154c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  __HAL_LOCK(hdac);
 800154e:	d059      	beq.n	8001604 <HAL_DAC_Start_DMA_double_buff+0xd0>
 8001550:	2301      	movs	r3, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001552:	7105      	strb	r5, [r0, #4]
  __HAL_LOCK(hdac);
 8001554:	7143      	strb	r3, [r0, #5]

  if(Channel == DAC_CHANNEL_1)
 8001556:	bb29      	cbnz	r1, 80015a4 <HAL_DAC_Start_DMA_double_buff+0x70>
  {
    /* Set the DMA transfer complete callback for channel1 and the doubble
     * buffers */
	HAL_DMA_RegisterCallback(hdac->DMA_Handle1, HAL_DMA_XFER_CPLT_CB_ID,
 8001558:	4a2e      	ldr	r2, [pc, #184]	; (8001614 <HAL_DAC_Start_DMA_double_buff+0xe0>)
 800155a:	6880      	ldr	r0, [r0, #8]
 800155c:	f7ff f8ca 	bl	80006f4 <HAL_DMA_RegisterCallback>
			  TransferM0CompleteCh1);
	HAL_DMA_RegisterCallback(hdac->DMA_Handle1, HAL_DMA_XFER_M1CPLT_CB_ID,
 8001560:	4629      	mov	r1, r5
 8001562:	4a2d      	ldr	r2, [pc, #180]	; (8001618 <HAL_DAC_Start_DMA_double_buff+0xe4>)
 8001564:	68a0      	ldr	r0, [r4, #8]
 8001566:	f7ff f8c5 	bl	80006f4 <HAL_DMA_RegisterCallback>

    /* Set the DMA error callback for channel1 */
    //hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 800156a:	6821      	ldr	r1, [r4, #0]

    /* Case of use of channel 1 */
    switch(Alignment)
 800156c:	2e04      	cmp	r6, #4
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 800156e:	680b      	ldr	r3, [r1, #0]
 8001570:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001574:	600b      	str	r3, [r1, #0]
    switch(Alignment)
 8001576:	d00f      	beq.n	8001598 <HAL_DAC_Start_DMA_double_buff+0x64>
 8001578:	2e08      	cmp	r6, #8
 800157a:	d010      	beq.n	800159e <HAL_DAC_Start_DMA_double_buff+0x6a>
 800157c:	2e00      	cmp	r6, #0
 800157e:	d147      	bne.n	8001610 <HAL_DAC_Start_DMA_double_buff+0xdc>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001580:	f101 0208 	add.w	r2, r1, #8

  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001584:	680b      	ldr	r3, [r1, #0]

    /* Enable the DMA double buffer Stream */
    HAL_DMAEx_MultiBufferStart_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg,
 8001586:	68a0      	ldr	r0, [r4, #8]
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001588:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800158c:	600b      	str	r3, [r1, #0]
    HAL_DMAEx_MultiBufferStart_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg,
 800158e:	4653      	mov	r3, sl
 8001590:	f8cd 9000 	str.w	r9, [sp]
 8001594:	4641      	mov	r1, r8
 8001596:	e024      	b.n	80015e2 <HAL_DAC_Start_DMA_double_buff+0xae>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001598:	f101 020c 	add.w	r2, r1, #12
 800159c:	e7f2      	b.n	8001584 <HAL_DAC_Start_DMA_double_buff+0x50>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800159e:	f101 0210 	add.w	r2, r1, #16
 80015a2:	e7ef      	b.n	8001584 <HAL_DAC_Start_DMA_double_buff+0x50>
	HAL_DMA_RegisterCallback(hdac->DMA_Handle2, HAL_DMA_XFER_CPLT_CB_ID,
 80015a4:	4a1d      	ldr	r2, [pc, #116]	; (800161c <HAL_DAC_Start_DMA_double_buff+0xe8>)
 80015a6:	2100      	movs	r1, #0
 80015a8:	68c0      	ldr	r0, [r0, #12]
 80015aa:	f7ff f8a3 	bl	80006f4 <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(hdac->DMA_Handle2, HAL_DMA_XFER_M1CPLT_CB_ID,
 80015ae:	4629      	mov	r1, r5
 80015b0:	4a1b      	ldr	r2, [pc, #108]	; (8001620 <HAL_DAC_Start_DMA_double_buff+0xec>)
 80015b2:	68e0      	ldr	r0, [r4, #12]
 80015b4:	f7ff f89e 	bl	80006f4 <HAL_DMA_RegisterCallback>
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80015b8:	6821      	ldr	r1, [r4, #0]
    switch(Alignment)
 80015ba:	2e04      	cmp	r6, #4
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80015bc:	680b      	ldr	r3, [r1, #0]
 80015be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c2:	600b      	str	r3, [r1, #0]
    switch(Alignment)
 80015c4:	d018      	beq.n	80015f8 <HAL_DAC_Start_DMA_double_buff+0xc4>
 80015c6:	2e08      	cmp	r6, #8
 80015c8:	d019      	beq.n	80015fe <HAL_DAC_Start_DMA_double_buff+0xca>
 80015ca:	b9fe      	cbnz	r6, 800160c <HAL_DAC_Start_DMA_double_buff+0xd8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80015cc:	f101 0214 	add.w	r2, r1, #20

  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80015d0:	680b      	ldr	r3, [r1, #0]

    /* Enable the DMA double buffer Stream */
    HAL_DMAEx_MultiBufferStart_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg,
 80015d2:	68e0      	ldr	r0, [r4, #12]
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80015d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015d8:	600b      	str	r3, [r1, #0]
    HAL_DMAEx_MultiBufferStart_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg,
 80015da:	4653      	mov	r3, sl
 80015dc:	4641      	mov	r1, r8
 80015de:	f8cd 9000 	str.w	r9, [sp]
    HAL_DMAEx_MultiBufferStart_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg,
 80015e2:	f7ff f8af 	bl	8000744 <HAL_DMAEx_MultiBufferStart_IT>
    		(uint32_t)qData, Length);
  }

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80015e6:	6823      	ldr	r3, [r4, #0]
 80015e8:	2101      	movs	r1, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80015ea:	2000      	movs	r0, #0
  __HAL_DAC_ENABLE(hdac, Channel);
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	40b9      	lsls	r1, r7
 80015f0:	4311      	orrs	r1, r2
 80015f2:	6019      	str	r1, [r3, #0]
  __HAL_UNLOCK(hdac);
 80015f4:	7160      	strb	r0, [r4, #5]
 80015f6:	e006      	b.n	8001606 <HAL_DAC_Start_DMA_double_buff+0xd2>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80015f8:	f101 0218 	add.w	r2, r1, #24
 80015fc:	e7e8      	b.n	80015d0 <HAL_DAC_Start_DMA_double_buff+0x9c>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80015fe:	f101 021c 	add.w	r2, r1, #28
 8001602:	e7e5      	b.n	80015d0 <HAL_DAC_Start_DMA_double_buff+0x9c>
  __HAL_LOCK(hdac);
 8001604:	4628      	mov	r0, r5

  /* Return function status */
  return HAL_OK;
}
 8001606:	b002      	add	sp, #8
 8001608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint32_t tmpreg = 0;
 800160c:	2200      	movs	r2, #0
 800160e:	e7df      	b.n	80015d0 <HAL_DAC_Start_DMA_double_buff+0x9c>
 8001610:	463a      	mov	r2, r7
 8001612:	e7b7      	b.n	8001584 <HAL_DAC_Start_DMA_double_buff+0x50>
 8001614:	08001495 	.word	0x08001495
 8001618:	08001485 	.word	0x08001485
 800161c:	080014a1 	.word	0x080014a1
 8001620:	08001481 	.word	0x08001481

08001624 <main>:
{
 8001624:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001628:	4fa6      	ldr	r7, [pc, #664]	; (80018c4 <main+0x2a0>)
{
 800162a:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 800162c:	f7fe fe18 	bl	8000260 <HAL_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2400      	movs	r4, #0
  SystemClock_Config();
 8001632:	f7ff ff37 	bl	80014a4 <SystemClock_Config>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001638:	2502      	movs	r5, #2
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800163a:	a911      	add	r1, sp, #68	; 0x44
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800163c:	f043 0310 	orr.w	r3, r3, #16
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001640:	48a1      	ldr	r0, [pc, #644]	; (80018c8 <main+0x2a4>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001642:	2603      	movs	r6, #3
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001644:	f04f 0904 	mov.w	r9, #4
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001648:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800164a:	f04f 0b0c 	mov.w	fp, #12
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800164e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001650:	f04f 0a01 	mov.w	sl, #1
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001654:	f04f 080a 	mov.w	r8, #10
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001658:	f003 0310 	and.w	r3, r3, #16
 800165c:	9306      	str	r3, [sp, #24]
 800165e:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001666:	633b      	str	r3, [r7, #48]	; 0x30
 8001668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800166a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800166e:	9307      	str	r3, [sp, #28]
 8001670:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	633b      	str	r3, [r7, #48]	; 0x30
 800167a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	9308      	str	r3, [sp, #32]
 8001682:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001686:	f043 0308 	orr.w	r3, r3, #8
 800168a:	633b      	str	r3, [r7, #48]	; 0x30
 800168c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	9309      	str	r3, [sp, #36]	; 0x24
 8001694:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001698:	f043 0304 	orr.w	r3, r3, #4
 800169c:	633b      	str	r3, [r7, #48]	; 0x30
 800169e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	930a      	str	r3, [sp, #40]	; 0x28
 80016a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016aa:	f043 0301 	orr.w	r3, r3, #1
 80016ae:	633b      	str	r3, [r7, #48]	; 0x30
 80016b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80016b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80016ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016c0:	633b      	str	r3, [r7, #48]	; 0x30
 80016c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016c8:	930c      	str	r3, [sp, #48]	; 0x30
 80016ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80016cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d2:	633b      	str	r3, [r7, #48]	; 0x30
 80016d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016da:	930d      	str	r3, [sp, #52]	; 0x34
 80016dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80016de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016e4:	633b      	str	r3, [r7, #48]	; 0x30
 80016e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016ec:	930e      	str	r3, [sp, #56]	; 0x38
 80016ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016f2:	f043 0320 	orr.w	r3, r3, #32
 80016f6:	633b      	str	r3, [r7, #48]	; 0x30
 80016f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8001700:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001708:	633b      	str	r3, [r7, #48]	; 0x30
 800170a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170c:	9512      	str	r5, [sp, #72]	; 0x48
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800170e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	9414      	str	r4, [sp, #80]	; 0x50
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001716:	9310      	str	r3, [sp, #64]	; 0x40
 8001718:	9b10      	ldr	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_SDB_Pin|SAI1_SCKA_Pin|SAI1_SDA_Pin;
 800171a:	2378      	movs	r3, #120	; 0x78
 800171c:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800171e:	2306      	movs	r3, #6
 8001720:	9315      	str	r3, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001722:	f7ff f9ff 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001726:	2309      	movs	r3, #9
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001728:	a911      	add	r1, sp, #68	; 0x44
 800172a:	4867      	ldr	r0, [pc, #412]	; (80018c8 <main+0x2a4>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172e:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001730:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001732:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001738:	f7ff f9f4 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800173c:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001740:	a911      	add	r1, sp, #68	; 0x44
 8001742:	4862      	ldr	r0, [pc, #392]	; (80018cc <main+0x2a8>)
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001744:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001746:	230b      	movs	r3, #11
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001748:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174a:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800174c:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001750:	f7ff f9e8 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin 
 8001754:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001758:	a911      	add	r1, sp, #68	; 0x44
 800175a:	485b      	ldr	r0, [pc, #364]	; (80018c8 <main+0x2a4>)
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin 
 800175c:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001760:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001762:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001768:	f7ff f9dc 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 800176c:	f44f 7340 	mov.w	r3, #768	; 0x300
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001770:	a911      	add	r1, sp, #68	; 0x44
 8001772:	4857      	ldr	r0, [pc, #348]	; (80018d0 <main+0x2ac>)
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001774:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001776:	2312      	movs	r3, #18
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001778:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800177c:	9312      	str	r3, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177e:	9414      	str	r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001780:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001784:	f7ff f9ce 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin 
 8001788:	f643 4323 	movw	r3, #15395	; 0x3c23
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178c:	a911      	add	r1, sp, #68	; 0x44
 800178e:	4850      	ldr	r0, [pc, #320]	; (80018d0 <main+0x2ac>)
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin 
 8001790:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001792:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001794:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001798:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179c:	f7ff f9c2 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = uSD_D3_Pin|uSD_D2_Pin;
 80017a0:	2318      	movs	r3, #24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a2:	a911      	add	r1, sp, #68	; 0x44
 80017a4:	484a      	ldr	r0, [pc, #296]	; (80018d0 <main+0x2ac>)
  GPIO_InitStruct.Pin = uSD_D3_Pin|uSD_D2_Pin;
 80017a6:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a8:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017aa:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 80017ae:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b2:	f7ff f9b7 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = uSD_CMD_Pin|uSD_CLK_Pin;
 80017b6:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017b8:	a911      	add	r1, sp, #68	; 0x44
 80017ba:	4846      	ldr	r0, [pc, #280]	; (80018d4 <main+0x2b0>)
  GPIO_InitStruct.Pin = uSD_CMD_Pin|uSD_CLK_Pin;
 80017bc:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80017be:	230b      	movs	r3, #11
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c2:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80017c4:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c8:	f7ff f9ac 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = WIFI_RX_Pin;
 80017cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_GPIO_Init(WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 80017d0:	a911      	add	r1, sp, #68	; 0x44
 80017d2:	4841      	ldr	r0, [pc, #260]	; (80018d8 <main+0x2b4>)
  GPIO_InitStruct.Pin = WIFI_RX_Pin;
 80017d4:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80017d6:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d8:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017da:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80017dc:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 80017e0:	f7ff f9a0 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AUDIO_SDA_Pin;
 80017e4:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(AUDIO_SDA_GPIO_Port, &GPIO_InitStruct);
 80017e6:	a911      	add	r1, sp, #68	; 0x44
 80017e8:	4839      	ldr	r0, [pc, #228]	; (80018d0 <main+0x2ac>)
  GPIO_InitStruct.Pin = AUDIO_SDA_Pin;
 80017ea:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017ec:	2312      	movs	r3, #18
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ee:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f0:	9312      	str	r3, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF11_I2C4;
 80017f2:	230b      	movs	r3, #11
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017f4:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF11_I2C4;
 80017f8:	9315      	str	r3, [sp, #84]	; 0x54
  HAL_GPIO_Init(AUDIO_SDA_GPIO_Port, &GPIO_InitStruct);
 80017fa:	f7ff f993 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80017fe:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001800:	a911      	add	r1, sp, #68	; 0x44
 8001802:	4833      	ldr	r0, [pc, #204]	; (80018d0 <main+0x2ac>)
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001804:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001808:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800180c:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001810:	f7ff f988 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A12_Pin 
 8001814:	f248 1337 	movw	r3, #33079	; 0x8137
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001818:	a911      	add	r1, sp, #68	; 0x44
 800181a:	482c      	ldr	r0, [pc, #176]	; (80018cc <main+0x2a8>)
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A12_Pin 
 800181c:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181e:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001820:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001822:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001828:	f7ff f97c 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD_USER1_Pin|Audio_INT_Pin|WIFI_RST_Pin|ARD_D8_Pin 
 800182c:	f247 033b 	movw	r3, #28731	; 0x703b
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001830:	a911      	add	r1, sp, #68	; 0x44
 8001832:	482a      	ldr	r0, [pc, #168]	; (80018dc <main+0x2b8>)
  GPIO_InitStruct.Pin = LD_USER1_Pin|Audio_INT_Pin|WIFI_RST_Pin|ARD_D8_Pin 
 8001834:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001836:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800183a:	f7ff f973 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin 
 800183e:	f24c 7303 	movw	r3, #50947	; 0xc703
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001842:	a911      	add	r1, sp, #68	; 0x44
 8001844:	4823      	ldr	r0, [pc, #140]	; (80018d4 <main+0x2b0>)
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin 
 8001846:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001848:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184a:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800184c:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001852:	f7ff f967 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DFSDM_DATIN5_Pin|DFSDM_DATIN1_Pin;
 8001856:	f640 0308 	movw	r3, #2056	; 0x808
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185a:	a911      	add	r1, sp, #68	; 0x44
 800185c:	481e      	ldr	r0, [pc, #120]	; (80018d8 <main+0x2b4>)
  GPIO_InitStruct.Pin = DFSDM_DATIN5_Pin|DFSDM_DATIN1_Pin;
 800185e:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 8001862:	9615      	str	r6, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001868:	f7ff f95c 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D0_Pin;
 800186c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001870:	2309      	movs	r3, #9
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001872:	a911      	add	r1, sp, #68	; 0x44
 8001874:	4818      	ldr	r0, [pc, #96]	; (80018d8 <main+0x2b4>)
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D0_Pin;
 8001876:	9211      	str	r2, [sp, #68]	; 0x44
 8001878:	9203      	str	r2, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187a:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187c:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800187e:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001882:	f7ff f94f 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_D13_SCK_Pin;
 8001886:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_GPIO_Init(ARD_D13_SCK_GPIO_Port, &GPIO_InitStruct);
 800188a:	a911      	add	r1, sp, #68	; 0x44
 800188c:	4814      	ldr	r0, [pc, #80]	; (80018e0 <main+0x2bc>)
  GPIO_InitStruct.Pin = ARD_D13_SCK_Pin;
 800188e:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001890:	2305      	movs	r3, #5
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001892:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001894:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001898:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(ARD_D13_SCK_GPIO_Port, &GPIO_InitStruct);
 800189a:	f7ff f943 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = NC4_Pin|NC5_Pin|uSD_Detect_Pin;
 800189e:	f44f 4311 	mov.w	r3, #37120	; 0x9100
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80018a2:	a911      	add	r1, sp, #68	; 0x44
 80018a4:	480f      	ldr	r0, [pc, #60]	; (80018e4 <main+0x2c0>)
  GPIO_InitStruct.Pin = NC4_Pin|NC5_Pin|uSD_Detect_Pin;
 80018a6:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a8:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80018ac:	f7ff f93a 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_NBL2_Pin|D27_Pin|D26_Pin|FMC_NBL3_Pin 
 80018b0:	f240 63ff 	movw	r3, #1791	; 0x6ff
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80018b4:	a911      	add	r1, sp, #68	; 0x44
 80018b6:	480b      	ldr	r0, [pc, #44]	; (80018e4 <main+0x2c0>)
  GPIO_InitStruct.Pin = FMC_NBL2_Pin|D27_Pin|D26_Pin|FMC_NBL3_Pin 
 80018b8:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ba:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018bc:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80018be:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 80018c2:	e011      	b.n	80018e8 <main+0x2c4>
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40021800 	.word	0x40021800
 80018d0:	40020400 	.word	0x40020400
 80018d4:	40020c00 	.word	0x40020c00
 80018d8:	40020800 	.word	0x40020800
 80018dc:	40022400 	.word	0x40022400
 80018e0:	40020000 	.word	0x40020000
 80018e4:	40022000 	.word	0x40022000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80018ea:	f7ff f91b 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = NC3_Pin|NC2_Pin|NC1_Pin|NC8_Pin 
 80018ee:	23f8      	movs	r3, #248	; 0xf8
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80018f0:	a911      	add	r1, sp, #68	; 0x44
 80018f2:	489f      	ldr	r0, [pc, #636]	; (8001b70 <main+0x54c>)
  GPIO_InitStruct.Pin = NC3_Pin|NC2_Pin|NC1_Pin|NC8_Pin 
 80018f4:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f6:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80018fa:	f7ff f913 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPDIF_RX_Pin;
 80018fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_GPIO_Init(SPDIF_RX_GPIO_Port, &GPIO_InitStruct);
 8001902:	a911      	add	r1, sp, #68	; 0x44
 8001904:	489b      	ldr	r0, [pc, #620]	; (8001b74 <main+0x550>)
  GPIO_InitStruct.Pin = SPDIF_RX_Pin;
 8001906:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF7_SPDIFRX;
 8001908:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190a:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF7_SPDIFRX;
 800190c:	9315      	str	r3, [sp, #84]	; 0x54
 800190e:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001912:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(SPDIF_RX_GPIO_Port, &GPIO_InitStruct);
 8001914:	f7ff f906 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8001918:	230b      	movs	r3, #11
  GPIO_InitStruct.Pin = uSD_D1_Pin|uSD_D0_Pin;
 800191a:	9a03      	ldr	r2, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800191c:	a911      	add	r1, sp, #68	; 0x44
 800191e:	4895      	ldr	r0, [pc, #596]	; (8001b74 <main+0x550>)
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8001920:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pin = uSD_D1_Pin|uSD_D0_Pin;
 8001922:	9211      	str	r2, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001924:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001926:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800192a:	f7ff f8fb 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_RXER_Pin|OTG_FS_OverCurrent_Pin;
 800192e:	2230      	movs	r2, #48	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001930:	a911      	add	r1, sp, #68	; 0x44
 8001932:	4891      	ldr	r0, [pc, #580]	; (8001b78 <main+0x554>)
  GPIO_InitStruct.Pin = RMII_RXER_Pin|OTG_FS_OverCurrent_Pin;
 8001934:	9211      	str	r2, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001936:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800193a:	f7ff f8f3 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DFSDM_CKOUT_Pin;
 800193e:	2308      	movs	r3, #8
  HAL_GPIO_Init(DFSDM_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001940:	a911      	add	r1, sp, #68	; 0x44
 8001942:	488d      	ldr	r0, [pc, #564]	; (8001b78 <main+0x554>)
  GPIO_InitStruct.Pin = DFSDM_CKOUT_Pin;
 8001944:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001946:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 8001948:	9615      	str	r6, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(DFSDM_CKOUT_GPIO_Port, &GPIO_InitStruct);
 800194e:	f7ff f8e9 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 8001952:	f44f 6200 	mov.w	r2, #2048	; 0x800
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001956:	2305      	movs	r3, #5
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8001958:	a911      	add	r1, sp, #68	; 0x44
 800195a:	4888      	ldr	r0, [pc, #544]	; (8001b7c <main+0x558>)
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 800195c:	9211      	str	r2, [sp, #68]	; 0x44
 800195e:	9203      	str	r2, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001960:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001962:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001964:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001966:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8001968:	f7ff f8dc 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin 
 800196c:	f64f 013f 	movw	r1, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001970:	4883      	ldr	r0, [pc, #524]	; (8001b80 <main+0x55c>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001972:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin 
 8001974:	9111      	str	r1, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001976:	a911      	add	r1, sp, #68	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001978:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800197a:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001980:	f7ff f8d0 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001984:	2308      	movs	r3, #8
  HAL_GPIO_Init(WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 8001986:	a911      	add	r1, sp, #68	; 0x44
 8001988:	487b      	ldr	r0, [pc, #492]	; (8001b78 <main+0x554>)
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800198a:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198c:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800198e:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = WIFI_TX_Pin;
 8001990:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 8001996:	f7ff f8c5 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D23_Pin|D21_Pin|D22_Pin|FMC_SDNME_Pin 
 800199a:	f64f 712c 	movw	r1, #65324	; 0xff2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800199e:	4879      	ldr	r0, [pc, #484]	; (8001b84 <main+0x560>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a0:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = D23_Pin|D21_Pin|D22_Pin|FMC_SDNME_Pin 
 80019a2:	9111      	str	r1, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019a4:	a911      	add	r1, sp, #68	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a6:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019a8:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80019ac:	f04f 0b10 	mov.w	fp, #16
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019b2:	f7ff f8b7 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 80019b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019ba:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80019bc:	486f      	ldr	r0, [pc, #444]	; (8001b7c <main+0x558>)
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 80019be:	9111      	str	r1, [sp, #68]	; 0x44
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80019c0:	a911      	add	r1, sp, #68	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c2:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c4:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019c6:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80019ca:	f7ff f8ab 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 80019ce:	f44f 7100 	mov.w	r1, #512	; 0x200
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019d2:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80019d4:	4869      	ldr	r0, [pc, #420]	; (8001b7c <main+0x558>)
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 80019d6:	9111      	str	r1, [sp, #68]	; 0x44
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80019d8:	a911      	add	r1, sp, #68	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019da:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80019e2:	f7ff f89f 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 80019e6:	9a03      	ldr	r2, [sp, #12]
  HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 80019e8:	a911      	add	r1, sp, #68	; 0x44
 80019ea:	4867      	ldr	r0, [pc, #412]	; (8001b88 <main+0x564>)
  GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 80019ec:	9211      	str	r2, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f0:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019f4:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 80019f8:	f7ff f894 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_D5_PWM_Pin;
 80019fc:	f44f 7380 	mov.w	r3, #256	; 0x100
  HAL_GPIO_Init(ARD_D5_PWM_GPIO_Port, &GPIO_InitStruct);
 8001a00:	a911      	add	r1, sp, #68	; 0x44
 8001a02:	4862      	ldr	r0, [pc, #392]	; (8001b8c <main+0x568>)
  GPIO_InitStruct.Pin = ARD_D5_PWM_Pin;
 8001a04:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a06:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a08:	9515      	str	r5, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0c:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(ARD_D5_PWM_GPIO_Port, &GPIO_InitStruct);
 8001a0e:	f7ff f889 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_D0_RX_Pin|ARDUINO_TX_D1_Pin;
 8001a12:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a14:	a911      	add	r1, sp, #68	; 0x44
 8001a16:	485d      	ldr	r0, [pc, #372]	; (8001b8c <main+0x568>)
  GPIO_InitStruct.Pin = ARD_D0_RX_Pin|ARDUINO_TX_D1_Pin;
 8001a18:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a1a:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1c:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a1e:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a20:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a24:	f7ff f87e 	bl	8000b24 <HAL_GPIO_Init>
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001a28:	a911      	add	r1, sp, #68	; 0x44
 8001a2a:	4856      	ldr	r0, [pc, #344]	; (8001b84 <main+0x560>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2e:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001a30:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a36:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001a3a:	f7ff f873 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI1_MCLKA_Pin;
 8001a3e:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(SAI1_MCLKA_GPIO_Port, &GPIO_InitStruct);
 8001a40:	a911      	add	r1, sp, #68	; 0x44
 8001a42:	484c      	ldr	r0, [pc, #304]	; (8001b74 <main+0x550>)
  GPIO_InitStruct.Pin = SAI1_MCLKA_Pin;
 8001a44:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001a46:	2306      	movs	r3, #6
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a48:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001a4a:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4e:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(SAI1_MCLKA_GPIO_Port, &GPIO_InitStruct);
 8001a50:	f7ff f868 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EXT_SDA_Pin|EXT_SCL_Pin;
 8001a54:	2348      	movs	r3, #72	; 0x48
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a56:	a911      	add	r1, sp, #68	; 0x44
 8001a58:	4846      	ldr	r0, [pc, #280]	; (8001b74 <main+0x550>)
  GPIO_InitStruct.Pin = EXT_SDA_Pin|EXT_SCL_Pin;
 8001a5a:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a5c:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a60:	f7ff f860 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_D6_PWM_Pin;
 8001a64:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(ARD_D6_PWM_GPIO_Port, &GPIO_InitStruct);
 8001a66:	a911      	add	r1, sp, #68	; 0x44
 8001a68:	4845      	ldr	r0, [pc, #276]	; (8001b80 <main+0x55c>)
  GPIO_InitStruct.Pin = ARD_D6_PWM_Pin;
 8001a6a:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6c:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8001a6e:	9615      	str	r6, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(ARD_D6_PWM_GPIO_Port, &GPIO_InitStruct);
 8001a74:	f7ff f856 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_D3_PWM_Pin;
 8001a78:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(ARD_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 8001a7a:	a911      	add	r1, sp, #68	; 0x44
 8001a7c:	4840      	ldr	r0, [pc, #256]	; (8001b80 <main+0x55c>)
  GPIO_InitStruct.Pin = ARD_D3_PWM_Pin;
 8001a7e:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8001a82:	9615      	str	r6, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a86:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(ARD_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 8001a88:	f7ff f84c 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A1_Pin|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 8001a8c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a90:	a911      	add	r1, sp, #68	; 0x44
 8001a92:	483b      	ldr	r0, [pc, #236]	; (8001b80 <main+0x55c>)
  GPIO_InitStruct.Pin = ARDUINO_A1_Pin|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 8001a94:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a96:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a9a:	f7ff f843 	bl	8000b24 <HAL_GPIO_Init>
  HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 8001a9e:	a911      	add	r1, sp, #68	; 0x44
 8001aa0:	483a      	ldr	r0, [pc, #232]	; (8001b8c <main+0x568>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa4:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = ULPI_STP_Pin;
 8001aa6:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001aac:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 8001ab0:	f7ff f838 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001ab4:	2332      	movs	r3, #50	; 0x32
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab6:	a911      	add	r1, sp, #68	; 0x44
 8001ab8:	4834      	ldr	r0, [pc, #208]	; (8001b8c <main+0x568>)
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001aba:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001abc:	230b      	movs	r3, #11
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abe:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ac0:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac2:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ac6:	f7ff f82d 	bl	8000b24 <HAL_GPIO_Init>
  HAL_GPIO_Init(ARD_A2_GPIO_Port, &GPIO_InitStruct);
 8001aca:	a911      	add	r1, sp, #68	; 0x44
 8001acc:	482f      	ldr	r0, [pc, #188]	; (8001b8c <main+0x568>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ace:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = ARD_A2_Pin;
 8001ad0:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(ARD_A2_GPIO_Port, &GPIO_InitStruct);
 8001ad6:	f7ff f825 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001ada:	2309      	movs	r3, #9
  HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001adc:	a911      	add	r1, sp, #68	; 0x44
 8001ade:	482c      	ldr	r0, [pc, #176]	; (8001b90 <main+0x56c>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae2:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001ae4:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 8001ae6:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001aec:	f7ff f81a 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AUDIO_SCL_Pin;
 8001af0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_GPIO_Init(AUDIO_SCL_GPIO_Port, &GPIO_InitStruct);
 8001af4:	a911      	add	r1, sp, #68	; 0x44
 8001af6:	4820      	ldr	r0, [pc, #128]	; (8001b78 <main+0x554>)
  GPIO_InitStruct.Pin = AUDIO_SCL_Pin;
 8001af8:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001afa:	2312      	movs	r3, #18
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afc:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001afe:	9312      	str	r3, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b00:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001b04:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
  HAL_GPIO_Init(AUDIO_SCL_GPIO_Port, &GPIO_InitStruct);
 8001b08:	f7ff f80c 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D3_Pin;
 8001b0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
 8001b10:	a911      	add	r1, sp, #68	; 0x44
 8001b12:	4819      	ldr	r0, [pc, #100]	; (8001b78 <main+0x554>)
  GPIO_InitStruct.Pin = QSPI_D3_Pin;
 8001b14:	9311      	str	r3, [sp, #68]	; 0x44
 8001b16:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001b18:	2309      	movs	r3, #9
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1c:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001b1e:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
 8001b22:	f7fe ffff 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001b26:	2186      	movs	r1, #134	; 0x86
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b28:	230b      	movs	r3, #11
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2a:	4814      	ldr	r0, [pc, #80]	; (8001b7c <main+0x558>)
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001b2c:	9111      	str	r1, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	a911      	add	r1, sp, #68	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b30:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b32:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b34:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b38:	f7fe fff4 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b3c:	4915      	ldr	r1, [pc, #84]	; (8001b94 <main+0x570>)
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8001b3e:	480f      	ldr	r0, [pc, #60]	; (8001b7c <main+0x558>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b40:	9112      	str	r1, [sp, #72]	; 0x48
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8001b42:	a911      	add	r1, sp, #68	; 0x44
  GPIO_InitStruct.Pin = B_USER_Pin;
 8001b44:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8001b4a:	f7fe ffeb 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A0_Pin;
 8001b4e:	2150      	movs	r1, #80	; 0x50
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b50:	480a      	ldr	r0, [pc, #40]	; (8001b7c <main+0x558>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b52:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A0_Pin;
 8001b54:	9111      	str	r1, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	a911      	add	r1, sp, #68	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5a:	f7fe ffe3 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPDIF_TX_Pin;
 8001b5e:	9a03      	ldr	r2, [sp, #12]
  HAL_GPIO_Init(SPDIF_TX_GPIO_Port, &GPIO_InitStruct);
 8001b60:	a911      	add	r1, sp, #68	; 0x44
 8001b62:	4805      	ldr	r0, [pc, #20]	; (8001b78 <main+0x554>)
  GPIO_InitStruct.Pin = SPDIF_TX_Pin;
 8001b64:	9211      	str	r2, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6a:	9414      	str	r4, [sp, #80]	; 0x50
 8001b6c:	e014      	b.n	8001b98 <main+0x574>
 8001b6e:	bf00      	nop
 8001b70:	40022800 	.word	0x40022800
 8001b74:	40021800 	.word	0x40021800
 8001b78:	40020c00 	.word	0x40020c00
 8001b7c:	40020000 	.word	0x40020000
 8001b80:	40021400 	.word	0x40021400
 8001b84:	40021c00 	.word	0x40021c00
 8001b88:	40022000 	.word	0x40022000
 8001b8c:	40020800 	.word	0x40020800
 8001b90:	40020400 	.word	0x40020400
 8001b94:	10110000 	.word	0x10110000
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001b98:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  HAL_GPIO_Init(SPDIF_TX_GPIO_Port, &GPIO_InitStruct);
 8001b9c:	f7fe ffc2 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 8001ba0:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 8001ba2:	a911      	add	r1, sp, #68	; 0x44
 8001ba4:	4840      	ldr	r0, [pc, #256]	; (8001ca8 <main+0x684>)
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 8001ba6:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba8:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 8001bac:	f7fe ffba 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001bb0:	2228      	movs	r2, #40	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	a911      	add	r1, sp, #68	; 0x44
 8001bb4:	483d      	ldr	r0, [pc, #244]	; (8001cac <main+0x688>)
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001bb6:	9211      	str	r2, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb8:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bba:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001bbe:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc2:	f7fe ffaf 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8001bc6:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8001bc8:	a911      	add	r1, sp, #68	; 0x44
 8001bca:	4837      	ldr	r0, [pc, #220]	; (8001ca8 <main+0x684>)
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8001bcc:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001bce:	2309      	movs	r3, #9
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001bd2:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd6:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8001bd8:	f7fe ffa4 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001bdc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001be0:	2305      	movs	r3, #5
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be2:	9512      	str	r5, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be4:	a911      	add	r1, sp, #68	; 0x44
 8001be6:	4832      	ldr	r0, [pc, #200]	; (8001cb0 <main+0x68c>)
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001be8:	2520      	movs	r5, #32
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001bea:	9211      	str	r2, [sp, #68]	; 0x44
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bec:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	9413      	str	r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf2:	f7fe ff97 	bl	8000b24 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001bf6:	a911      	add	r1, sp, #68	; 0x44
 8001bf8:	482e      	ldr	r0, [pc, #184]	; (8001cb4 <main+0x690>)
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001bfa:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bfc:	9511      	str	r5, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfe:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001c04:	f7fe ff8e 	bl	8000b24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c08:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001c0a:	a911      	add	r1, sp, #68	; 0x44
 8001c0c:	4829      	ldr	r0, [pc, #164]	; (8001cb4 <main+0x690>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c0e:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001c10:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c12:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	9413      	str	r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001c18:	f7fe ff84 	bl	8000b24 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001c1e:	4622      	mov	r2, r4
 8001c20:	4621      	mov	r1, r4
 8001c22:	4658      	mov	r0, fp
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  hdac.Instance = DAC;
 8001c28:	4e23      	ldr	r6, [pc, #140]	; (8001cb8 <main+0x694>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c2a:	633b      	str	r3, [r7, #48]	; 0x30
 8001c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c32:	9305      	str	r3, [sp, #20]
 8001c34:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001c36:	f7fe fb3f 	bl	80002b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c3a:	4658      	mov	r0, fp
 8001c3c:	f7fe fb74 	bl	8000328 <HAL_NVIC_EnableIRQ>
  hdac.Instance = DAC;
 8001c40:	4b1e      	ldr	r3, [pc, #120]	; (8001cbc <main+0x698>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001c42:	4630      	mov	r0, r6
  hdac.Instance = DAC;
 8001c44:	6033      	str	r3, [r6, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001c46:	f7fe fba2 	bl	800038e <HAL_DAC_Init>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	b100      	cbz	r0, 8001c50 <main+0x62c>
 8001c4e:	e7fe      	b.n	8001c4e <main+0x62a>
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001c50:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001c52:	a911      	add	r1, sp, #68	; 0x44
 8001c54:	4630      	mov	r0, r6
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8001c56:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001c5a:	f7fe fbd8 	bl	800040e <HAL_DAC_ConfigChannel>
 8001c5e:	b100      	cbz	r0, 8001c62 <main+0x63e>
 8001c60:	e7fe      	b.n	8001c60 <main+0x63c>
  htim6.Instance = TIM6;
 8001c62:	4c17      	ldr	r4, [pc, #92]	; (8001cc0 <main+0x69c>)
  htim6.Init.Prescaler = 100;
 8001c64:	2364      	movs	r3, #100	; 0x64
 8001c66:	4a17      	ldr	r2, [pc, #92]	; (8001cc4 <main+0x6a0>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c68:	60a0      	str	r0, [r4, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6a:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c6c:	4620      	mov	r0, r4
  htim6.Init.Prescaler = 100;
 8001c6e:	e884 000c 	stmia.w	r4, {r2, r3}
  htim6.Init.Period = 250;
 8001c72:	23fa      	movs	r3, #250	; 0xfa
 8001c74:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c76:	f7ff fbc1 	bl	80013fc <HAL_TIM_Base_Init>
 8001c7a:	b100      	cbz	r0, 8001c7e <main+0x65a>
 8001c7c:	e7fe      	b.n	8001c7c <main+0x658>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c7e:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c80:	a911      	add	r1, sp, #68	; 0x44
 8001c82:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c84:	9511      	str	r5, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c86:	f7ff fbd3 	bl	8001430 <HAL_TIMEx_MasterConfigSynchronization>
 8001c8a:	4601      	mov	r1, r0
 8001c8c:	b100      	cbz	r0, 8001c90 <main+0x66c>
 8001c8e:	e7fe      	b.n	8001c8e <main+0x66a>
  HAL_DAC_Start_DMA_double_buff(&hdac, DAC_CHANNEL_1, (uint32_t*)pingBuffer, (uint32_t*)pongBuffer, 32, DAC_ALIGN_12B_R);
 8001c90:	9001      	str	r0, [sp, #4]
 8001c92:	4630      	mov	r0, r6
 8001c94:	9500      	str	r5, [sp, #0]
 8001c96:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <main+0x6a4>)
 8001c98:	4a0c      	ldr	r2, [pc, #48]	; (8001ccc <main+0x6a8>)
 8001c9a:	f7ff fc4b 	bl	8001534 <HAL_DAC_Start_DMA_double_buff>
  HAL_TIM_Base_Start(&htim6);
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	f7ff fa82 	bl	80011a8 <HAL_TIM_Base_Start>
 8001ca4:	e7fe      	b.n	8001ca4 <main+0x680>
 8001ca6:	bf00      	nop
 8001ca8:	40021c00 	.word	0x40021c00
 8001cac:	40020000 	.word	0x40020000
 8001cb0:	40020400 	.word	0x40020400
 8001cb4:	40022400 	.word	0x40022400
 8001cb8:	20000084 	.word	0x20000084
 8001cbc:	40007400 	.word	0x40007400
 8001cc0:	20000098 	.word	0x20000098
 8001cc4:	40001000 	.word	0x40001000
 8001cc8:	08001f7c 	.word	0x08001f7c
 8001ccc:	08001f3c 	.word	0x08001f3c

08001cd0 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8001cd0:	e7fe      	b.n	8001cd0 <_Error_Handler>

08001cd2 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cd2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cd4:	2003      	movs	r0, #3
 8001cd6:	f7fe fadd 	bl	8000294 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f06f 000b 	mvn.w	r0, #11
 8001ce0:	4611      	mov	r1, r2
 8001ce2:	f7fe fae9 	bl	80002b8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f06f 000a 	mvn.w	r0, #10
 8001cec:	4611      	mov	r1, r2
 8001cee:	f7fe fae3 	bl	80002b8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f06f 0009 	mvn.w	r0, #9
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	f7fe fadd 	bl	80002b8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f06f 0004 	mvn.w	r0, #4
 8001d04:	4611      	mov	r1, r2
 8001d06:	f7fe fad7 	bl	80002b8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f06f 0003 	mvn.w	r0, #3
 8001d10:	4611      	mov	r1, r2
 8001d12:	f7fe fad1 	bl	80002b8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	f06f 0001 	mvn.w	r0, #1
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	f7fe facb 	bl	80002b8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	4611      	mov	r1, r2

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001d2e:	f7fe bac3 	b.w	80002b8 <HAL_NVIC_SetPriority>
	...

08001d34 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hdac->Instance==DAC)
 8001d34:	6802      	ldr	r2, [r0, #0]
 8001d36:	4b22      	ldr	r3, [pc, #136]	; (8001dc0 <HAL_DAC_MspInit+0x8c>)
 8001d38:	429a      	cmp	r2, r3
{
 8001d3a:	b570      	push	{r4, r5, r6, lr}
 8001d3c:	4606      	mov	r6, r0
 8001d3e:	b086      	sub	sp, #24
  if(hdac->Instance==DAC)
 8001d40:	d13c      	bne.n	8001dbc <HAL_DAC_MspInit+0x88>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001d42:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = ARD_A1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2500      	movs	r5, #0
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 8001d48:	a901      	add	r1, sp, #4
 8001d4a:	481e      	ldr	r0, [pc, #120]	; (8001dc4 <HAL_DAC_MspInit+0x90>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8001d4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001d4e:	4c1e      	ldr	r4, [pc, #120]	; (8001dc8 <HAL_DAC_MspInit+0x94>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8001d50:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001d54:	641a      	str	r2, [r3, #64]	; 0x40
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	9503      	str	r5, [sp, #12]
    __HAL_RCC_DAC_CLK_ENABLE();
 8001d5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = ARD_A1_Pin;
 8001d62:	2310      	movs	r3, #16
 8001d64:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d66:	2303      	movs	r3, #3
 8001d68:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 8001d6a:	f7fe fedb 	bl	8000b24 <HAL_GPIO_Init>
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d6e:	2340      	movs	r3, #64	; 0x40
 8001d70:	4916      	ldr	r1, [pc, #88]	; (8001dcc <HAL_DAC_MspInit+0x98>)
 8001d72:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001d76:	4620      	mov	r0, r4
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d78:	60e5      	str	r5, [r4, #12]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001d7a:	6225      	str	r5, [r4, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d7c:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d7e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001d82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d86:	6123      	str	r3, [r4, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d88:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d8c:	6163      	str	r3, [r4, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d92:	61a3      	str	r3, [r4, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001d94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d98:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001d9a:	f7fe fb6f 	bl	800047c <HAL_DMA_Init>
 8001d9e:	b118      	cbz	r0, 8001da8 <HAL_DAC_MspInit+0x74>
    {
      _Error_Handler(__FILE__, __LINE__);
 8001da0:	2172      	movs	r1, #114	; 0x72
 8001da2:	480b      	ldr	r0, [pc, #44]	; (8001dd0 <HAL_DAC_MspInit+0x9c>)
 8001da4:	f7ff ff94 	bl	8001cd0 <_Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001da8:	2200      	movs	r2, #0
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001daa:	60b4      	str	r4, [r6, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001dac:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001dae:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001db0:	4611      	mov	r1, r2
 8001db2:	f7fe fa81 	bl	80002b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001db6:	2036      	movs	r0, #54	; 0x36
 8001db8:	f7fe fab6 	bl	8000328 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001dbc:	b006      	add	sp, #24
 8001dbe:	bd70      	pop	{r4, r5, r6, pc}
 8001dc0:	40007400 	.word	0x40007400
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	20000024 	.word	0x20000024
 8001dcc:	40026088 	.word	0x40026088
 8001dd0:	08001fbc 	.word	0x08001fbc

08001dd4 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM6)
 8001dd4:	6802      	ldr	r2, [r0, #0]
{
 8001dd6:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM6)
 8001dd8:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <HAL_TIM_Base_MspInit+0x24>)
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d10a      	bne.n	8001df4 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001dde:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 8001de2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001de4:	f042 0210 	orr.w	r2, r2, #16
 8001de8:	641a      	str	r2, [r3, #64]	; 0x40
 8001dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dec:	f003 0310 	and.w	r3, r3, #16
 8001df0:	9301      	str	r3, [sp, #4]
 8001df2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001df4:	b002      	add	sp, #8
 8001df6:	4770      	bx	lr
 8001df8:	40001000 	.word	0x40001000

08001dfc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001dfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dfe:	f7fe fa3b 	bl	8000278 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001e06:	f7fe babe 	b.w	8000386 <HAL_SYSTICK_IRQHandler>
	...

08001e0c <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001e0c:	4801      	ldr	r0, [pc, #4]	; (8001e14 <DMA1_Stream5_IRQHandler+0x8>)
 8001e0e:	f7fe bbb3 	b.w	8000578 <HAL_DMA_IRQHandler>
 8001e12:	bf00      	nop
 8001e14:	20000024 	.word	0x20000024

08001e18 <TIM6_DAC_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
*/
void TIM6_DAC_IRQHandler(void)
{
 8001e18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8001e1a:	4804      	ldr	r0, [pc, #16]	; (8001e2c <TIM6_DAC_IRQHandler+0x14>)
 8001e1c:	f7fe facb 	bl	80003b6 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8001e20:	4803      	ldr	r0, [pc, #12]	; (8001e30 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8001e26:	f7ff b9d1 	b.w	80011cc <HAL_TIM_IRQHandler>
 8001e2a:	bf00      	nop
 8001e2c:	20000084 	.word	0x20000084
 8001e30:	20000098 	.word	0x20000098

08001e34 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e34:	490f      	ldr	r1, [pc, #60]	; (8001e74 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001e36:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e38:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001e3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8001e44:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <SystemInit+0x44>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	f042 0201 	orr.w	r2, r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001e4e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001e56:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e5a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001e5c:	4a07      	ldr	r2, [pc, #28]	; (8001e7c <SystemInit+0x48>)
 8001e5e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e66:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001e68:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e6a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001e6e:	608b      	str	r3, [r1, #8]
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	e000ed00 	.word	0xe000ed00
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	24003010 	.word	0x24003010

08001e80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001eb8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001e84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e86:	e003      	b.n	8001e90 <LoopCopyDataInit>

08001e88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001e88:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001e8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001e8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001e8e:	3104      	adds	r1, #4

08001e90 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e90:	480b      	ldr	r0, [pc, #44]	; (8001ec0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e92:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e98:	d3f6      	bcc.n	8001e88 <CopyDataInit>
  ldr  r2, =_sbss
 8001e9a:	4a0b      	ldr	r2, [pc, #44]	; (8001ec8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e9c:	e002      	b.n	8001ea4 <LoopFillZerobss>

08001e9e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e9e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ea0:	f842 3b04 	str.w	r3, [r2], #4

08001ea4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ea4:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001ea6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ea8:	d3f9      	bcc.n	8001e9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001eaa:	f7ff ffc3 	bl	8001e34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eae:	f000 f811 	bl	8001ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eb2:	f7ff fbb7 	bl	8001624 <main>
  bx  lr    
 8001eb6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001eb8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001ebc:	08001ff0 	.word	0x08001ff0
  ldr  r0, =_sdata
 8001ec0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001ec4:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8001ec8:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8001ecc:	200000d8 	.word	0x200000d8

08001ed0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ed0:	e7fe      	b.n	8001ed0 <ADC_IRQHandler>
	...

08001ed4 <__libc_init_array>:
 8001ed4:	b570      	push	{r4, r5, r6, lr}
 8001ed6:	4e0d      	ldr	r6, [pc, #52]	; (8001f0c <__libc_init_array+0x38>)
 8001ed8:	4c0d      	ldr	r4, [pc, #52]	; (8001f10 <__libc_init_array+0x3c>)
 8001eda:	1ba4      	subs	r4, r4, r6
 8001edc:	10a4      	asrs	r4, r4, #2
 8001ede:	2500      	movs	r5, #0
 8001ee0:	42a5      	cmp	r5, r4
 8001ee2:	d109      	bne.n	8001ef8 <__libc_init_array+0x24>
 8001ee4:	4e0b      	ldr	r6, [pc, #44]	; (8001f14 <__libc_init_array+0x40>)
 8001ee6:	4c0c      	ldr	r4, [pc, #48]	; (8001f18 <__libc_init_array+0x44>)
 8001ee8:	f000 f818 	bl	8001f1c <_init>
 8001eec:	1ba4      	subs	r4, r4, r6
 8001eee:	10a4      	asrs	r4, r4, #2
 8001ef0:	2500      	movs	r5, #0
 8001ef2:	42a5      	cmp	r5, r4
 8001ef4:	d105      	bne.n	8001f02 <__libc_init_array+0x2e>
 8001ef6:	bd70      	pop	{r4, r5, r6, pc}
 8001ef8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001efc:	4798      	blx	r3
 8001efe:	3501      	adds	r5, #1
 8001f00:	e7ee      	b.n	8001ee0 <__libc_init_array+0xc>
 8001f02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f06:	4798      	blx	r3
 8001f08:	3501      	adds	r5, #1
 8001f0a:	e7f2      	b.n	8001ef2 <__libc_init_array+0x1e>
 8001f0c:	08001fe8 	.word	0x08001fe8
 8001f10:	08001fe8 	.word	0x08001fe8
 8001f14:	08001fe8 	.word	0x08001fe8
 8001f18:	08001fec 	.word	0x08001fec

08001f1c <_init>:
 8001f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f1e:	bf00      	nop
 8001f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f22:	bc08      	pop	{r3}
 8001f24:	469e      	mov	lr, r3
 8001f26:	4770      	bx	lr

08001f28 <_fini>:
 8001f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f2a:	bf00      	nop
 8001f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f2e:	bc08      	pop	{r3}
 8001f30:	469e      	mov	lr, r3
 8001f32:	4770      	bx	lr
