<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" title="Snn_single_neuron" device="iCE40UP5K-UWG30ITR" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options/>
        <Source name="source/impl_1/neuron.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/network.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/pinout.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Snn_single_neuron1.sty"/>
</RadiantProject>
