{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491764509142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491764509148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 20:01:49 2017 " "Processing started: Sun Apr 09 20:01:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491764509148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491764509148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombShiftUnit_Demo -c CombShiftUnit_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombShiftUnit_Demo -c CombShiftUnit_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491764509148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491764509738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combshiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combshiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CombShiftUnit-Behavioral " "Found design unit 1: CombShiftUnit-Behavioral" {  } { { "CombShiftUnit.vhd" "" { Text "C:/altera/docs/Aula6/Parte3/CombShiftUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491764520562 ""} { "Info" "ISGN_ENTITY_NAME" "1 CombShiftUnit " "Found entity 1: CombShiftUnit" {  } { { "CombShiftUnit.vhd" "" { Text "C:/altera/docs/Aula6/Parte3/CombShiftUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491764520562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491764520562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combshiftunit_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file combshiftunit_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombShiftUnit_Demo " "Found entity 1: CombShiftUnit_Demo" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491764520565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491764520565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombShiftUnit_Demo " "Elaborating entity \"CombShiftUnit_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491764520602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CombShiftUnit CombShiftUnit:inst " "Elaborating entity \"CombShiftUnit\" for hierarchy \"CombShiftUnit:inst\"" {  } { { "CombShiftUnit_Demo.bdf" "inst" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { { 120 480 696 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491764520610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491764521587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491764522694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491764522694 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { { 144 264 432 160 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491764522946 "|CombShiftUnit_Demo|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { { 144 264 432 160 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491764522946 "|CombShiftUnit_Demo|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { { 144 264 432 160 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491764522946 "|CombShiftUnit_Demo|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { { 144 264 432 160 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491764522946 "|CombShiftUnit_Demo|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { { 144 264 432 160 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491764522946 "|CombShiftUnit_Demo|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { { 144 264 432 160 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491764522946 "|CombShiftUnit_Demo|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CombShiftUnit_Demo.bdf" "" { Schematic "C:/altera/docs/Aula6/Parte3/CombShiftUnit_Demo.bdf" { { 144 264 432 160 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491764522946 "|CombShiftUnit_Demo|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1491764522946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491764522946 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491764522946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491764522946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491764522946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491764523028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 20:02:03 2017 " "Processing ended: Sun Apr 09 20:02:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491764523028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491764523028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491764523028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491764523028 ""}
