Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 954d901e1ab849ed94b46afb568bdbf6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sequence_detector_tb_behav xil_defaultlib.sequence_detector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.stimulus_generator [\stimulus_generator(sample_width...]
Compiling architecture behavioural of entity xil_defaultlib.par2ser [par2ser_default]
Compiling architecture behavioural of entity xil_defaultlib.sequence_detector_moore [sequence_detector_moore_default]
Compiling architecture behavioural of entity xil_defaultlib.sequence_detector_mealy [sequence_detector_mealy_default]
Compiling architecture behavioural of entity xil_defaultlib.sequence_detector_tb
Built simulation snapshot sequence_detector_tb_behav
