// Seed: 2824550263
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  assign id_3 = id_4 + id_1;
  logic id_5;
  type_10(
      id_2, 1 && 1, id_0, 1
  );
  logic id_6;
endmodule
