$date
	Sun Nov 22 10:25:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! FF_out [3:0] $end
$var wire 1 " z_flag $end
$var wire 8 # program_byte [7:0] $end
$var wire 1 $ phase $end
$var wire 12 % pc [11:0] $end
$var wire 4 & oprnd [3:0] $end
$var wire 4 ' instr [3:0] $end
$var wire 4 ( data_bus [3:0] $end
$var wire 1 ) c_flag $end
$var wire 12 * address_ram [11:0] $end
$var wire 4 + accu [3:0] $end
$var reg 1 , clock $end
$var reg 4 - pushbuttons [3:0] $end
$var reg 1 . reset $end
$scope module MicroProcessor $end
$var wire 1 , clock $end
$var wire 4 / data_bus [3:0] $end
$var wire 4 0 pushbuttons [3:0] $end
$var wire 1 . reset $end
$var wire 1 " z_flag $end
$var wire 8 1 program_byte [7:0] $end
$var wire 1 $ phase $end
$var wire 4 2 oprnd [3:0] $end
$var wire 4 3 instr [3:0] $end
$var wire 1 ) c_flag $end
$var wire 12 4 address_RAM [11:0] $end
$var wire 4 5 accu [3:0] $end
$var wire 12 6 PC [11:0] $end
$var wire 4 7 FF_out [3:0] $end
$var wire 13 8 Control_Signals [12:0] $end
$var wire 2 9 C_Z [1:0] $end
$var wire 7 : Address [6:0] $end
$var wire 4 ; ALU_out [3:0] $end
$var wire 2 < ALU_flags [1:0] $end
$scope module M_ALU $end
$var wire 4 = B [3:0] $end
$var wire 3 > S [2:0] $end
$var wire 4 ? A [3:0] $end
$var reg 2 @ C_Z [1:0] $end
$var reg 4 A Y [3:0] $end
$var reg 5 B result [4:0] $end
$upscope $end
$scope module M_Accumulator $end
$var wire 4 C D [3:0] $end
$var wire 1 , clk $end
$var wire 1 D enable $end
$var wire 1 . reset $end
$var wire 4 E Accu [3:0] $end
$scope module FF1 $end
$var wire 1 F D $end
$var wire 1 , clk $end
$var wire 1 D enable $end
$var wire 1 . reset $end
$var reg 1 G Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 H D $end
$var wire 1 , clk $end
$var wire 1 D enable $end
$var wire 1 . reset $end
$var reg 1 I Q $end
$upscope $end
$scope module FF3 $end
$var wire 1 J D $end
$var wire 1 , clk $end
$var wire 1 D enable $end
$var wire 1 . reset $end
$var reg 1 K Q $end
$upscope $end
$scope module FF4 $end
$var wire 1 L D $end
$var wire 1 , clk $end
$var wire 1 D enable $end
$var wire 1 . reset $end
$var reg 1 M Q $end
$upscope $end
$upscope $end
$scope module M_Bus_Driver1 $end
$var wire 4 N data_bus [3:0] $end
$var wire 1 O enable $end
$var wire 4 P oprnd [3:0] $end
$upscope $end
$scope module M_Bus_Driver2 $end
$var wire 4 Q data_bus [3:0] $end
$var wire 1 R enable $end
$var wire 4 S oprnd [3:0] $end
$upscope $end
$scope module M_Decode $end
$var wire 7 T Address [6:0] $end
$var reg 13 U Control_Signals [12:0] $end
$upscope $end
$scope module M_FF_out $end
$var wire 4 V D [3:0] $end
$var wire 1 , clk $end
$var wire 1 W enable $end
$var wire 1 . reset $end
$var wire 4 X FF_out [3:0] $end
$scope module FF1 $end
$var wire 1 Y D $end
$var wire 1 , clk $end
$var wire 1 W enable $end
$var wire 1 . reset $end
$var reg 1 Z Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 [ D $end
$var wire 1 , clk $end
$var wire 1 W enable $end
$var wire 1 . reset $end
$var reg 1 \ Q $end
$upscope $end
$scope module FF3 $end
$var wire 1 ] D $end
$var wire 1 , clk $end
$var wire 1 W enable $end
$var wire 1 . reset $end
$var reg 1 ^ Q $end
$upscope $end
$scope module FF4 $end
$var wire 1 _ D $end
$var wire 1 , clk $end
$var wire 1 W enable $end
$var wire 1 . reset $end
$var reg 1 ` Q $end
$upscope $end
$upscope $end
$scope module M_Fetch $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var wire 8 b program_byte [7:0] $end
$var wire 4 c oprnd [3:0] $end
$var wire 4 d instr [3:0] $end
$scope module FF1 $end
$var wire 1 e D $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var reg 1 f Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 g D $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var reg 1 h Q $end
$upscope $end
$scope module FF3 $end
$var wire 1 i D $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var reg 1 j Q $end
$upscope $end
$scope module FF4 $end
$var wire 1 k D $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var reg 1 l Q $end
$upscope $end
$scope module FF5 $end
$var wire 1 m D $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var reg 1 n Q $end
$upscope $end
$scope module FF6 $end
$var wire 1 o D $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var reg 1 p Q $end
$upscope $end
$scope module FF7 $end
$var wire 1 q D $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var reg 1 r Q $end
$upscope $end
$scope module FF8 $end
$var wire 1 s D $end
$var wire 1 , clk $end
$var wire 1 a enable $end
$var wire 1 . reset $end
$var reg 1 t Q $end
$upscope $end
$upscope $end
$scope module M_Flags $end
$var wire 2 u D [1:0] $end
$var wire 1 , clk $end
$var wire 1 v enable $end
$var wire 1 . reset $end
$var wire 2 w C_Z [1:0] $end
$scope module FF1 $end
$var wire 1 x D $end
$var wire 1 , clk $end
$var wire 1 v enable $end
$var wire 1 . reset $end
$var reg 1 y Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 z D $end
$var wire 1 , clk $end
$var wire 1 v enable $end
$var wire 1 . reset $end
$var reg 1 { Q $end
$upscope $end
$upscope $end
$scope module M_In $end
$var wire 4 | data_bus [3:0] $end
$var wire 1 } enable $end
$var wire 4 ~ oprnd [3:0] $end
$upscope $end
$scope module M_Phase $end
$var wire 1 , clk $end
$var wire 1 !" enable $end
$var wire 1 . reset $end
$var wire 1 $ phase $end
$scope module F1 $end
$var wire 1 "" D $end
$var wire 1 , clk $end
$var wire 1 !" enable $end
$var wire 1 . reset $end
$var reg 1 $ Q $end
$upscope $end
$upscope $end
$scope module M_Program_Counter $end
$var wire 1 , clk $end
$var wire 1 #" enable $end
$var wire 1 $" load $end
$var wire 12 %" loadPC [11:0] $end
$var wire 1 . reset $end
$var reg 12 &" PC [11:0] $end
$upscope $end
$scope module M_Program_ROM $end
$var wire 12 '" PC [11:0] $end
$var wire 8 (" program_byte [7:0] $end
$upscope $end
$scope module M_RAM $end
$var wire 12 )" address_RAM [11:0] $end
$var wire 4 *" data [3:0] $end
$var wire 1 +" enable $end
$var wire 1 ," read $end
$var wire 1 -" write $end
$var reg 4 ." data_out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ."
x-"
x,"
x+"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
x$"
x#"
x""
1!"
bx ~
x}
bx |
x{
xz
xy
xx
bx w
xv
bx u
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
bx d
bx c
bx b
xa
x`
x_
x^
x]
x\
x[
xZ
xY
bx X
xW
bx V
bx U
bx T
bx S
xR
bx Q
bx P
xO
bx N
xM
xL
xK
xJ
xI
xH
xG
xF
bx E
xD
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
x.
bx -
x,
bx +
bx *
x)
bx (
bx '
bx &
bx %
x$
bx #
x"
bx !
$end
#2
0Y
0[
0]
0_
b0 !
b0 /
b0 =
b0 N
b0 Q
b0 V
b0 |
b0 *"
0x
1z
0F
0H
0J
0L
0}
0W
b0 >
0,"
0-"
0+"
1R
0O
0D
0v
0$"
1#"
b1 <
b1 @
b1 u
b0 ;
b0 A
b0 C
b0 S
b0 B
0)
0"
1""
b1000000001000 8
b1000000001000 U
1a
1s
1q
1o
1m
0k
0i
1g
0e
0G
0I
0K
b0 (
b0 5
b0 ?
b0 E
0M
0Z
0\
0^
b0 +
b0 7
b0 X
0`
0f
0h
0j
b0 '
b0 3
b0 d
0l
0n
0p
0r
b0 &
b0 2
b0 P
b0 c
0t
0y
b0 9
b0 w
0{
b0 :
b0 T
0$
b1001111 *
b1001111 4
b1001111 %"
b1001111 )"
b1001111 #
b1001111 1
b1001111 b
b1001111 ("
b0 %
b0 6
b0 &"
b0 '"
b0 -
b0 0
b0 ~
0,
1.
#3
b1010 -
b1010 0
b1010 ~
0.
#5
1"
b1 9
b1 w
1{
0z
1F
1H
1J
1L
1Y
1[
1]
1_
b0 <
b0 @
b0 u
b1111 ;
b1111 A
b1111 C
b1111 S
b1111 B
b1111 !
b1111 /
b1111 =
b1111 N
b1111 Q
b1111 V
b1111 |
b1111 *"
b10 >
0R
1O
1D
1v
0#"
0""
b11010000010 8
b11010000010 U
0a
1k
1e
b100 '
b100 3
b100 d
1h
1n
1p
1r
b1111 &
b1111 2
b1111 P
b1111 c
1t
b100011 :
b100011 T
1$
b111111011111 *
b111111011111 4
b111111011111 %"
b111111011111 )"
b11011111 #
b11011111 1
b11011111 b
b11011111 ("
b1 %
b1 6
b1 &"
b1 '"
1,
#10
0,
#15
1l
b1101 '
b1101 3
b1101 d
1f
b1111 !
b1111 /
b1111 =
b1111 N
b1111 Q
b1111 V
b1111 |
b1111 *"
b0 >
1R
0O
0D
0v
1#"
0"
1""
b1000000001000 8
b1000000001000 U
1a
1G
1I
1K
b1111 (
b1111 5
b1111 ?
b1111 E
1M
b0 9
b0 w
0{
b1101000 :
b1101000 T
0$
1,
#20
0,
#25
1`
1^
1\
b1111 +
b1111 7
b1111 X
1Z
1W
0#"
0""
b1001 8
b1001 U
0a
0q
0o
0m
0e
b1101001 :
b1101001 T
1$
b111101010001 *
b111101010001 4
b111101010001 %"
b111101010001 )"
b1010001 #
b1010001 1
b1010001 b
b1010001 ("
b10 %
b10 6
b10 &"
b10 '"
1,
#30
0,
#35
0r
0p
b101010001 *
b101010001 4
b101010001 %"
b101010001 )"
b1 &
b1 2
b1 P
b1 c
0n
b101 '
b101 3
b101 d
0f
0W
1#"
1""
b1000000001000 8
b1000000001000 U
1a
b101000 :
b101000 T
0$
1,
#40
0,
#45
0z
1F
0H
1J
0L
0[
0_
b0 <
b0 @
b0 u
b1010 ;
b1010 A
b1010 C
b1010 S
b1010 B
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
1}
b10 >
0R
1D
1v
0#"
0""
b11010000100 8
b11010000100 U
0a
0s
0k
b101001 :
b101001 T
1$
b101000000 *
b101000000 4
b101000000 %"
b101000000 )"
b1000000 #
b1000000 1
b1000000 b
b1000000 ("
b11 %
b11 6
b11 &"
b11 '"
1,
#50
0,
#55
b1000000 *
b1000000 4
b1000000 %"
b1000000 )"
b0 &
b0 2
b0 P
b0 c
0t
b100 '
b100 3
b100 d
0l
0}
b0 >
1R
0D
0v
1#"
1""
b1000000001000 8
b1000000001000 U
1a
0I
b1010 (
b1010 5
b1010 ?
b1010 E
0M
b100000 :
b100000 T
0$
1,
#60
0,
#65
1z
0F
0J
0Y
0]
b1 <
b1 @
b1 u
b0 ;
b0 A
b0 C
b0 S
b0 B
b0 !
b0 /
b0 =
b0 N
b0 Q
b0 V
b0 |
b0 *"
b10 >
0R
1O
1D
1v
0#"
0""
b11010000010 8
b11010000010 U
0a
1s
1q
1o
1m
b100001 :
b100001 T
1$
b1001111 *
b1001111 4
b1001111 %"
b1001111 )"
b1001111 #
b1001111 1
b1001111 b
b1001111 ("
b100 %
b100 6
b100 &"
b100 '"
1,
#70
0,
#75
1t
1r
1p
b111101001111 *
b111101001111 4
b111101001111 %"
b111101001111 )"
b1111 &
b1111 2
b1111 P
b1111 c
1n
b0 !
b0 /
b0 =
b0 N
b0 Q
b0 V
b0 |
b0 *"
b0 >
1R
0O
0D
0v
1#"
1"
1""
b1000000001000 8
b1000000001000 U
1a
0G
b0 (
b0 5
b0 ?
b0 E
0K
b1 9
b1 w
1{
b100010 :
b100010 T
0$
1,
#80
0,
#85
0z
1F
1H
1J
1L
1Y
1[
1]
1_
b0 <
b0 @
b0 u
b1111 ;
b1111 A
b1111 C
b1111 S
b1111 B
b1111 !
b1111 /
b1111 =
b1111 N
b1111 Q
b1111 V
b1111 |
b1111 *"
b10 >
0R
1O
1D
1v
0#"
0""
b11010000010 8
b11010000010 U
0a
0s
0o
1i
0g
1e
b100011 :
b100011 T
1$
b111110101010 *
b111110101010 4
b111110101010 %"
b111110101010 )"
b10101010 #
b10101010 1
b10101010 b
b10101010 ("
b101 %
b101 6
b101 &"
b101 '"
1,
#90
0,
#95
0t
b101010101010 *
b101010101010 4
b101010101010 %"
b101010101010 )"
b1010 &
b1010 2
b1010 P
b1010 c
0p
1j
0h
b1010 '
b1010 3
b1010 d
1f
b1111 !
b1111 /
b1111 =
b1111 N
b1111 Q
b1111 V
b1111 |
b1111 *"
b0 >
1R
0O
0D
0v
1#"
0"
1""
b1000000001000 8
b1000000001000 U
1a
1G
1I
1K
b1111 (
b1111 5
b1111 ?
b1111 E
1M
b0 9
b0 w
0{
b1010000 :
b1010000 T
0$
1,
#100
0,
#105
1x
0H
0J
0[
0_
b10 <
b10 @
b10 u
b1001 ;
b1001 A
b1001 C
b1001 S
b11001 B
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
b11 >
0R
1O
1D
1v
0#"
0""
b11011000010 8
b11011000010 U
0a
0q
0e
b1010001 :
b1010001 T
1$
b101000101000 *
b101000101000 4
b101000101000 %"
b101000101000 )"
b101000 #
b101000 1
b101000 b
b101000 ("
b110 %
b110 6
b110 &"
b110 '"
1,
#110
0,
#115
b100000101000 *
b100000101000 4
b100000101000 %"
b100000101000 )"
b1000 &
b1000 2
b1000 P
b1000 c
0r
b10 '
b10 3
b10 d
0f
0]
0x
1Y
1_
b0 <
b0 @
b0 u
b1001 !
b1001 /
b1001 =
b1001 N
b1001 Q
b1001 V
b1001 |
b1001 *"
1F
0J
b0 >
1R
0O
0D
0v
1#"
b1001 ;
b1001 A
b1001 C
b1001 S
b1001 B
1)
1""
b1000000001000 8
b1000000001000 U
1a
0I
b1001 (
b1001 5
b1001 ?
b1001 E
0K
b10 9
b10 w
1y
b10100 :
b10100 T
0$
1,
#120
0,
#125
0)
b0 9
b0 w
0y
0F
0_
b1 ;
b1 A
b1 C
b1 S
b1 B
b1000 !
b1000 /
b1000 =
b1000 N
b1000 Q
b1000 V
b1000 |
b1000 *"
b1 >
0R
1O
1v
0#"
0""
b1001000010 8
b1001000010 U
0a
1q
0i
1g
b10001 :
b10001 T
1$
b100001001010 *
b100001001010 4
b100001001010 %"
b100001001010 )"
b1001010 #
b1001010 1
b1001010 b
b1001010 ("
b111 %
b111 6
b111 &"
b111 '"
1,
#130
0,
#135
b101001001010 *
b101001001010 4
b101001001010 %"
b101001001010 )"
b1010 &
b1010 2
b1010 P
b1010 c
1r
0j
b100 '
b100 3
b100 d
1h
1F
1Y
1_
b1001 ;
b1001 A
b1001 C
b1001 S
b1001 B
b1001 !
b1001 /
b1001 =
b1001 N
b1001 Q
b1001 V
b1001 |
b1001 *"
b0 >
1R
0O
0v
1#"
1""
b1000000001000 8
b1000000001000 U
1a
b100000 :
b100000 T
0$
1,
#140
0,
#145
1J
0L
1]
0_
b1010 ;
b1010 A
b1010 C
b1010 S
b1010 B
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
b10 >
0R
1O
1D
1v
0#"
0""
b11010000010 8
b11010000010 U
0a
0q
1o
1i
0g
b100001 :
b100001 T
1$
b101000101100 *
b101000101100 4
b101000101100 %"
b101000101100 )"
b101100 #
b101100 1
b101100 b
b101100 ("
b1000 %
b1000 6
b1000 &"
b1000 '"
1,
#150
0,
#155
0r
b110000101100 *
b110000101100 4
b110000101100 %"
b110000101100 )"
b1100 &
b1100 2
b1100 P
b1100 c
1p
1j
b10 '
b10 3
b10 d
0h
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
b0 >
1R
0O
0D
0v
1#"
1""
b1000000001000 8
b1000000001000 U
1a
1K
b1010 (
b1010 5
b1010 ?
b1010 E
0M
b10000 :
b10000 T
0$
1,
#160
0,
#165
1x
1H
1[
0]
b10 <
b10 @
b10 u
b1110 ;
b1110 A
b1110 C
b1110 S
b11110 B
b1100 !
b1100 /
b1100 =
b1100 N
b1100 Q
b1100 V
b1100 |
b1100 *"
b1 >
0R
1O
1v
0#"
0""
b1001000010 8
b1001000010 U
0a
1s
0o
0m
1e
b10001 :
b10001 T
1$
b110010100001 *
b110010100001 4
b110010100001 %"
b110010100001 )"
b10100001 #
b10100001 1
b10100001 b
b10100001 ("
b1001 %
b1001 6
b1001 &"
b1001 '"
1,
#170
0,
#175
1t
0p
b110100001 *
b110100001 4
b110100001 %"
b110100001 )"
b1 &
b1 2
b1 P
b1 c
0n
b1010 '
b1010 3
b1010 d
1f
0[
0x
0H
1]
b0 <
b0 @
b0 u
b1010 ;
b1010 A
b1010 C
b1010 S
b1010 B
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
b0 >
1R
0O
0v
1#"
1)
1""
b1000000001000 8
b1000000001000 U
1a
b10 9
b10 w
1y
b1010100 :
b1010100 T
0$
1,
#180
0,
#185
0)
b0 9
b0 w
0y
1L
0Y
0]
1_
b1011 ;
b1011 A
b1011 C
b1011 S
b1011 B
b1 !
b1 /
b1 =
b1 N
b1 Q
b1 V
b1 |
b1 *"
b11 >
0R
1O
1D
1v
0#"
0""
b11011000010 8
b11011000010 U
0a
1q
1m
1g
b1010001 :
b1010001 T
1$
b111101011 *
b111101011 4
b111101011 %"
b111101011 )"
b11101011 #
b11101011 1
b11101011 b
b11101011 ("
b1010 %
b1010 6
b1010 &"
b1010 '"
1,
#190
0,
#195
1r
b101111101011 *
b101111101011 4
b101111101011 %"
b101111101011 )"
b1011 &
b1011 2
b1011 P
b1011 c
1n
b1110 '
b1110 3
b1110 d
1h
1]
1Y
0[
1_
b1011 !
b1011 /
b1011 =
b1011 N
b1011 Q
b1011 V
b1011 |
b1011 *"
0H
1J
1L
b0 >
1R
0O
0D
0v
1#"
b1011 ;
b1011 A
b1011 C
b1011 S
b1011 B
1""
b1000000001000 8
b1000000001000 U
1a
b1011 (
b1011 5
b1011 ?
b1011 E
1M
b1110000 :
b1110000 T
0$
1,
#200
0,
#205
0F
1H
0J
0L
b100 ;
b100 A
b100 C
b100 S
b100 B
b100 >
0R
1O
1D
1v
0#"
0""
b11100000010 8
b11100000010 U
0a
0s
0q
0m
1k
0i
b1110001 :
b1110001 T
1$
b101111010000 *
b101111010000 4
b101111010000 %"
b101111010000 )"
b11010000 #
b11010000 1
b11010000 b
b11010000 ("
b1011 %
b1011 6
b1011 &"
b1011 '"
1,
#210
0,
#215
0t
0r
b11010000 *
b11010000 4
b11010000 %"
b11010000 )"
b0 &
b0 2
b0 P
b0 c
0n
1l
b1101 '
b1101 3
b1101 d
0j
0Y
0]
0_
1[
b100 !
b100 /
b100 =
b100 N
b100 Q
b100 V
b100 |
b100 *"
0F
0J
0L
b0 >
1R
0O
0D
0v
1#"
b100 ;
b100 A
b100 C
b100 S
b100 B
1""
b1000000001000 8
b1000000001000 U
1a
0G
1I
0K
b100 (
b100 5
b100 ?
b100 E
0M
b1101000 :
b1101000 T
0$
1,
#220
0,
#225
0`
0^
b100 +
b100 7
b100 X
0Z
1W
0#"
0""
b1001 8
b1001 U
0a
0e
b1101001 :
b1101001 T
1$
b1010000 *
b1010000 4
b1010000 %"
b1010000 )"
b1010000 #
b1010000 1
b1010000 b
b1010000 ("
b1100 %
b1100 6
b1100 &"
b1100 '"
1,
#230
0,
#235
b101 '
b101 3
b101 d
0f
0W
1#"
1""
b1000000001000 8
b1000000001000 U
1a
b101000 :
b101000 T
0$
1,
#240
0,
#245
0z
1F
0H
1J
0L
1Y
0[
1]
b0 <
b0 @
b0 u
b1010 ;
b1010 A
b1010 C
b1010 S
b1010 B
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
1}
b10 >
0R
1D
1v
0#"
0""
b11010000100 8
b11010000100 U
0a
1i
b101001 :
b101001 T
1$
b1110000 *
b1110000 4
b1110000 %"
b1110000 )"
b1110000 #
b1110000 1
b1110000 b
b1110000 ("
b1101 %
b1101 6
b1101 &"
b1101 '"
1,
#250
0,
#255
b111 '
b111 3
b111 d
1j
0}
b0 >
1R
0D
0v
1#"
1""
b1000000001000 8
b1000000001000 U
1a
1G
0I
b1010 (
b1010 5
b1010 ?
b1010 E
1K
b111000 :
b111000 T
0$
1,
#260
0,
#265
1,"
1-"
1+"
0""
b1000000111000 8
b1000000111000 U
0a
0k
0i
0g
b111001 :
b111001 T
1$
b0 *
b0 4
b0 %"
b0 )"
b0 #
b0 1
b0 b
b0 ("
b1110 %
b1110 6
b1110 &"
b1110 '"
1,
#270
0,
#275
1t
1r
1p
b1111 &
b1111 2
b1111 P
b1111 c
1n
0l
b100 '
b100 3
b100 d
0j
0,"
0-"
0+"
1""
b1000000001000 8
b1000000001000 U
1a
1s
1q
1o
1m
1g
b100000 :
b100000 T
0$
b111101001111 *
b111101001111 4
b111101001111 %"
b111101001111 )"
b1001111 #
b1001111 1
b1001111 b
b1001111 ("
b1111 %
b1111 6
b1111 &"
b1111 '"
1,
#280
0,
#285
1H
1L
1[
1_
b1111 ;
b1111 A
b1111 C
b1111 S
b1111 B
b1111 !
b1111 /
b1111 =
b1111 N
b1111 Q
b1111 V
b1111 |
b1111 *"
b10 >
0R
1O
1D
1v
0#"
0""
b11010000010 8
b11010000010 U
0a
0q
0o
0m
1k
1i
b100001 :
b100001 T
1$
b111101110001 *
b111101110001 4
b111101110001 %"
b111101110001 )"
b1110001 #
b1110001 1
b1110001 b
b1110001 ("
b10000 %
b10000 6
b10000 &"
b10000 '"
1,
#290
0,
#295
0r
0p
b101110001 *
b101110001 4
b101110001 %"
b101110001 )"
b1 &
b1 2
b1 P
b1 c
0n
1l
b111 '
b111 3
b111 d
1j
b1111 !
b1111 /
b1111 =
b1111 N
b1111 Q
b1111 V
b1111 |
b1111 *"
b0 >
1R
0O
0D
0v
1#"
1""
b1000000001000 8
b1000000001000 U
1a
1I
b1111 (
b1111 5
b1111 ?
b1111 E
1M
b111000 :
b111000 T
0$
1,
#300
0,
#305
1,"
1-"
1+"
0""
b1000000111000 8
b1000000111000 U
0a
0i
0g
b111001 :
b111001 T
1$
b100010001 *
b100010001 4
b100010001 %"
b100010001 )"
b10001 #
b10001 1
b10001 b
b10001 ("
b10001 %
b10001 6
b10001 &"
b10001 '"
1,
#310
0,
#315
0t
1r
b1010 &
b1010 2
b1010 P
b1010 c
1n
0l
b100 '
b100 3
b100 d
0j
0,"
0-"
0+"
1""
b1000000001000 8
b1000000001000 U
1a
0s
1q
1m
0k
1g
b100000 :
b100000 T
0$
b101001001010 *
b101001001010 4
b101001001010 %"
b101001001010 )"
b1001010 #
b1001010 1
b1001010 b
b1001010 ("
b10010 %
b10010 6
b10010 &"
b10010 '"
1,
#320
0,
#325
0H
0L
0[
0_
b1010 ;
b1010 A
b1010 C
b1010 S
b1010 B
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
b10 >
0R
1O
1D
1v
0#"
0""
b11010000010 8
b11010000010 U
0a
0m
1k
1i
b100001 :
b100001 T
1$
b101001110010 *
b101001110010 4
b101001110010 %"
b101001110010 )"
b1110010 #
b1110010 1
b1110010 b
b1110010 ("
b10011 %
b10011 6
b10011 &"
b10011 '"
1,
#330
0,
#335
b1001110010 *
b1001110010 4
b1001110010 %"
b1001110010 )"
b10 &
b10 2
b10 P
b10 c
0n
1l
b111 '
b111 3
b111 d
1j
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
b0 >
1R
0O
0D
0v
1#"
1""
b1000000001000 8
b1000000001000 U
1a
0I
b1010 (
b1010 5
b1010 ?
b1010 E
0M
b111000 :
b111000 T
0$
1,
#340
0,
#345
1,"
1-"
1+"
0""
b1000000111000 8
b1000000111000 U
0a
0k
0g
b111001 :
b111001 T
1$
b1000100010 *
b1000100010 4
b1000100010 %"
b1000100010 )"
b100010 #
b100010 1
b100010 b
b100010 ("
b10100 %
b10100 6
b10100 &"
b10100 '"
1,
#350
0,
#355
1t
b1 &
b1 2
b1 P
b1 c
0r
0l
b100 '
b100 3
b100 d
0j
0,"
0-"
0+"
1""
b1000000001000 8
b1000000001000 U
1a
1s
0q
0i
1g
b100000 :
b100000 T
0$
b101000001 *
b101000001 4
b101000001 %"
b101000001 )"
b1000001 #
b1000001 1
b1000001 b
b1000001 ("
b10101 %
b10101 6
b10101 &"
b10101 '"
1,
#360
0,
#365
0F
0J
1L
0Y
0]
1_
b1 ;
b1 A
b1 C
b1 S
b1 B
b1 !
b1 /
b1 =
b1 N
b1 Q
b1 V
b1 |
b1 *"
b10 >
0R
1O
1D
1v
0#"
0""
b11010000010 8
b11010000010 U
0a
1q
1k
1i
b100001 :
b100001 T
1$
b101110011 *
b101110011 4
b101110011 %"
b101110011 )"
b1110011 #
b1110011 1
b1110011 b
b1110011 ("
b10110 %
b10110 6
b10110 &"
b10110 '"
1,
#370
0,
#375
b1101110011 *
b1101110011 4
b1101110011 %"
b1101110011 )"
b11 &
b11 2
b11 P
b11 c
1r
1l
b111 '
b111 3
b111 d
1j
b1 !
b1 /
b1 =
b1 N
b1 Q
b1 V
b1 |
b1 *"
b0 >
1R
0O
0D
0v
1#"
1""
b1000000001000 8
b1000000001000 U
1a
0G
0K
b1 (
b1 5
b1 ?
b1 E
1M
b111000 :
b111000 T
0$
1,
#380
0,
#385
1,"
1-"
1+"
0""
b1000000111000 8
b1000000111000 U
0a
0g
b111001 :
b111001 T
1$
b1100110011 *
b1100110011 4
b1100110011 %"
b1100110011 )"
b110011 #
b110011 1
b110011 b
b110011 ("
b10111 %
b10111 6
b10111 &"
b10111 '"
1,
#390
0,
#395
0t
b0 &
b0 2
b0 P
b0 c
0r
b110 '
b110 3
b110 d
0l
0,"
0-"
0+"
1""
b1000000001000 8
b1000000001000 U
1a
0s
0q
0k
1g
b110000 :
b110000 T
0$
b1100000 *
b1100000 4
b1100000 %"
b1100000 )"
b1100000 #
b1100000 1
b1100000 b
b1100000 ("
b11000 %
b11000 6
b11000 &"
b11000 '"
1,
#400
0,
#405
0z
1F
0H
1J
0L
1Y
0[
1]
0_
b0 <
b0 @
b0 u
b1010 ;
b1010 A
b1010 C
b1010 S
b1010 B
b1010 ."
b1010 !
b1010 /
b1010 =
b1010 N
b1010 Q
b1010 V
b1010 |
b1010 *"
b10 >
1,"
1+"
0R
1D
1v
0""
b1011010100000 8
b1011010100000 U
0a
0i
0g
b110001 :
b110001 T
1$
b0 *
b0 4
b0 %"
b0 )"
b0 #
b0 1
b0 b
b0 ("
b11001 %
b11001 6
b11001 &"
b11001 '"
1,
#410
0,
