$comment
	File created using the following command:
		vcd file sigmoid.msim.vcd -direction
$end
$date
	Sun Jul 19 11:55:06 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module sigmoid_vlg_vec_tst $end
$var reg 8 ! x [7:0] $end
$var wire 1 " y [7] $end
$var wire 1 # y [6] $end
$var wire 1 $ y [5] $end
$var wire 1 % y [4] $end
$var wire 1 & y [3] $end
$var wire 1 ' y [2] $end
$var wire 1 ( y [1] $end
$var wire 1 ) y [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 y[0]~output_o $end
$var wire 1 1 y[1]~output_o $end
$var wire 1 2 y[2]~output_o $end
$var wire 1 3 y[3]~output_o $end
$var wire 1 4 y[4]~output_o $end
$var wire 1 5 y[5]~output_o $end
$var wire 1 6 y[6]~output_o $end
$var wire 1 7 y[7]~output_o $end
$var wire 1 8 x[1]~input_o $end
$var wire 1 9 x[3]~input_o $end
$var wire 1 : x[2]~input_o $end
$var wire 1 ; x[0]~input_o $end
$var wire 1 < Equal0~0_combout $end
$var wire 1 = x[4]~input_o $end
$var wire 1 > x[7]~input_o $end
$var wire 1 ? x[6]~input_o $end
$var wire 1 @ x[5]~input_o $end
$var wire 1 A Equal0~1_combout $end
$var wire 1 B Equal1~0_combout $end
$var wire 1 C Equal2~0_combout $end
$var wire 1 D WideNor0~0_combout $end
$var wire 1 E WideNor0~combout $end
$var wire 1 F WideNor0~clkctrl_outclk $end
$var wire 1 G y[3]$latch~combout $end
$var wire 1 H Equal2~1_combout $end
$var wire 1 I Equal2~2_combout $end
$var wire 1 J y[4]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010000 !
0)
0(
0'
0&
0%
0$
0#
0"
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
1<
1=
1>
0?
0@
1A
0B
0C
1D
1E
1F
0G
1H
0I
0J
$end
#1000000
